<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 29 06:42:57 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5905</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1000</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.924(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.363</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>19.037</td>
</tr>
<tr>
<td>2</td>
<td>24.590</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.810</td>
</tr>
<tr>
<td>3</td>
<td>24.647</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.753</td>
</tr>
<tr>
<td>4</td>
<td>24.704</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.696</td>
</tr>
<tr>
<td>5</td>
<td>24.761</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.639</td>
</tr>
<tr>
<td>6</td>
<td>25.334</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>18.066</td>
</tr>
<tr>
<td>7</td>
<td>25.447</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.953</td>
</tr>
<tr>
<td>8</td>
<td>25.492</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.908</td>
</tr>
<tr>
<td>9</td>
<td>25.504</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.896</td>
</tr>
<tr>
<td>10</td>
<td>25.557</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.843</td>
</tr>
<tr>
<td>11</td>
<td>25.557</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.843</td>
</tr>
<tr>
<td>12</td>
<td>25.624</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.776</td>
</tr>
<tr>
<td>13</td>
<td>25.624</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.776</td>
</tr>
<tr>
<td>14</td>
<td>25.628</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.772</td>
</tr>
<tr>
<td>15</td>
<td>25.628</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.772</td>
</tr>
<tr>
<td>16</td>
<td>25.838</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.562</td>
</tr>
<tr>
<td>17</td>
<td>25.885</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.515</td>
</tr>
<tr>
<td>18</td>
<td>25.892</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.508</td>
</tr>
<tr>
<td>19</td>
<td>25.898</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.502</td>
</tr>
<tr>
<td>20</td>
<td>25.898</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.502</td>
</tr>
<tr>
<td>21</td>
<td>26.152</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.248</td>
</tr>
<tr>
<td>22</td>
<td>26.152</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.248</td>
</tr>
<tr>
<td>23</td>
<td>26.259</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.141</td>
</tr>
<tr>
<td>24</td>
<td>26.259</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.141</td>
</tr>
<tr>
<td>25</td>
<td>26.348</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.052</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.712</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>2</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3985/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>3</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3990/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>4</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3991/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>5</td>
<td>0.894</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>6</td>
<td>0.905</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>7</td>
<td>0.966</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3989/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI2</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.126</td>
</tr>
<tr>
<td>8</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3984/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>9</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3988/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>10</td>
<td>0.985</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3986/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>11</td>
<td>0.985</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3987/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>12</td>
<td>0.988</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.988</td>
</tr>
<tr>
<td>13</td>
<td>0.988</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.988</td>
</tr>
<tr>
<td>14</td>
<td>0.988</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.988</td>
</tr>
<tr>
<td>15</td>
<td>0.988</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.988</td>
</tr>
<tr>
<td>16</td>
<td>1.112</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/Q</td>
<td>u_scc_core/u_scc_register/ff_rddata[2]_ins4085/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.127</td>
</tr>
<tr>
<td>17</td>
<td>1.112</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/Q</td>
<td>u_scc_core/u_scc_register/ff_rddata[5]_ins4082/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.127</td>
</tr>
<tr>
<td>18</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3792/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>19</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>20</td>
<td>1.119</td>
<td>ff_nwr1_ins3737/Q</td>
<td>ff_nwr2_ins3739/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>21</td>
<td>1.146</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4096/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.146</td>
</tr>
<tr>
<td>22</td>
<td>1.146</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3794/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.146</td>
</tr>
<tr>
<td>23</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
<tr>
<td>24</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3804/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
<tr>
<td>25</td>
<td>1.165</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3798/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.165</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins3737</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins3739</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3747</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3755</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3771</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4235</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4020</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4019</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4232</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>15.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/CIN</td>
</tr>
<tr>
<td>15.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/COUT</td>
</tr>
<tr>
<td>15.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/CIN</td>
</tr>
<tr>
<td>15.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/COUT</td>
</tr>
<tr>
<td>15.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/CIN</td>
</tr>
<tr>
<td>15.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/COUT</td>
</tr>
<tr>
<td>15.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins4511/CIN</td>
</tr>
<tr>
<td>15.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O5_ins4511/COUT</td>
</tr>
<tr>
<td>15.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins4512/CIN</td>
</tr>
<tr>
<td>15.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O6_ins4512/COUT</td>
</tr>
<tr>
<td>15.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O7_ins4513/CIN</td>
</tr>
<tr>
<td>16.547</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O7_ins4513/SUM</td>
</tr>
<tr>
<td>17.836</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins4524/I0</td>
</tr>
<tr>
<td>18.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O6_ins4524/COUT</td>
</tr>
<tr>
<td>18.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O7_ins4525/CIN</td>
</tr>
<tr>
<td>18.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O7_ins4525/COUT</td>
</tr>
<tr>
<td>18.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O8_ins4526/CIN</td>
</tr>
<tr>
<td>19.501</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O8_ins4526/SUM</td>
</tr>
<tr>
<td>20.322</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4536/I0</td>
</tr>
<tr>
<td>21.367</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4536/COUT</td>
</tr>
<tr>
<td>21.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4537/CIN</td>
</tr>
<tr>
<td>21.930</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4537/SUM</td>
</tr>
<tr>
<td>21.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3938</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.208, 48.369%; route: 9.371, 49.223%; tC2Q: 0.458, 2.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>15.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/CIN</td>
</tr>
<tr>
<td>15.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/COUT</td>
</tr>
<tr>
<td>15.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/CIN</td>
</tr>
<tr>
<td>15.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/COUT</td>
</tr>
<tr>
<td>15.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/CIN</td>
</tr>
<tr>
<td>16.376</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/SUM</td>
</tr>
<tr>
<td>17.180</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/I0</td>
</tr>
<tr>
<td>18.225</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/COUT</td>
</tr>
<tr>
<td>18.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/CIN</td>
</tr>
<tr>
<td>18.788</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/SUM</td>
</tr>
<tr>
<td>19.924</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/I0</td>
</tr>
<tr>
<td>20.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/COUT</td>
</tr>
<tr>
<td>20.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/CIN</td>
</tr>
<tr>
<td>21.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/COUT</td>
</tr>
<tr>
<td>21.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/CIN</td>
</tr>
<tr>
<td>21.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/COUT</td>
</tr>
<tr>
<td>21.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4535/CIN</td>
</tr>
<tr>
<td>21.140</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4535/COUT</td>
</tr>
<tr>
<td>21.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4536/CIN</td>
</tr>
<tr>
<td>21.703</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4536/SUM</td>
</tr>
<tr>
<td>21.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3931</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.151, 48.650%; route: 9.200, 48.913%; tC2Q: 0.458, 2.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>15.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/CIN</td>
</tr>
<tr>
<td>15.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/COUT</td>
</tr>
<tr>
<td>15.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/CIN</td>
</tr>
<tr>
<td>15.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/COUT</td>
</tr>
<tr>
<td>15.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/CIN</td>
</tr>
<tr>
<td>16.376</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/SUM</td>
</tr>
<tr>
<td>17.180</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/I0</td>
</tr>
<tr>
<td>18.225</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/COUT</td>
</tr>
<tr>
<td>18.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/CIN</td>
</tr>
<tr>
<td>18.788</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/SUM</td>
</tr>
<tr>
<td>19.924</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/I0</td>
</tr>
<tr>
<td>20.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/COUT</td>
</tr>
<tr>
<td>20.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/CIN</td>
</tr>
<tr>
<td>21.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/COUT</td>
</tr>
<tr>
<td>21.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/CIN</td>
</tr>
<tr>
<td>21.083</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/COUT</td>
</tr>
<tr>
<td>21.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4535/CIN</td>
</tr>
<tr>
<td>21.646</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4535/SUM</td>
</tr>
<tr>
<td>21.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3932</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.094, 48.494%; route: 9.200, 49.062%; tC2Q: 0.458, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>15.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/CIN</td>
</tr>
<tr>
<td>15.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/COUT</td>
</tr>
<tr>
<td>15.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/CIN</td>
</tr>
<tr>
<td>15.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/COUT</td>
</tr>
<tr>
<td>15.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/CIN</td>
</tr>
<tr>
<td>16.376</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/SUM</td>
</tr>
<tr>
<td>17.180</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/I0</td>
</tr>
<tr>
<td>18.225</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/COUT</td>
</tr>
<tr>
<td>18.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/CIN</td>
</tr>
<tr>
<td>18.788</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/SUM</td>
</tr>
<tr>
<td>19.924</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/I0</td>
</tr>
<tr>
<td>20.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/COUT</td>
</tr>
<tr>
<td>20.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/CIN</td>
</tr>
<tr>
<td>21.026</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/COUT</td>
</tr>
<tr>
<td>21.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/CIN</td>
</tr>
<tr>
<td>21.589</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4534/SUM</td>
</tr>
<tr>
<td>21.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3933</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.037, 48.337%; route: 9.200, 49.211%; tC2Q: 0.458, 2.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>15.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/CIN</td>
</tr>
<tr>
<td>15.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4508/COUT</td>
</tr>
<tr>
<td>15.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/CIN</td>
</tr>
<tr>
<td>15.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O3_ins4509/COUT</td>
</tr>
<tr>
<td>15.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/CIN</td>
</tr>
<tr>
<td>16.376</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O4_ins4510/SUM</td>
</tr>
<tr>
<td>17.180</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/I0</td>
</tr>
<tr>
<td>18.225</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4521/COUT</td>
</tr>
<tr>
<td>18.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/CIN</td>
</tr>
<tr>
<td>18.788</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4522/SUM</td>
</tr>
<tr>
<td>19.924</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/I0</td>
</tr>
<tr>
<td>20.969</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/COUT</td>
</tr>
<tr>
<td>20.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/CIN</td>
</tr>
<tr>
<td>21.532</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4533/SUM</td>
</tr>
<tr>
<td>21.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3934</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.980, 48.179%; route: 9.200, 49.362%; tC2Q: 0.458, 2.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>18.316</td>
<td>4.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/I0</td>
</tr>
<tr>
<td>19.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/F</td>
</tr>
<tr>
<td>19.860</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n290_ins5094/I1</td>
</tr>
<tr>
<td>20.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n290_ins5094/F</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4256</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.325, 29.475%; route: 12.283, 67.988%; tC2Q: 0.458, 2.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/SUM</td>
</tr>
<tr>
<td>16.695</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/I0</td>
</tr>
<tr>
<td>17.740</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/COUT</td>
</tr>
<tr>
<td>17.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4520/CIN</td>
</tr>
<tr>
<td>18.360</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4520/SUM</td>
</tr>
<tr>
<td>19.181</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/I0</td>
</tr>
<tr>
<td>20.226</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/COUT</td>
</tr>
<tr>
<td>20.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4531/CIN</td>
</tr>
<tr>
<td>20.283</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4531/COUT</td>
</tr>
<tr>
<td>20.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/CIN</td>
</tr>
<tr>
<td>20.846</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4532/SUM</td>
</tr>
<tr>
<td>20.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3935</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.923, 49.702%; route: 8.572, 47.745%; tC2Q: 0.458, 2.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>18.316</td>
<td>4.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/I0</td>
</tr>
<tr>
<td>19.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n168_ins5104/I1</td>
</tr>
<tr>
<td>20.801</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n168_ins5104/F</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4154</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.252, 29.328%; route: 12.198, 68.113%; tC2Q: 0.458, 2.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/SUM</td>
</tr>
<tr>
<td>16.695</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/I0</td>
</tr>
<tr>
<td>17.740</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/COUT</td>
</tr>
<tr>
<td>17.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4520/CIN</td>
</tr>
<tr>
<td>18.360</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4520/SUM</td>
</tr>
<tr>
<td>19.181</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/I0</td>
</tr>
<tr>
<td>20.226</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/COUT</td>
</tr>
<tr>
<td>20.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4531/CIN</td>
</tr>
<tr>
<td>20.789</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4531/SUM</td>
</tr>
<tr>
<td>20.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3936</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.866, 49.541%; route: 8.572, 47.897%; tC2Q: 0.458, 2.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/I0</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n230_ins5098/I1</td>
</tr>
<tr>
<td>20.736</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n230_ins5098/F</td>
</tr>
<tr>
<td>20.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4208</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.115, 28.666%; route: 12.270, 68.765%; tC2Q: 0.458, 2.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/I0</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n109_ins5108/I1</td>
</tr>
<tr>
<td>20.736</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n109_ins5108/F</td>
</tr>
<tr>
<td>20.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4106</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.115, 28.666%; route: 12.270, 68.765%; tC2Q: 0.458, 2.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/I1</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n231_ins5097/I1</td>
</tr>
<tr>
<td>20.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n231_ins5097/F</td>
</tr>
<tr>
<td>20.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4211</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 28.397%; route: 12.270, 69.025%; tC2Q: 0.458, 2.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/I1</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n110_ins5107/I1</td>
</tr>
<tr>
<td>20.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n110_ins5107/F</td>
</tr>
<tr>
<td>20.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4109</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 28.397%; route: 12.270, 69.025%; tC2Q: 0.458, 2.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/I0</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/F</td>
</tr>
<tr>
<td>19.633</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5088/I1</td>
</tr>
<tr>
<td>20.665</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5088/F</td>
</tr>
<tr>
<td>20.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4310</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 28.404%; route: 12.266, 69.017%; tC2Q: 0.458, 2.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/I1</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/F</td>
</tr>
<tr>
<td>19.633</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n170_ins5102/I1</td>
</tr>
<tr>
<td>20.665</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n170_ins5102/F</td>
</tr>
<tr>
<td>20.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4160</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 28.404%; route: 12.266, 69.017%; tC2Q: 0.458, 2.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/I1</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5256/F</td>
</tr>
<tr>
<td>19.633</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5492/I3</td>
</tr>
<tr>
<td>20.455</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5492/F</td>
</tr>
<tr>
<td>20.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4313</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.838, 27.548%; route: 12.266, 69.842%; tC2Q: 0.458, 2.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>18.316</td>
<td>4.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/I0</td>
</tr>
<tr>
<td>19.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/F</td>
</tr>
<tr>
<td>19.376</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n229_ins5099/I1</td>
</tr>
<tr>
<td>20.408</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n229_ins5099/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4205</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.258, 30.020%; route: 11.798, 67.363%; tC2Q: 0.458, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>6.175</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/I0</td>
</tr>
<tr>
<td>7.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5202/F</td>
</tr>
<tr>
<td>9.021</td>
<td>1.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/I3</td>
</tr>
<tr>
<td>10.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5292/F</td>
</tr>
<tr>
<td>10.924</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>11.956</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5048/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/I0</td>
</tr>
<tr>
<td>15.642</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O0_ins4506/COUT</td>
</tr>
<tr>
<td>15.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4507/SUM</td>
</tr>
<tr>
<td>16.695</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/I0</td>
</tr>
<tr>
<td>17.740</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O0_ins4518/COUT</td>
</tr>
<tr>
<td>17.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/CIN</td>
</tr>
<tr>
<td>18.303</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4519/SUM</td>
</tr>
<tr>
<td>18.793</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O0_ins4529/I0</td>
</tr>
<tr>
<td>19.838</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O0_ins4529/COUT</td>
</tr>
<tr>
<td>19.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/CIN</td>
</tr>
<tr>
<td>20.401</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4530/SUM</td>
</tr>
<tr>
<td>20.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3937</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.809, 50.313%; route: 8.241, 47.069%; tC2Q: 0.458, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>18.316</td>
<td>4.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/I0</td>
</tr>
<tr>
<td>19.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5089/I1</td>
</tr>
<tr>
<td>20.395</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5089/F</td>
</tr>
<tr>
<td>20.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4307</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.846, 27.688%; route: 12.198, 69.693%; tC2Q: 0.458, 2.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>18.316</td>
<td>4.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/I0</td>
</tr>
<tr>
<td>19.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5258/F</td>
</tr>
<tr>
<td>19.769</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n108_ins5109/I1</td>
</tr>
<tr>
<td>20.395</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n108_ins5109/F</td>
</tr>
<tr>
<td>20.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4103</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.846, 27.688%; route: 12.198, 69.693%; tC2Q: 0.458, 2.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.985</td>
<td>3.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/I0</td>
</tr>
<tr>
<td>18.807</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/F</td>
</tr>
<tr>
<td>19.318</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5085/I1</td>
</tr>
<tr>
<td>20.140</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5085/F</td>
</tr>
<tr>
<td>20.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[4]_ins4355</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.838, 28.050%; route: 11.951, 69.292%; tC2Q: 0.458, 2.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.990</td>
<td>3.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/I0</td>
</tr>
<tr>
<td>18.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5257/F</td>
</tr>
<tr>
<td>19.318</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n169_ins5103/I1</td>
</tr>
<tr>
<td>20.140</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n169_ins5103/F</td>
</tr>
<tr>
<td>20.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4157</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.838, 28.050%; route: 11.951, 69.292%; tC2Q: 0.458, 2.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.985</td>
<td>3.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/I0</td>
</tr>
<tr>
<td>18.787</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/F</td>
</tr>
<tr>
<td>19.212</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n366_ins5090/I1</td>
</tr>
<tr>
<td>20.034</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n366_ins5090/F</td>
</tr>
<tr>
<td>20.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[4]_ins4304</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.818, 28.108%; route: 11.865, 69.218%; tC2Q: 0.458, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.985</td>
<td>3.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/I0</td>
</tr>
<tr>
<td>18.787</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/F</td>
</tr>
<tr>
<td>19.212</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n167_ins5105/I1</td>
</tr>
<tr>
<td>20.034</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n167_ins5105/F</td>
</tr>
<tr>
<td>20.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4151</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.818, 28.108%; route: 11.865, 69.218%; tC2Q: 0.458, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>7.768</td>
<td>4.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4908/O</td>
</tr>
<tr>
<td>9.672</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/I3</td>
</tr>
<tr>
<td>10.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5353/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/I0</td>
</tr>
<tr>
<td>12.135</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5338/F</td>
</tr>
<tr>
<td>12.939</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/I0</td>
</tr>
<tr>
<td>14.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R2C13[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5274/F</td>
</tr>
<tr>
<td>17.985</td>
<td>3.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/I0</td>
</tr>
<tr>
<td>18.807</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5255/F</td>
</tr>
<tr>
<td>19.318</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n289_ins5095/I1</td>
</tr>
<tr>
<td>19.944</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n289_ins5095/F</td>
</tr>
<tr>
<td>19.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4253</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.642, 27.223%; route: 11.951, 70.089%; tC2Q: 0.458, 2.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/Q</td>
</tr>
<tr>
<td>2.620</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n39_ins5173/I0</td>
</tr>
<tr>
<td>2.992</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n39_ins5173/F</td>
</tr>
<tr>
<td>2.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4090</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3985</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3985/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[6]_ins3985/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3990</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3990/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[1]_ins3990/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3991</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3991/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[0]_ins3991/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n40_ins5172/I1</td>
</tr>
<tr>
<td>3.174</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n40_ins5172/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3808</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3989</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3989/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[2]_ins3989/Q</td>
</tr>
<tr>
<td>3.406</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 70.390%; tC2Q: 0.333, 29.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3984</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3984/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[7]_ins3984/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3988</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3988/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[3]_ins3988/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3986</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3986/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[5]_ins3986/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3987</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3987/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[4]_ins3987/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4484</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>2.896</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n306_ins5403/I0</td>
</tr>
<tr>
<td>3.268</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n306_ins5403/F</td>
</tr>
<tr>
<td>3.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.636%; route: 0.283, 28.640%; tC2Q: 0.333, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>2.896</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n297_ins5394/I0</td>
</tr>
<tr>
<td>3.268</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n297_ins5394/F</td>
</tr>
<tr>
<td>3.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[9]_ins3788</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.636%; route: 0.283, 28.640%; tC2Q: 0.333, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>2.896</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n298_ins5395/I0</td>
</tr>
<tr>
<td>3.268</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n298_ins5395/F</td>
</tr>
<tr>
<td>3.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.636%; route: 0.283, 28.640%; tC2Q: 0.333, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4093/Q</td>
</tr>
<tr>
<td>2.896</td>
<td>0.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n296_ins5393/I0</td>
</tr>
<tr>
<td>3.268</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n296_ins5393/F</td>
</tr>
<tr>
<td>3.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3786</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.636%; route: 0.283, 28.640%; tC2Q: 0.333, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_register/ff_rddata[2]_ins4085</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/Q</td>
</tr>
<tr>
<td>3.407</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/ff_rddata[2]_ins4085/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>u_scc_core/u_scc_register/ff_rddata[2]_ins4085/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_register/ff_rddata[2]_ins4085</td>
</tr>
<tr>
<td>2.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT4[A]</td>
<td>u_scc_core/u_scc_register/ff_rddata[2]_ins4085</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 70.412%; tC2Q: 0.333, 29.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_register/ff_rddata[5]_ins4082</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3819/Q</td>
</tr>
<tr>
<td>3.407</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/ff_rddata[5]_ins4082/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_register/ff_rddata[5]_ins4082/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_register/ff_rddata[5]_ins4082</td>
</tr>
<tr>
<td>2.295</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_register/ff_rddata[5]_ins4082</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.793, 70.412%; tC2Q: 0.333, 29.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3792</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3792/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3792/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[7]_ins3811</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3790/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3810</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_nwr1_ins3737</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_nwr2_ins3739</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>ff_nwr1_ins3737/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">ff_nwr1_ins3737/Q</td>
</tr>
<tr>
<td>3.399</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">ff_nwr2_ins3739/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>ff_nwr2_ins3739/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_nwr2_ins3739</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>ff_nwr2_ins3739</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 70.214%; tC2Q: 0.333, 29.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4096</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4096/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>110</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[0]_ins4096/Q</td>
</tr>
<tr>
<td>2.870</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n303_ins5400/I2</td>
</tr>
<tr>
<td>3.426</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n303_ins5400/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3800</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.536%; route: 0.256, 22.366%; tC2Q: 0.333, 29.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3794</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3794/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3794/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT9[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3812</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 70.914%; tC2Q: 0.333, 29.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3806/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT15[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3818</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3804</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3804/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[1]_ins3804/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[1]_ins3817</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3798</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3798/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3798/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.832, 71.390%; tC2Q: 0.333, 28.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins3737</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins3737/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins3737/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins3739</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins3739/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins3739/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3747</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3747/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3747/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3755</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3755/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3755/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3771</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3771/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3771/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3814/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4235</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4235/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4235/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4020</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4020/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4020/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4019</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4019/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4019/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4232</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4232/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4232/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>335</td>
<td>clk_3</td>
<td>24.363</td>
<td>1.958</td>
</tr>
<tr>
<td>110</td>
<td>ff_active[0]</td>
<td>25.537</td>
<td>2.740</td>
</tr>
<tr>
<td>64</td>
<td>ff_active[2]</td>
<td>24.363</td>
<td>2.977</td>
</tr>
<tr>
<td>61</td>
<td>ff_active[1]</td>
<td>24.789</td>
<td>4.901</td>
</tr>
<tr>
<td>54</td>
<td>wave_update_11</td>
<td>25.334</td>
<td>4.925</td>
</tr>
<tr>
<td>54</td>
<td>wave_update_13</td>
<td>28.415</td>
<td>2.335</td>
</tr>
<tr>
<td>24</td>
<td>n282</td>
<td>26.818</td>
<td>3.016</td>
</tr>
<tr>
<td>17</td>
<td>n1437_3</td>
<td>34.068</td>
<td>2.675</td>
</tr>
<tr>
<td>17</td>
<td>ff_wave_address_a[3]_27</td>
<td>31.524</td>
<td>1.507</td>
</tr>
<tr>
<td>17</td>
<td>ff_wave_address_e[4]_21</td>
<td>30.633</td>
<td>2.010</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C2</td>
<td>0.764</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.611</td>
</tr>
<tr>
<td>R7C8</td>
<td>0.569</td>
</tr>
<tr>
<td>R5C12</td>
<td>0.542</td>
</tr>
<tr>
<td>R7C3</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C3</td>
<td>0.528</td>
</tr>
<tr>
<td>R4C8</td>
<td>0.528</td>
</tr>
<tr>
<td>R7C12</td>
<td>0.528</td>
</tr>
<tr>
<td>R5C18</td>
<td>0.514</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.514</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
