$date
  Mon Mar 07 16:16:16 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module primedetector_tb $end
$var reg 4 ! sw_tb[3:0] $end
$var reg 1 " prime_tb $end
$scope module dut $end
$var reg 4 # sw[3:0] $end
$var reg 1 $ prime $end
$var reg 1 % cn3_n2_n0 $end
$var reg 1 & cn3_cn2_n1 $end
$var reg 1 ' cn2_n1_n0 $end
$var reg 1 ( n2_cn1_n0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
b0000 #
0$
0%
0&
0'
0(
#10000000
b0001 !
b0001 #
#20000000
b0010 !
1"
b0010 #
1$
1&
#30000000
b0011 !
b0011 #
1'
#40000000
b0100 !
0"
b0100 #
0$
0&
0'
#50000000
b0101 !
1"
b0101 #
1$
1%
1(
#60000000
b0110 !
0"
b0110 #
0$
0%
0(
#70000000
b0111 !
1"
b0111 #
1$
1%
#80000000
b1000 !
0"
b1000 #
0$
0%
#90000000
b1001 !
b1001 #
#100000000
b1010 !
b1010 #
#110000000
b1011 !
1"
b1011 #
1$
1'
#120000000
b1100 !
0"
b1100 #
0$
0'
#130000000
b1101 !
1"
b1101 #
1$
1(
#140000000
b1110 !
0"
b1110 #
0$
0(
#150000000
b1111 !
b1111 #
#160000000
b0000 !
b0000 #
