<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx231xx › cx231xx-conf-reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx231xx-conf-reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">   cx231xx_conf-reg.h - driver for Conexant Cx23100/101/102 USB</span>
<span class="cm">			video capture devices</span>

<span class="cm">   Copyright (C) 2008 &lt;srinivasa.deevi at conexant dot com&gt;</span>

<span class="cm">   This program is free software; you can redistribute it and/or modify</span>
<span class="cm">   it under the terms of the GNU General Public License as published by</span>
<span class="cm">   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">   (at your option) any later version.</span>

<span class="cm">   This program is distributed in the hope that it will be useful,</span>
<span class="cm">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">   GNU General Public License for more details.</span>

<span class="cm">   You should have received a copy of the GNU General Public License</span>
<span class="cm">   along with this program; if not, write to the Free Software</span>
<span class="cm">   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _POLARIS_REG_H_</span>
<span class="cp">#define _POLARIS_REG_H_</span>

<span class="cp">#define BOARD_CFG_STAT          0x0</span>
<span class="cp">#define TS_MODE_REG             0x4</span>
<span class="cp">#define TS1_CFG_REG             0x8</span>
<span class="cp">#define TS1_LENGTH_REG          0xc</span>
<span class="cp">#define TS2_CFG_REG             0x10</span>
<span class="cp">#define TS2_LENGTH_REG          0x14</span>
<span class="cp">#define EP_MODE_SET             0x18</span>
<span class="cp">#define CIR_PWR_PTN1            0x1c</span>
<span class="cp">#define CIR_PWR_PTN2            0x20</span>
<span class="cp">#define CIR_PWR_PTN3            0x24</span>
<span class="cp">#define CIR_PWR_MASK0           0x28</span>
<span class="cp">#define CIR_PWR_MASK1           0x2c</span>
<span class="cp">#define CIR_PWR_MASK2           0x30</span>
<span class="cp">#define CIR_GAIN                0x34</span>
<span class="cp">#define CIR_CAR_REG             0x38</span>
<span class="cp">#define CIR_OT_CFG1             0x40</span>
<span class="cp">#define CIR_OT_CFG2             0x44</span>
<span class="cp">#define GBULK_BIT_EN            0x68</span>
<span class="cp">#define PWR_CTL_EN              0x74</span>

<span class="cm">/* Polaris Endpoints capture mask for register EP_MODE_SET */</span>
<span class="cp">#define ENABLE_EP1              0x01   </span><span class="cm">/* Bit[0]=1 */</span><span class="cp"></span>
<span class="cp">#define ENABLE_EP2              0x02   </span><span class="cm">/* Bit[1]=1 */</span><span class="cp"></span>
<span class="cp">#define ENABLE_EP3              0x04   </span><span class="cm">/* Bit[2]=1 */</span><span class="cp"></span>
<span class="cp">#define ENABLE_EP4              0x08   </span><span class="cm">/* Bit[3]=1 */</span><span class="cp"></span>
<span class="cp">#define ENABLE_EP5              0x10   </span><span class="cm">/* Bit[4]=1 */</span><span class="cp"></span>
<span class="cp">#define ENABLE_EP6              0x20   </span><span class="cm">/* Bit[5]=1 */</span><span class="cp"></span>

<span class="cm">/* Bit definition for register PWR_CTL_EN */</span>
<span class="cp">#define PWR_MODE_MASK           0x17f</span>
<span class="cp">#define PWR_AV_EN               0x08   </span><span class="cm">/* bit3 */</span><span class="cp"></span>
<span class="cp">#define PWR_ISO_EN              0x40   </span><span class="cm">/* bit6 */</span><span class="cp"></span>
<span class="cp">#define PWR_AV_MODE             0x30   </span><span class="cm">/* bit4,5  */</span><span class="cp"></span>
<span class="cp">#define PWR_TUNER_EN            0x04   </span><span class="cm">/* bit2 */</span><span class="cp"></span>
<span class="cp">#define PWR_DEMOD_EN            0x02   </span><span class="cm">/* bit1 */</span><span class="cp"></span>
<span class="cp">#define I2C_DEMOD_EN            0x01   </span><span class="cm">/* bit0 */</span><span class="cp"></span>
<span class="cp">#define PWR_RESETOUT_EN         0x100  </span><span class="cm">/* bit8 */</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">AV_MODE</span><span class="p">{</span>
	<span class="n">POLARIS_AVMODE_DEFAULT</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">POLARIS_AVMODE_DIGITAL</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">POLARIS_AVMODE_ANALOGT_TV</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">POLARIS_AVMODE_ENXTERNAL_AV</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>

<span class="p">};</span>

<span class="cm">/* Colibri Registers */</span>

<span class="cp">#define SINGLE_ENDED            0x0</span>
<span class="cp">#define LOW_IF                  0x4</span>
<span class="cp">#define EU_IF                   0x9</span>
<span class="cp">#define US_IF                   0xa</span>

<span class="cp">#define SUP_BLK_TUNE1           0x00</span>
<span class="cp">#define SUP_BLK_TUNE2           0x01</span>
<span class="cp">#define SUP_BLK_TUNE3           0x02</span>
<span class="cp">#define SUP_BLK_XTAL            0x03</span>
<span class="cp">#define SUP_BLK_PLL1            0x04</span>
<span class="cp">#define SUP_BLK_PLL2            0x05</span>
<span class="cp">#define SUP_BLK_PLL3            0x06</span>
<span class="cp">#define SUP_BLK_REF             0x07</span>
<span class="cp">#define SUP_BLK_PWRDN           0x08</span>
<span class="cp">#define SUP_BLK_TESTPAD         0x09</span>
<span class="cp">#define ADC_COM_INT5_STAB_REF   0x0a</span>
<span class="cp">#define ADC_COM_QUANT           0x0b</span>
<span class="cp">#define ADC_COM_BIAS1           0x0c</span>
<span class="cp">#define ADC_COM_BIAS2           0x0d</span>
<span class="cp">#define ADC_COM_BIAS3           0x0e</span>
<span class="cp">#define TESTBUS_CTRL            0x12</span>

<span class="cp">#define FLD_PWRDN_TUNING_BIAS	0x10</span>
<span class="cp">#define FLD_PWRDN_ENABLE_PLL	0x08</span>
<span class="cp">#define FLD_PWRDN_PD_BANDGAP	0x04</span>
<span class="cp">#define FLD_PWRDN_PD_BIAS	0x02</span>
<span class="cp">#define FLD_PWRDN_PD_TUNECK	0x01</span>


<span class="cp">#define ADC_STATUS_CH1          0x20</span>
<span class="cp">#define ADC_STATUS_CH2          0x40</span>
<span class="cp">#define ADC_STATUS_CH3          0x60</span>

<span class="cp">#define ADC_STATUS2_CH1         0x21</span>
<span class="cp">#define ADC_STATUS2_CH2         0x41</span>
<span class="cp">#define ADC_STATUS2_CH3         0x61</span>

<span class="cp">#define ADC_CAL_ATEST_CH1       0x22</span>
<span class="cp">#define ADC_CAL_ATEST_CH2       0x42</span>
<span class="cp">#define ADC_CAL_ATEST_CH3       0x62</span>

<span class="cp">#define ADC_PWRDN_CLAMP_CH1     0x23</span>
<span class="cp">#define ADC_PWRDN_CLAMP_CH2     0x43</span>
<span class="cp">#define ADC_PWRDN_CLAMP_CH3     0x63</span>

<span class="cp">#define ADC_CTRL_DAC23_CH1      0x24</span>
<span class="cp">#define ADC_CTRL_DAC23_CH2      0x44</span>
<span class="cp">#define ADC_CTRL_DAC23_CH3      0x64</span>

<span class="cp">#define ADC_CTRL_DAC1_CH1       0x25</span>
<span class="cp">#define ADC_CTRL_DAC1_CH2       0x45</span>
<span class="cp">#define ADC_CTRL_DAC1_CH3       0x65</span>

<span class="cp">#define ADC_DCSERVO_DEM_CH1     0x26</span>
<span class="cp">#define ADC_DCSERVO_DEM_CH2     0x46</span>
<span class="cp">#define ADC_DCSERVO_DEM_CH3     0x66</span>

<span class="cp">#define ADC_FB_FRCRST_CH1       0x27</span>
<span class="cp">#define ADC_FB_FRCRST_CH2       0x47</span>
<span class="cp">#define ADC_FB_FRCRST_CH3       0x67</span>

<span class="cp">#define ADC_INPUT_CH1           0x28</span>
<span class="cp">#define ADC_INPUT_CH2           0x48</span>
<span class="cp">#define ADC_INPUT_CH3           0x68</span>
<span class="cp">#define INPUT_SEL_MASK          0x30   </span><span class="cm">/* [5:4] in_sel */</span><span class="cp"></span>

<span class="cp">#define ADC_NTF_PRECLMP_EN_CH1  0x29</span>
<span class="cp">#define ADC_NTF_PRECLMP_EN_CH2  0x49</span>
<span class="cp">#define ADC_NTF_PRECLMP_EN_CH3  0x69</span>

<span class="cp">#define ADC_QGAIN_RES_TRM_CH1   0x2a</span>
<span class="cp">#define ADC_QGAIN_RES_TRM_CH2   0x4a</span>
<span class="cp">#define ADC_QGAIN_RES_TRM_CH3   0x6a</span>

<span class="cp">#define ADC_SOC_PRECLMP_TERM_CH1    0x2b</span>
<span class="cp">#define ADC_SOC_PRECLMP_TERM_CH2    0x4b</span>
<span class="cp">#define ADC_SOC_PRECLMP_TERM_CH3    0x6b</span>

<span class="cp">#define TESTBUS_CTRL_CH1        0x32</span>
<span class="cp">#define TESTBUS_CTRL_CH2        0x52</span>
<span class="cp">#define TESTBUS_CTRL_CH3        0x72</span>

<span class="cm">/******************************************************************************</span>
<span class="cm">			    * DIF registers *</span>
<span class="cm"> ******************************************************************************/</span>
<span class="cp">#define      DIRECT_IF_REVB_BASE  0x00300</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_FREQ_WORD        (DIRECT_IF_REVB_BASE + 0x00000000)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_PLL_LOCK                           0x80000000</span>
<span class="cm">/*  Reserved                                [30:29] */</span>
<span class="cp">#define      FLD_DIF_PLL_FREE_RUN                       0x10000000</span>
<span class="cp">#define      FLD_DIF_PLL_FREQ                           0x0fffffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_CTRL             (DIRECT_IF_REVB_BASE + 0x00000004)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_KD_PD                              0xff000000</span>
<span class="cm">/*  Reserved                             [23:20] */</span>
<span class="cp">#define      FLD_DIF_KDS_PD                             0x000f0000</span>
<span class="cp">#define      FLD_DIF_KI_PD                              0x0000ff00</span>
<span class="cm">/*  Reserved                             [7:4] */</span>
<span class="cp">#define      FLD_DIF_KIS_PD                             0x0000000f</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_CTRL1            (DIRECT_IF_REVB_BASE + 0x00000008)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_KD_FD                              0xff000000</span>
<span class="cm">/*  Reserved                             [23:20] */</span>
<span class="cp">#define      FLD_DIF_KDS_FD                             0x000f0000</span>
<span class="cp">#define      FLD_DIF_KI_FD                              0x0000ff00</span>
<span class="cp">#define      FLD_DIF_SIG_PROP_SZ                        0x000000f0</span>
<span class="cp">#define      FLD_DIF_KIS_FD                             0x0000000f</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_CTRL2            (DIRECT_IF_REVB_BASE + 0x0000000c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_PLL_AGC_REF                        0xfff00000</span>
<span class="cp">#define      FLD_DIF_PLL_AGC_KI                         0x000f0000</span>
<span class="cm">/*  Reserved                             [15] */</span>
<span class="cp">#define      FLD_DIF_FREQ_LIMIT                         0x00007000</span>
<span class="cp">#define      FLD_DIF_K_FD                               0x00000f00</span>
<span class="cp">#define      FLD_DIF_DOWNSMPL_FD                        0x000000ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_CTRL3            (DIRECT_IF_REVB_BASE + 0x00000010)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:16] */</span>
<span class="cp">#define      FLD_DIF_PLL_AGC_EN                         0x00008000</span>
<span class="cm">/*  Reserved                             [14:12] */</span>
<span class="cp">#define      FLD_DIF_PLL_MAN_GAIN                       0x00000fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_IF_REF           (DIRECT_IF_REVB_BASE + 0x00000014)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_K_AGC_RF                           0xf0000000</span>
<span class="cp">#define      FLD_DIF_K_AGC_IF                           0x0f000000</span>
<span class="cp">#define      FLD_DIF_K_AGC_INT                          0x00f00000</span>
<span class="cm">/*  Reserved                             [19:12] */</span>
<span class="cp">#define      FLD_DIF_IF_REF                             0x00000fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_CTRL_IF          (DIRECT_IF_REVB_BASE + 0x00000018)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_IF_MAX                             0xff000000</span>
<span class="cp">#define      FLD_DIF_IF_MIN                             0x00ff0000</span>
<span class="cp">#define      FLD_DIF_IF_AGC                             0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_CTRL_INT         (DIRECT_IF_REVB_BASE + 0x0000001c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_INT_MAX                            0xff000000</span>
<span class="cp">#define      FLD_DIF_INT_MIN                            0x00ff0000</span>
<span class="cp">#define      FLD_DIF_INT_AGC                            0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_CTRL_RF          (DIRECT_IF_REVB_BASE + 0x00000020)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_RF_MAX                             0xff000000</span>
<span class="cp">#define      FLD_DIF_RF_MIN                             0x00ff0000</span>
<span class="cp">#define      FLD_DIF_RF_AGC                             0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_IF_INT_CURRENT   (DIRECT_IF_REVB_BASE + 0x00000024)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_IF_AGC_IN                          0xffff0000</span>
<span class="cp">#define      FLD_DIF_INT_AGC_IN                         0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AGC_RF_CURRENT       (DIRECT_IF_REVB_BASE + 0x00000028)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                            [31:16] */</span>
<span class="cp">#define      FLD_DIF_RF_AGC_IN                          0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_VIDEO_AGC_CTRL       (DIRECT_IF_REVB_BASE + 0x0000002c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_AFD                                0xc0000000</span>
<span class="cp">#define      FLD_DIF_K_VID_AGC                          0x30000000</span>
<span class="cp">#define      FLD_DIF_LINE_LENGTH                        0x0fff0000</span>
<span class="cp">#define      FLD_DIF_AGC_GAIN                           0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_VID_AUD_OVERRIDE     (DIRECT_IF_REVB_BASE + 0x00000030)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_AUDIO_AGC_OVERRIDE                 0x80000000</span>
<span class="cm">/*  Reserved                             [30:30] */</span>
<span class="cp">#define      FLD_DIF_AUDIO_MAN_GAIN                     0x3f000000</span>
<span class="cm">/*  Reserved                             [23:17] */</span>
<span class="cp">#define      FLD_DIF_VID_AGC_OVERRIDE                   0x00010000</span>
<span class="cp">#define      FLD_DIF_VID_MAN_GAIN                       0x0000ffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_AV_SEP_CTRL          (DIRECT_IF_REVB_BASE + 0x00000034)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_LPF_FREQ                           0xc0000000</span>
<span class="cp">#define      FLD_DIF_AV_PHASE_INC                       0x3f000000</span>
<span class="cp">#define      FLD_DIF_AUDIO_FREQ                         0x00ffffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_COMP_FLT_CTRL        (DIRECT_IF_REVB_BASE + 0x00000038)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                            [31:24] */</span>
<span class="cp">#define      FLD_DIF_IIR23_R2                           0x00ff0000</span>
<span class="cp">#define      FLD_DIF_IIR23_R1                           0x0000ff00</span>
<span class="cp">#define      FLD_DIF_IIR1_R1                            0x000000ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_MISC_CTRL            (DIRECT_IF_REVB_BASE + 0x0000003c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      FLD_DIF_DIF_BYPASS                         0x80000000</span>
<span class="cp">#define      FLD_DIF_FM_NYQ_GAIN                        0x40000000</span>
<span class="cp">#define      FLD_DIF_RF_AGC_ENA                         0x20000000</span>
<span class="cp">#define      FLD_DIF_INT_AGC_ENA                        0x10000000</span>
<span class="cp">#define      FLD_DIF_IF_AGC_ENA                         0x08000000</span>
<span class="cp">#define      FLD_DIF_FORCE_RF_IF_LOCK                   0x04000000</span>
<span class="cp">#define      FLD_DIF_VIDEO_AGC_ENA                      0x02000000</span>
<span class="cp">#define      FLD_DIF_RF_AGC_INV                         0x01000000</span>
<span class="cp">#define      FLD_DIF_INT_AGC_INV                        0x00800000</span>
<span class="cp">#define      FLD_DIF_IF_AGC_INV                         0x00400000</span>
<span class="cp">#define      FLD_DIF_SPEC_INV                           0x00200000</span>
<span class="cp">#define      FLD_DIF_AUD_FULL_BW                        0x00100000</span>
<span class="cp">#define      FLD_DIF_AUD_SRC_SEL                        0x00080000</span>
<span class="cm">/*  Reserved                             [18] */</span>
<span class="cp">#define      FLD_DIF_IF_FREQ                            0x00030000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_TIP_OFFSET                         0x00003f00</span>
<span class="cm">/*  Reserved                             [7:5] */</span>
<span class="cp">#define      FLD_DIF_DITHER_ENA                         0x00000010</span>
<span class="cm">/*  Reserved                             [3:1] */</span>
<span class="cp">#define      FLD_DIF_RF_IF_LOCK                         0x00000001</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_SRC_PHASE_INC        (DIRECT_IF_REVB_BASE + 0x00000040)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:29] */</span>
<span class="cp">#define      FLD_DIF_PHASE_INC                          0x1fffffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_SRC_GAIN_CONTROL     (DIRECT_IF_REVB_BASE + 0x00000044)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:16] */</span>
<span class="cp">#define      FLD_DIF_SRC_KI                             0x0000ff00</span>
<span class="cp">#define      FLD_DIF_SRC_KD                             0x000000ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF01          (DIRECT_IF_REVB_BASE + 0x00000048)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:19] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_0                        0x00070000</span>
<span class="cm">/*  Reserved                             [15:4] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_1                        0x0000000f</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF23          (DIRECT_IF_REVB_BASE + 0x0000004c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:22] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_2                        0x003f0000</span>
<span class="cm">/*  Reserved                             [15:7] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_3                        0x0000007f</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF45          (DIRECT_IF_REVB_BASE + 0x00000050)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:24] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_4                        0x00ff0000</span>
<span class="cm">/*  Reserved                             [15:8] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_5                        0x000000ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF67          (DIRECT_IF_REVB_BASE + 0x00000054)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:25] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_6                        0x01ff0000</span>
<span class="cm">/*  Reserved                             [15:9] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_7                        0x000001ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF89          (DIRECT_IF_REVB_BASE + 0x00000058)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:26] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_8                        0x03ff0000</span>
<span class="cm">/*  Reserved                             [15:10] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_9                        0x000003ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF1011        (DIRECT_IF_REVB_BASE + 0x0000005c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:27] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_10                       0x07ff0000</span>
<span class="cm">/*  Reserved                             [15:11] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_11                       0x000007ff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF1213        (DIRECT_IF_REVB_BASE + 0x00000060)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:27] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_12                       0x07ff0000</span>
<span class="cm">/*  Reserved                             [15:12] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_13                       0x00000fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF1415        (DIRECT_IF_REVB_BASE + 0x00000064)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:28] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_14                       0x0fff0000</span>
<span class="cm">/*  Reserved                             [15:12] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_15                       0x00000fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF1617        (DIRECT_IF_REVB_BASE + 0x00000068)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:29] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_16                       0x1fff0000</span>
<span class="cm">/*  Reserved                             [15:13] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_17                       0x00001fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF1819        (DIRECT_IF_REVB_BASE + 0x0000006c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:29] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_18                       0x1fff0000</span>
<span class="cm">/*  Reserved                             [15:13] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_19                       0x00001fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF2021        (DIRECT_IF_REVB_BASE + 0x00000070)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:29] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_20                       0x1fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_21                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF2223        (DIRECT_IF_REVB_BASE + 0x00000074)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_22                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_23                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF2425        (DIRECT_IF_REVB_BASE + 0x00000078)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_24                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_25                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF2627        (DIRECT_IF_REVB_BASE + 0x0000007c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_26                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_27                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF2829        (DIRECT_IF_REVB_BASE + 0x00000080)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_28                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_29                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF3031        (DIRECT_IF_REVB_BASE + 0x00000084)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_30                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_31                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF3233        (DIRECT_IF_REVB_BASE + 0x00000088)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_32                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_33                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF3435        (DIRECT_IF_REVB_BASE + 0x0000008c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_34                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:14] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_35                       0x00003fff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_BPF_COEFF36          (DIRECT_IF_REVB_BASE + 0x00000090)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:30] */</span>
<span class="cp">#define      FLD_DIF_BPF_COEFF_36                       0x3fff0000</span>
<span class="cm">/*  Reserved                             [15:0] */</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_RPT_VARIANCE         (DIRECT_IF_REVB_BASE + 0x00000094)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:20] */</span>
<span class="cp">#define      FLD_DIF_RPT_VARIANCE                       0x000fffff</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_SOFT_RST_CTRL_REVB       (DIRECT_IF_REVB_BASE + 0x00000098)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:8] */</span>
<span class="cp">#define      FLD_DIF_DIF_SOFT_RST                       0x00000080</span>
<span class="cp">#define      FLD_DIF_DIF_REG_RST_MSK                    0x00000040</span>
<span class="cp">#define      FLD_DIF_AGC_RST_MSK                        0x00000020</span>
<span class="cp">#define      FLD_DIF_CMP_RST_MSK                        0x00000010</span>
<span class="cp">#define      FLD_DIF_AVS_RST_MSK                        0x00000008</span>
<span class="cp">#define      FLD_DIF_NYQ_RST_MSK                        0x00000004</span>
<span class="cp">#define      FLD_DIF_DIF_SRC_RST_MSK                    0x00000002</span>
<span class="cp">#define      FLD_DIF_PLL_RST_MSK                        0x00000001</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#define      DIF_PLL_FREQ_ERR         (DIRECT_IF_REVB_BASE + 0x0000009c)</span>
<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*  Reserved                             [31:25] */</span>
<span class="cp">#define      FLD_DIF_CTL_IP                             0x01ffffff</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
