/**
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2020 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */

#include "stm32mp2xx_hal_ddr_ddrphy_phyinit.h"

/*
 * This function implements the register restore portion of S3/IO
 * retention sequence.
 *
 * \note This function requiers the runtime_config.reten=1 to enable PhyInit exit retention feature.
 * This variable can be set as in
 * \return 0 on completion of the sequence, EXIT_FAILURE on error.
 */
int32_t ddrphy_phyinit_restore_sequence(void)
{
  int32_t ret;

  if (!retention_enable)
  {
    ERROR("%s retention restore sequence function is called but register save\n",
          __func__);
    ERROR("process was not executed during initialzation sequence\n");
    ERROR("(retention_enable != 0)\n");
  }

  VERBOSE("%s Start\n", __func__);

  /*
   * Before you call this functions perform the following:
   * --------------------------------------------------------------------------
   * -# Bring up VDD, VDDQ should already be up
   * -# Since the CKE* and MEMRESET pin state must be protected, special care
   *    must be taken to ensure that the following signals
   *    - atpg_mode = 1'b0
   *    - PwrOkIn = 1'b0
   *
   * -# The {BypassModeEn*, WRSTN} signals may be defined at VDD power-on, but
   *    must be driven to ZERO at least 10ns prior to the asserting edge of PwrOkIn.
   *
   * -# Start Clocks and Reset the PHY
   *    This step is identical to ddrphy_phyinit_usercustom_b_startclockresetphy()
   */

  /* -# Write the MicroContMuxSel CSR to 0x0 to allow access to the internal CSRs */
  mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), 0x0U);

  /*
   * -# Write the UcclkHclkEnables CSR to 0x3 to enable all the clocks so the reads can
   *  complete
   */
  mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), 0x3U);

  /*
   * -# Assert CalZap to force impedance calibration FSM to idle.
   *    de-asserted as part of dfi_init_start/complete handshake
   *    by the PIE when DfiClk is valid.
   */
  mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TMASTER | CSR_CALZAP_ADDR))), 0x1U);

  /* -# Issue register writes to restore registers values. */
  ret = ddrphy_phyinit_reginterface(RESTOREREGS, 0, 0);
  if (ret != 0)
  {
    return ret;
  }

  /*
   * -# Write the UcclkHclkEnables CSR to disable the appropriate clocks after all reads done.
   */
  /* Disabling Ucclk (PMU) and Hclk (training hardware) */
  mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TDRTUB | CSR_UCCLKHCLKENABLES_ADDR))), 0x0U);

  /*
   * -# Write the MicroContMuxSel CSR to 0x1 to isolate the internal CSRs during mission mode.
   */
  mmio_write_16((uintptr_t)(DDRPHYC_BASE + (4U * (TAPBONLY | CSR_MICROCONTMUXSEL_ADDR))), 0x1U);

  /*
   * After Function Call
   * --------------------------------------------------------------------------
   * To complete the Retention Exit sequence:
   *
   * -# Initialize the PHY to Mission Mode through DFI Initialization
   *    You may use the same sequence implemented in
   *    ddrphy_phyinit_usercustom_j_entermissionmode()
   */

  VERBOSE("%s End\n", __func__);

  return 0;
}
