// Seed: 1919834050
module module_0 ();
  id_1(
      -1'b0
  );
  assign module_2.id_6 = 0;
endmodule
module module_1;
  wor  id_1 = id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = -1;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  id_8(
      id_4, id_1, id_3[-1]
  );
  parameter id_9 = id_9;
  id_10(
      id_6, -1'd0
  );
  wire id_11;
  assign id_6 = id_2[1];
  wire id_12;
  module_0 modCall_1 ();
  logic [7:0] id_13, id_14;
  assign id_3 = id_14;
endmodule
