Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx/projects/src/USB_to_SSD/tranLoc_TOP_isim_beh.exe -prj /home/ise/Xilinx/projects/src/USB_to_SSD/tranLoc_TOP_beh.prj work.tranLoc_TOP 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/projects/src/USB_to_SSD/syncBit_en.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/projects/src/USB_to_SSD/process_trigger.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/projects/src/USB_to_SSD/tranLoc_TOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 110328 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture behavioral of entity syncBit_en [syncbit_en_default]
Compiling architecture behavioral of entity process_trigger [\process_trigger(8,8)\]
Compiling architecture behavioral of entity tranloc_top
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/ise/Xilinx/projects/src/USB_to_SSD/tranLoc_TOP_isim_beh.exe
Fuse Memory Usage: 120688 KB
Fuse CPU Usage: 870 ms
GCC CPU Usage: 330 ms
