Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 04:12:52 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 tx_img/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tx_img/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.058ns (24.211%)  route 3.312ns (75.789%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=178, estimated)      1.617     5.125    tx_img/clk_100mhz_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  tx_img/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.581 f  tx_img/FSM_sequential_state_reg[0]/Q
                         net (fo=25, estimated)       1.031     6.612    tx_img/state__0[0]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.150     6.762 f  tx_img/address[13]_i_3/O
                         net (fo=1, estimated)        0.999     7.761    tx_img/utx/address_reg[0]
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.328     8.089 r  tx_img/utx/address[13]_i_1/O
                         net (fo=17, estimated)       0.737     8.826    tx_img/utx/done_o_reg_1[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.950 r  tx_img/utx/counter[3]_i_1/O
                         net (fo=4, estimated)        0.545     9.495    tx_img/counter
    SLICE_X4Y62          FDRE                                         r  tx_img/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=178, estimated)      1.499    14.834    tx_img/clk_100mhz_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  tx_img/counter_reg[0]/C
                         clock pessimism              0.266    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y62          FDRE (Setup_fdre_C_CE)      -0.205    14.859    tx_img/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.364    




