INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanyuan/Ex_1/Ex_1.srcs/sim_1/new/sim_dog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dog
