{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411669657441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411669657444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 15:27:37 2014 " "Processing started: Thu Sep 25 15:27:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411669657444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411669657444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup " "Command: quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411669657445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411669657782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_k.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_k " "Found entity 1: ula_k" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669657912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669657912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Found design unit 1: uart-Behavioral" {  } { { "uart.vhd" "" { Text "/home/di3go/workspace/t02-warmup/rtl/uart.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658469 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/di3go/workspace/t02-warmup/rtl/uart.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tb-Behavioral " "Found design unit 1: uart_tb-Behavioral" {  } { { "uart_tb.vhd" "" { Text "/home/di3go/workspace/t02-warmup/rtl/uart_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658471 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.vhd" "" { Text "/home/di3go/workspace/t02-warmup/rtl/uart_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "warmup.v 1 1 " "Found 1 design units, including 1 entities, in source file warmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 warmup " "Found entity 1: warmup" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_test " "Found entity 1: rs232_test" {  } { { "rs232_test.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/rs232_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula_tb.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669658476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst warmup.v(11) " "Verilog HDL Implicit Net warning at warmup.v(11): created implicit net for \"rst\"" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669658479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx warmup.v(14) " "Verilog HDL Implicit Net warning at warmup.v(14): created implicit net for \"tx\"" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669658479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_req warmup.v(18) " "Verilog HDL Implicit Net warning at warmup.v(18): created implicit net for \"tx_req\"" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669658479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_end warmup.v(19) " "Verilog HDL Implicit Net warning at warmup.v(19): created implicit net for \"tx_end\"" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669658479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data warmup.v(20) " "Verilog HDL Implicit Net warning at warmup.v(20): created implicit net for \"tx_data\"" {  } { { "warmup.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/warmup.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669658479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411669658579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_k ula_k:inst1 " "Elaborating entity \"ula_k\" for hierarchy \"ula_k:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 64 712 944 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669658638 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(13) " "Verilog HDL Always Construct warning at ula_k.v(13): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1411669658640 "|Main|ula_k:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_k.v(13) " "Verilog HDL Case Statement warning at ula_k.v(13): incomplete case statement has no default case item" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1411669658641 "|Main|ula_k:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_alu ula_k.v(9) " "Verilog HDL Always Construct warning at ula_k.v(9): inferring latch(es) for variable \"result_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411669658643 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[0\] ula_k.v(9) " "Inferred latch for \"result_alu\[0\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[1\] ula_k.v(9) " "Inferred latch for \"result_alu\[1\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[2\] ula_k.v(9) " "Inferred latch for \"result_alu\[2\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[3\] ula_k.v(9) " "Inferred latch for \"result_alu\[3\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[4\] ula_k.v(9) " "Inferred latch for \"result_alu\[4\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[5\] ula_k.v(9) " "Inferred latch for \"result_alu\[5\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658645 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[6\] ula_k.v(9) " "Inferred latch for \"result_alu\[6\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658646 "|Main|ula_k:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[7\] ula_k.v(9) " "Inferred latch for \"result_alu\[7\]\" at ula_k.v(9)" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411669658646 "|Main|ula_k:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "Interface_Control.v 1 1 " "Using design file Interface_Control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_Control " "Found entity 1: Interface_Control" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669658686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1411669658686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_Control Interface_Control:inst " "Elaborating entity \"Interface_Control\" for hierarchy \"Interface_Control:inst\"" {  } { { "Main.bdf" "inst" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 80 392 640 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669658687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface_Control.v(23) " "Verilog HDL assignment warning at Interface_Control.v(23): truncated value with size 32 to match size of target (2)" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1411669658687 "|Main|Interface_Control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst3 " "Elaborating entity \"uart\" for hierarchy \"uart:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "/home/di3go/workspace/t02-warmup/rtl/Main.bdf" { { 80 136 336 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669658700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula_k:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula_k:inst1\|Mult0\"" {  } { { "ula_k.v" "Mult0" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669659354 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula_k:inst1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula_k:inst1\|Div0\"" {  } { { "ula_k.v" "Div0" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669659354 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1411669659354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula_k:inst1\|lpm_mult:Mult0\"" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"ula_k:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669659845 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411669659845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669659951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669659951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ula_k:inst1\|lpm_divide:Div0\"" {  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669660110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst1\|lpm_divide:Div0 " "Instantiated megafunction \"ula_k:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669660110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669660110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669660110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411669660110 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1411669660110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669660200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669660200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669660208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669660208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669660225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669660225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669660339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669660339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/home/di3go/workspace/t02-warmup/rtl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411669660410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411669660410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[7\] " "Latch ula_k:inst1\|result_alu\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660844 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[6\] " "Latch ula_k:inst1\|result_alu\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660844 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[5\] " "Latch ula_k:inst1\|result_alu\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660844 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[4\] " "Latch ula_k:inst1\|result_alu\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660844 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[3\] " "Latch ula_k:inst1\|result_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660845 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[2\] " "Latch ula_k:inst1\|result_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660845 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[1\] " "Latch ula_k:inst1\|result_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660845 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_k:inst1\|result_alu\[0\] " "Latch ula_k:inst1\|result_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst\|rx_dataOperation\[2\] " "Ports D and ENA on the latch are fed by the same signal Interface_Control:inst\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/Interface_Control.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411669660845 ""}  } { { "ula_k.v" "" { Text "/home/di3go/workspace/t02-warmup/rtl/ula_k.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411669660845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1411669661182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1411669661667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411669661916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411669661916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411669662103 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411669662103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411669662103 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1411669662103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411669662103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411669662122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 15:27:42 2014 " "Processing ended: Thu Sep 25 15:27:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411669662122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411669662122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411669662122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411669662122 ""}
