Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Tue May 26 11:18:18 2015
| Host         : WK49-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_clock_utilization -file design_1_wrapper_clock_utilization_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    1 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    1 |         2 |         0 |
| BUFR  |    1 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------+-------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                       |                                                             |   Num Loads  |       |               |           |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                             | Net Name                                                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/clkf_buf    | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |    1 |     1 |    no |         1.737 |     0.087 |
|     2 | design_1_i/clk_wiz_0/inst/clkout1_buf | design_1_i/clk_wiz_0/inst/clk_out1                          |  162 |    55 |    no |         1.892 |     1.892 |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+---------------------------------------------------------+------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                         |                                                            |   Num Loads  |       |               |           |
+-------+---------------------------------------------------------+------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                               | Net Name                                                   | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------------------+------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/clkfbout_hdmi_clk   |    1 |     1 |    no |         0.014 |     0.001 |
|     2 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |    2 |     2 |    no |         1.063 |     0.150 |
+-------+---------------------------------------------------------+------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------------------+---------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                          |                                                         |   Num Loads  |       |               |           |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | PLL Cell                                 | Net Name                                                | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/plle2_adv_inst | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |    1 |     1 |    no |         1.754 |     0.088 |
|     2 | design_1_i/clk_wiz_0/inst/plle2_adv_inst | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |    1 |     1 |    no |         1.754 |     0.088 |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

+-------+-------------------------------------------------------+-------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                       |                                           |   Num Loads  |       |               |           |
+-------+-------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFR Cell                                             | Net Name                                  | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2 |  391 |   110 |    no |         1.046 |     0.273 |
+-------+-------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

+-------+--------------------------------------------------------+-------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                        |                                           |   Num Loads  |       |               |           |
+-------+--------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFIO Cell                                             | Net Name                                  | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O1 |    6 |    12 |    no |         0.343 |     0.019 |
+-------+--------------------------------------------------------+-------------------------------------------+------+-------+-------+---------------+-----------+


6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    1 |     4 |    0 |     2 |    1 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    6 |    50 |    0 |    50 |  495 |  8800 |   48 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                        Clock Net Name                       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |
| BUFIO       |     ---     |   no  |         0 |        0 |       0 |         0 |      12 |       0 |   0 |     0 |        0 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O1                   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 161 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                          |
| BUFR        |     ---     |   no  |         0 |        0 |       0 |         0 |       6 |       0 | 334 |    48 |        0 | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2                   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells design_1_i/clk_wiz_0/inst/clkf_buf]

# Location of IO Clock Primitives
set_property LOC BUFIO_X0Y5 [get_cells design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer]

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y5 [get_cells design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y1 [get_cells design_1_i/clk_wiz_0/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]
set_property LOC IOB_X0Y73 [get_ports hdmi_clk_n]
set_property LOC IOB_X0Y74 [get_ports hdmi_clk_p]

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2" driven by instance "design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer" located at site "BUFR_X0Y5"
#startgroup
create_pblock CLKAG_design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
