
---------- Begin Simulation Statistics ----------
final_tick                                 5606118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869440                       # Number of bytes of host memory used
host_op_rate                                    74731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.73                       # Real time elapsed on the host
host_tick_rate                               36948367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005606                       # Number of seconds simulated
sim_ticks                                  5606118000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.893083                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               916601                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               946                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1792659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30306                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30602                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              296                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2231228                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4685190                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4442463                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               691                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                422814                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44166                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10579607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.072331                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.041255                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6848871     64.74%     64.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1470065     13.90%     78.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       699004      6.61%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       364047      3.44%     88.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307108      2.90%     91.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       158417      1.50%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       183373      1.73%     94.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       125908      1.19%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       422814      4.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10579607                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.121224                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.121224                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3152486                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   256                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914869                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11401880                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5198437                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2201855                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1362                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   917                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31601                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2231228                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1485955                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4820451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   826                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10072673                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.198999                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5763641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1055303                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.898364                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10585741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.078969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.385136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8326855     78.66%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236892      2.24%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   204138      1.93%     82.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291352      2.75%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   375600      3.55%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   199798      1.89%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55128      0.52%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97520      0.92%     92.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   798458      7.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10585741                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       664935                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         6150                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       677241                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        405559                       # number of prefetches that crossed the page
system.cpu.idleCycles                          626496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  811                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2225030                       # Number of branches executed
system.cpu.iew.exec_nop                          6095                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.027302                       # Inst execution rate
system.cpu.iew.exec_refs                      3665114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813149                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5106                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1716800                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               367                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1814796                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11394416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1851965                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               887                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11518353                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 96232                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1362                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 96091                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            78605                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        84666                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5910                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17523                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             57                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          692                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10430032                       # num instructions consuming a value
system.cpu.iew.wb_count                      11378037                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.526676                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5493245                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.014787                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11381455                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13104858                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7579085                       # number of integer regfile writes
system.cpu.ipc                               0.891883                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.891883                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8328      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7707689     66.91%     66.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.52%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18933      0.16%     67.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18930      0.16%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16666      0.14%     67.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22722      0.20%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1852169     16.08%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1813340     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11519246                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      219584                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019062                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30036     13.68%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  53605     24.41%     38.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                135939     61.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11515501                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33421439                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11178978                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11237801                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11376150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11519246                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           49537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10585741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.088185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.794417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6714335     63.43%     63.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              977994      9.24%     72.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              891662      8.42%     81.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              706894      6.68%     87.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              496345      4.69%     92.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              349832      3.30%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              305929      2.89%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               74868      0.71%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               67882      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10585741                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.027382                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 215001                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422498                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199059                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            200113                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48613                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36325                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1716800                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1814796                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7804966                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         11212237                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   76320                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     99                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5217636                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18389017                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11397135                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12154337                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2214255                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 865928                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1362                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                914385                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39758                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12979787                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2161783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36797                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    242882                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12171                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           242099                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21537736                       # The number of ROB reads
system.cpu.rob.rob_writes                    22784159                       # The number of ROB writes
system.cpu.timesIdled                          127450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241453                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99973                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       399271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       799694                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            122                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5340                       # Transaction distribution
system.membus.trans_dist::CleanEvict              417                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38649                       # Request fanout histogram
system.membus.reqLayer0.occupancy            72390500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199435250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            367998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       360929                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        361057                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1083043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1200117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     46207104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4888192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               51095296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5879                       # Total snoops (count)
system.tol2bus.snoopTraffic                    341760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           406302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000303                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 406179     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    123      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             406302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          869220243                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59075415                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         541585500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               157363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       203174                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361774                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              157363                       # number of overall hits
system.l2.overall_hits::.cpu.data                1237                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       203174                       # number of overall hits
system.l2.overall_hits::total                  361774                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38113                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38633                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data             38113                       # number of overall misses
system.l2.overall_misses::total                 38633                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3176289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3216723500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40434000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3176289500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3216723500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           157883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       203174                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               400407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          157883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       203174                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              400407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.003294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968564                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968564                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77757.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83338.742686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83263.621774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77757.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83338.742686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83263.621774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5340                       # number of writebacks
system.l2.writebacks::total                      5340                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2795159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2830393500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2795159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2830393500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096484                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67757.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73338.742686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73263.621774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67757.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73338.742686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73263.621774                       # average overall mshr miss latency
system.l2.replacements                           5879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37028                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37028                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       360928                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           360928                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       360928                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       360928                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           32394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2647383500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2647383500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81724.501451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81724.501451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        32394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2323443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2323443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71724.501451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71724.501451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         157363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       203174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             360537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40434000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       157883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       203174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         361057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77757.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77757.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67757.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67757.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    528906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    528906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.823945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92482.252142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92482.252142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    471716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    471716000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.823945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82482.252142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82482.252142                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19323.784843                       # Cycle average of tags in use
system.l2.tags.total_refs                      799677                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.691826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.814167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       427.334903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18884.635773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.576313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.589715                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6436191                       # Number of tag accesses
system.l2.tags.data_accesses                  6436191                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       341760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          341760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5936372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         435101794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             441038166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5936372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5936372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60961970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60961970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60961970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5936372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        435101794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            502000136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000752754500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5340                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    498174500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1222543250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12895.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31645.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4747                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    658.984067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   516.717505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.964908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          259      6.07%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          478     11.20%     17.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          435     10.19%     27.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          294      6.89%     34.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          325      7.61%     41.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          368      8.62%     50.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      9.09%     59.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      7.45%     67.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1403     32.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.462264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.788641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1660.068277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          315     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.63%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              208     65.41%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.63%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     32.08%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.57%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  340032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               341760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       441.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    441.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5605439500                       # Total gap between requests
system.mem_ctrls.avgGap                     127474.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5936371.656822064891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 435101794.147037208080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60653735.793645441532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5340                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13836750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1208706500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35538811250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26609.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31713.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6655208.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             15829380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8413515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138494580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14631660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     442540800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1586524320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        816816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3023250735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.277043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2109126750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    186958000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3310033250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14644140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7783545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137345040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13102200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     442540800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1487925150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        899852640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3003193515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.699305                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2325528250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    186944250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3093645500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1291473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1291473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1291473                       # number of overall hits
system.cpu.icache.overall_hits::total         1291473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       194482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         194482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       194482                       # number of overall misses
system.cpu.icache.overall_misses::total        194482                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2673575499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2673575499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2673575499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2673575499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130880                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13747.161686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13747.161686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13747.161686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13747.161686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          611                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             63498                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       360929                       # number of writebacks
system.cpu.icache.writebacks::total            360929                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        36599                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        36599                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        36599                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        36599                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       157883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       157883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       157883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       203174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361057                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2130043499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2130043499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2130043499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   2530993246                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4661036745                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.106250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.106250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.106250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.242980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13491.278345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13491.278345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13491.278345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12457.269365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12909.420798                       # average overall mshr miss latency
system.cpu.icache.replacements                 360929                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1291473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1291473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       194482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        194482                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2673575499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2673575499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13747.161686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13747.161686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        36599                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        36599                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       157883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       157883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2130043499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2130043499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.106250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.106250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13491.278345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13491.278345                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       203174                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       203174                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   2530993246                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2530993246                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12457.269365                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12457.269365                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.866820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            361057                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.576923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    76.127209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    51.739611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.594744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.404216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3332967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3332967                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3344742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3344742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3351474                       # number of overall hits
system.cpu.dcache.overall_hits::total         3351474                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79428                       # number of overall misses
system.cpu.dcache.overall_misses::total         79428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5985199676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5985199676                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5985199676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5985199676                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3424085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3424085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3430902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3430902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023172                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023172                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75434.501796                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75434.501796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75353.775444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75353.775444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1024178                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.384057                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37028                       # number of writebacks
system.cpu.dcache.writebacks::total             37028                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39980                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3269668621                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3269668621                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3269853621                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3269853621                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011474                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83064.517974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83064.517974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83064.997358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83064.997358                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1616968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1616968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1420608500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1420608500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1638929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1638929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64687.787441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64687.787441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14965                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14965                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    559937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    559937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80036.735277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80036.735277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1727774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1727774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4564176681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4564176681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79558.240182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79558.240182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        25015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        25015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2709330126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2709330126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83740.190579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83740.190579                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.988879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3415095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.752401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.988879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6949684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6949684                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5606118000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5606118000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
