
---------- Begin Simulation Statistics ----------
final_tick                               3280454222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164627                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976084                       # Number of bytes of host memory used
host_op_rate                                   168267                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.07                       # Real time elapsed on the host
host_tick_rate                              127088869                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1022150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000772                       # Number of seconds simulated
sim_ticks                                   772011200                       # Number of ticks simulated
system.cpu.Branches                                10                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    17                       # Number of integer alu accesses
system.cpu.num_int_insts                           17                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        21     84.00%     84.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     16.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            988974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           816075                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1022125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.929999                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.929999                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        35631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           501117                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3676                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.009289                       # Inst execution rate
system.switch_cpus.iew.exec_refs               688267                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             131542                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          559055                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        774977                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       195182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2885231                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        556725                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        52856                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1947930                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          33086                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           541                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        20985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2206474                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1814721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.517643                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1142166                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.940268                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1826711                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2140073                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1271856                       # number of integer regfile writes
system.switch_cpus.ipc                       0.518135                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.518135                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1259620     62.96%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3817      0.19%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1520      0.08%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           16      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           18      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       595075     29.74%     92.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140719      7.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2000791                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              846791                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.423228                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          454617     53.69%     53.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            347      0.04%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               5      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              9      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            4      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         367569     43.41%     97.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24240      2.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2847529                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6954963                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1814696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      4740931                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2881555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2000791                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1859388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       180459                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1873037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1926217                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.038715                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.312959                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1074669     55.79%     55.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       187522      9.74%     65.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       243164     12.62%     78.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       356686     18.52%     96.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        63999      3.32%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          175      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1926217                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.036678                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             47                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           81                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           25                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           80                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        58131                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36508                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       774977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       195182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5332791                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1930003                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               6                       # number of predicate regfile reads
system.switch_cpus.timesIdled                      40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               65                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              69                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        40393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        81086                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            136                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data       443794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           443794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data       443794                       # number of overall hits
system.cpu.dcache.overall_hits::total          443794                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        77823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        77823                       # number of overall misses
system.cpu.dcache.overall_misses::total         77827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3120583609                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3120583609                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3120583609                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3120583609                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       521617                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       521617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.149196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.149196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149202                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 40098.474860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40096.413957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 40098.474860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40096.413957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       248909                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11933                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             920                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.858879                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.333696                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40393                       # number of writebacks
system.cpu.dcache.writebacks::total             40393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        37178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        37178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        40645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        40645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40645                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1538690757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1538690757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1538690757                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1538690757                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.077921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077921                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.077921                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077921                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37856.827580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37856.827580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37856.827580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37856.827580                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40393                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       381774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          381774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        66032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2958538800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2958538800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       447806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       447810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.147457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.147464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44804.622001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44801.908050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        29160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        36872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1489377600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1489377600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.082339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.082338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40393.187242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40393.187242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        62020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    162044809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162044809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        73811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        73811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.159746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.159746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13743.092952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13743.092952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8018                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8018                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     49313157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49313157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.051117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13070.012457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13070.012457                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.868700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              476125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.787315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      3279682214400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.076980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   253.791721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.991374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4213617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4213617                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       733763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           733786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       733763                       # number of overall hits
system.cpu.icache.overall_hits::total          733786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4918400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4918400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4918400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4918400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       733822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       733847                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       733822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       733847                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83362.711864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80629.508197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83362.711864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80629.508197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          802                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   133.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3289600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3289600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3289600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3289600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78323.809524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78323.809524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78323.809524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78323.809524                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       733763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          733786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4918400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4918400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       733822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       733847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83362.711864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80629.508197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3289600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3289600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78323.809524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78323.809524                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            40.741401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      3279682211200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    38.741406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.075667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.079573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5870820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5870820                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 3279682220800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    772001200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        26591                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26591                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        26591                       # number of overall hits
system.l2.overall_hits::total                   26591                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        14054                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        14054                       # number of overall misses
system.l2.overall_misses::total                 14102                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3254400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1323779600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1327034000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3254400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1323779600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1327034000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        40645                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        40645                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.345774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.346546                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.345774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.346546                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77485.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94192.372278                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94102.538647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77485.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94192.372278                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94102.538647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3057                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 338                       # number of writebacks
system.l2.writebacks::total                       338                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          560                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 560                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          560                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                560                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16740                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3048400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1226389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1229437400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    265625089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3048400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1226389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1495062489                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.331997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.331997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72580.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90884.022529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90827.231087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82904.210050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72580.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90884.022529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89310.781900                       # average overall mshr miss latency
system.l2.replacements                           8374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10804                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29589                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29589                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29589                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29589                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3204                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3204                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    265625089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    265625089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82904.210050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82904.210050                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3462                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     25054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.082428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.082428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80559.485531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80559.485531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     23526000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23526000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.082428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.082428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75646.302251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75646.302251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3254400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3254400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77485.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73963.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3048400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3048400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72580.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72580.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        13743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1298725600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1298725600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        36872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         36876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.372722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.372790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94500.880448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94473.383284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        13183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1202863000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1202863000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.357534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.357495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91243.495411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91243.495411                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   10352                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               10527                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   70                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1517                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6497.118677                       # Cycle average of tags in use
system.l2.tags.total_refs                       62116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35525                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.748515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3279688180000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6489.861593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.257084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.792219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.967529                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1340838                       # Number of tag accesses
system.l2.tags.data_accesses                  1340838                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     26803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000311973932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                613                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        338                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33210                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      676                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    194                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33210                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  676                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     840.153846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    459.620311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2403.389476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            24     61.54%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           14     35.90%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.641026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      5.13%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     25.64%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2125440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                43264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2753.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     771699600                       # Total gap between requests
system.mem_ctrls.avgGap                      45546.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       392256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1715392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        41536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 508096255.598364353180                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6963629.543198336847                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2221978126.742202758789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53802328.256377622485                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         6136                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           84                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        26990                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          676                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    312204626                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2887420                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1394540822                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  11454459559                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50880.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34374.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     51668.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16944466.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       392704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1727360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2126208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        43264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        43264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3068                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        13495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16611                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          338                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           338                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       331601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       663203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    508676558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6963630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2237480493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2754115484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       331601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6963630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7295231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56040638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56040638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56040638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       331601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       663203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    508676558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6963630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2237480493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2810156122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33016                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 649                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1153577396                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             123876032                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1709632868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34939.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51781.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23890                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                517                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   232.735443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   174.468376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.947816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           14      0.15%      0.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7128     77.00%     77.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          737      7.96%     85.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          296      3.20%     88.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          168      1.81%     90.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          133      1.44%     91.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           97      1.05%     92.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           69      0.75%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          615      6.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2113024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              41536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2737.038012                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.802328                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   16.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    48295263.744000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    23832846.576000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   109463834.592000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1597541.568000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 63816252.192000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 349850527.488000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 48557303.424000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  645413569.584000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   836.015811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    106835246                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    639425954                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    49243469.184000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    24306071.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   109053485.856000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1704383.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 63816252.192000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 340356811.872000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 56527328.088000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  645007802.040000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   835.490213                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    124799099                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    621462101                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8036                       # Transaction distribution
system.membus.trans_dist::ReadExReq               311                       # Transaction distribution
system.membus.trans_dist::ReadExResp              311                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16300                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        41596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  41596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2169472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2169472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16611                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            36217896                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152380129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1024822                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       733666                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        33057                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       358308                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          357865                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.876363                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          113653                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       112519                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       103301                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         9218                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          485                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1768009                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        33032                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1419984                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.720712                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.315839                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1008550     71.03%     71.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       128800      9.07%     80.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        98398      6.93%     87.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        39141      2.76%     89.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       145095     10.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1419984                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001276                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1023399                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              344605                       # Number of memory references committed
system.switch_cpus.commit.loads                270793                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             275658                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              823799                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         32534                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       675005     65.96%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2609      0.25%     66.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         1180      0.12%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       270793     26.46%     92.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        73812      7.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1023399                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       145095                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           109625                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1080657                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            638682                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         64165                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          33086                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       310282                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            54                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        3239944                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        210944                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        25484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                3797116                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1024822                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       574819                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1867430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           66234                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            733822                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            43                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1926217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.024228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.570363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           898941     46.67%     46.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           167297      8.69%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           211154     10.96%     66.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           183949      9.55%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           208797     10.84%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14125      0.73%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            14626      0.76%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            54542      2.83%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           172786      8.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1926217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.530995                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.967415                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               30598                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          504176                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         121366                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          115                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          11437                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    772011200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          33086                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           202263                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          948701                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            606773                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        135392                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2980041                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        107617                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          7969                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          54012                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents        92264                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      3508226                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             5026304                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          3250147                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               86                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups            6                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps       1196444                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2311733                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            190708                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  4066297                       # The number of ROB reads
system.switch_cpus.rob.writes                 6091474                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1022125                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             36920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29589                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8036                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           88                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       121691                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                121779                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10373376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10379008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           12855                       # Total snoops (count)
system.tol2bus.snoopTraffic                     43264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002540                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53412     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    136      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53548                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3280454222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           97060800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81290000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3287897115600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187619                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977108                       # Number of bytes of host memory used
host_op_rate                                   191700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.63                       # Real time elapsed on the host
host_tick_rate                              126947346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000028                       # Number of instructions simulated
sim_ops                                      11239348                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007443                       # Number of seconds simulated
sim_ticks                                  7442893600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       150429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        300849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           9804150                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8047539                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10217198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.860723                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.860723                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       317643                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          4968981                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 30502                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.024125                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6645229                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1272676                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5270599                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7483568                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1780194                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     27796848                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5372553                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       482434                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19056131                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         301603                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5711                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          375                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       164789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21773876                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17826209                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.517035                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11257865                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.958026                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17938490                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20916168                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        12461056                       # number of integer regfile writes
system.switch_cpus.ipc                       0.537425                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.537425                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12398990     63.46%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38779      0.20%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         14494      0.07%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           50      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5730311     29.33%     93.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1355912      6.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19538560                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8293355                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.424461                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4513640     54.42%     54.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2511      0.03%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              14      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             14      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            6      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     54.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3506869     42.29%     96.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        270301      3.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27831818                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     67653440                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17826185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45315618                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           27766346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19538560                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     17549183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1675914                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     17466499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18607234                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.050052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.316946                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10336619     55.55%     55.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1750613      9.41%     64.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2379642     12.79%     77.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3533966     18.99%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       605208      3.25%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1183      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18607234                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.050052                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             97                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          188                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           24                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          268                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       542363                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       286869                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7483568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1780194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        52272363                       # number of misc regfile reads
system.switch_cpus.numCycles                 18607234                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               4                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads               60                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              24                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       390823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       781650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1165                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4346052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4346052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4346052                       # number of overall hits
system.cpu.dcache.overall_hits::total         4346052                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       755684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         755684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       755684                       # number of overall misses
system.cpu.dcache.overall_misses::total        755684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  31623003479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31623003479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  31623003479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31623003479                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5101736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5101736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5101736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5101736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.148123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.148123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.148123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.148123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41846.861226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41846.861226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41846.861226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41846.861226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2163299                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       724278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9538                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.945562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.936045                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       390823                       # number of writebacks
system.cpu.dcache.writebacks::total            390823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       364861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       364861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       364861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       364861                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       390823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       390823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       390823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14588924391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14588924391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14588924391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14588924391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.076606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.076606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37328.725257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37328.725257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37328.725257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37328.725257                       # average overall mshr miss latency
system.cpu.dcache.replacements                 390823                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3733060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3733060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       641859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        641859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29884073200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29884073200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4374919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4374919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.146713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.146713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46558.626116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46558.626116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       287478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       287478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       354381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14059339600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14059339600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.081003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39672.949735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39672.949735                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       612992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         612992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       113825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       113825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1738930279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1738930279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       726817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       726817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.156608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.156608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15277.226260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15277.226260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        77383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        77383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        36442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    529584791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    529584791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14532.264722                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14532.264722                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4745193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            391079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.133592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41204711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41204711                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      7175330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7175330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7175330                       # number of overall hits
system.cpu.icache.overall_hits::total         7175330                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              4                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total             4                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       234800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       234800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       234800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       234800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      7175334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7175334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7175334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7175334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        58700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        58700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        58700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        58700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       233200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       233200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       233200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       233200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        58300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        58300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        58300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        58300                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7175330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7175330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             4                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       234800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       234800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7175334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7175334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        58700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        58700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       233200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       233200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        58300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        58300                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            46.976837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7909164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          164774.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    44.976837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.087845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57402676                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57402676                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7442893600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       258675                       # number of demand (read+write) hits
system.l2.demand_hits::total                   258676                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       258675                       # number of overall hits
system.l2.overall_hits::total                  258676                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       132148                       # number of demand (read+write) misses
system.l2.demand_misses::total                 132151                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       132148                       # number of overall misses
system.l2.overall_misses::total                132151                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       222800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12514466400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12514689200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       222800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12514466400                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12514689200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       390823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               390827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       390823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              390827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.338127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338132                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.338127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338132                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74266.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94700.384417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94699.920545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74266.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94700.384417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94699.920545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     22372                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                6183                       # number of writebacks
system.l2.writebacks::total                      6183                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         4117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4117                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         4117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4117                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       128031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            128034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        23536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       128031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           151570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       208200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11657514600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11657722800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1966867763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       208200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11657514600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13624590563                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.327593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.327593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91052.281088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91051.773748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83568.480753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91052.281088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89889.757624                       # average overall mshr miss latency
system.l2.replacements                         150405                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       103652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           103652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       103652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       103652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       287147                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           287147                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       287147                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       287147                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        23536                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          23536                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1966867763                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1966867763                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83568.480753                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83568.480753                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        32629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32629                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    300342800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     300342800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        36442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.104632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.104632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78768.109100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78768.109100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    281641200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    281641200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.104632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.104632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73863.414634                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73863.414634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       222800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       222800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74266.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74266.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       208200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       208200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       226046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       128335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          128335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12214123600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12214123600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       354381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        354381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.362138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.362138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95173.753068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95173.753068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         4117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       124218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       124218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11375873400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11375873400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.350521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.350521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91579.911124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91579.911124                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   75883                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               77270                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  570                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 11514                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8010.456638                       # Cycle average of tags in use
system.l2.tags.total_refs                      679822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    421146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.614219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8002.994937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.461701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.976928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001221                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968994                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12919225                       # Number of tag accesses
system.l2.tags.data_accesses                 12919225                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     12332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     44597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    253486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361292926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              388581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6183                       # Number of write requests accepted
system.mem_ctrls.readBursts                    300888                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12366                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2799                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    34                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                300888                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12366                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   30684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   16450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     401.668464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    369.717311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.213431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      0.81%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           43      5.80%      6.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           79     10.65%     17.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          118     15.90%     33.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          140     18.87%     52.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          120     16.17%     68.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           82     11.05%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           56      7.55%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           34      4.58%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           25      3.37%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           13      1.75%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           10      1.35%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            6      0.81%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.54%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.13%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.40%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.614555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              528     71.16%     71.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      2.70%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162     21.83%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.16%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      2.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  179136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19256832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               791424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2587.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7442740800                       # Total gap between requests
system.mem_ctrls.avgGap                      47518.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2854208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     16223104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       788992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 383480962.296706736088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 51592.837495352614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2179677000.891158580780                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 106006083.440451174974                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        44742                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            6                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       256140                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        12366                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   2340918556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       190848                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  13264799928                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 174945977422                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     52320.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31808.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     51787.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14147337.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2863488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     16392960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19256832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       791424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       791424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        22371                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       128070                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         150444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6183                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6183                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    384727789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        51593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2202498233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2587277615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        51593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        51593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    106332838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       106332838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    106332838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    384727789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        51593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2202498233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2693610453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               298089                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               12328                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        19388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        19694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           20                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10585494394                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1118429928                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        15605909332                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35511.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           52353.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              214861                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               9965                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        85585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   232.113197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   173.918233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.000040                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          368      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        65689     76.75%     77.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7066      8.26%     85.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2573      3.01%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1613      1.88%     90.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1082      1.26%     91.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          810      0.95%     92.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          634      0.74%     93.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5750      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        85585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19077696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             788992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2563.209556                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              106.006083                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               15.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    447869036.159999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    221058362.448001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   991290031.199996                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  30801008.448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 615601220.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3629022692.063997                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 252966758.687999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  6188609109.647993                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   831.478917                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    544056029                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6650537571                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    453884872.895999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    224006916.672001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   981620361.791997                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  31920305.088000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 615601220.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 3575687711.903994                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 297816628.367999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  6180538017.360008                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   830.394514                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    644812797                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6549780803                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             146631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6183                       # Transaction distribution
system.membus.trans_dist::CleanEvict           144222                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3813                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3813                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         146631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       451293                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 451293                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20048256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20048256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            150444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  150444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              150444                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           449844630                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1380936349                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9794241                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      6995179                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       301305                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3622185                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3618804                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.906659                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         1127296                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           56                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      1064272                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      1034003                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        30269                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1760                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     16753080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       301297                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13837780                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.739293                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.334301                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      9769988     70.60%     70.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1247517      9.02%     79.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       958257      6.92%     86.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       381931      2.76%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1480087     10.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13837780                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10012975                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10230172                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3426112                       # Number of memory references committed
system.switch_cpus.commit.loads               2699296                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2768843                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8228280                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        328970                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6765643     66.13%     66.13% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        26450      0.26%     66.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        11967      0.12%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2699296     26.39%     92.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       726816      7.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10230172                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1480087                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1015082                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      10479290                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6200889                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        610370                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         301603                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3148570                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             8                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       30856966                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1783173                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       216333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               35784434                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             9794241                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      5780103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              18089290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          603222                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           7175334                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             4                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     18607234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.969000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.495457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          8638613     46.43%     46.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          1651816      8.88%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          2153880     11.58%     66.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1852676      9.96%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2054033     11.04%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           122600      0.66%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           130181      0.70%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           517660      2.78%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1485775      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     18607234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.526367                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.923146                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              289755                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         4784278                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          375                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1053382                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          456                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         109333                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7442893600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         301603                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1875387                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         9196971                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5918853                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1314420                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       28612929                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        912397                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         85354                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         516935                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            275                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       880615                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     33763069                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            48309502                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         31023711                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              497                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           47                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      11955066                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         21808030                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1877976                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 39340945                       # The number of ROB reads
system.switch_cpus.rob.writes                58757417                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10217198                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            354385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       287171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          144222                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            33682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             4                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       354381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            8                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1172469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1172477                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    100050688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              100051200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          184087                       # Total snoops (count)
system.tol2bus.snoopTraffic                    791424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           574914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 573725     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1189      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             574914                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7442893600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          937976800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         781646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
