Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Nov  3 18:03:10 2024
| Host         : bigbc running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                    26          
XDCC-5     Warning   User Non-Timing constraint/property overwritten  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.553        0.000                      0                 1958        0.049        0.000                      0                 1932        2.000        0.000                       0                   761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        2.601        0.000                      0                 1800        0.049        0.000                      0                 1800        3.020        0.000                       0                   757  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   26                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out1_system_pll_0_0        1.553        0.000                      0                  132        0.870        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clkfbout_system_pll_0_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.200ns (22.645%)  route 4.099ns (77.355%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.669    -2.720    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -2.264 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.989    -1.274    system_i/writer_0/inst/buf_0/rd_data_count[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    -1.150 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           0.946    -0.204    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    -0.080 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.293     0.213    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.124     0.337 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.768     1.105    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.634     1.863    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.987 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.468     2.455    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.124     2.579 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.579    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.495     5.651    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y28          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.430     5.221    
                         clock uncertainty           -0.069     5.152    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.029     5.181    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.200ns (22.658%)  route 4.096ns (77.342%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.669    -2.720    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -2.264 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.989    -1.274    system_i/writer_0/inst/buf_0/rd_data_count[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    -1.150 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           0.946    -0.204    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    -0.080 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.293     0.213    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.124     0.337 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.768     1.105    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.634     1.863    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.987 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.465     2.452    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.124     2.576 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     2.576    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[6]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.495     5.651    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y28          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.430     5.221    
                         clock uncertainty           -0.069     5.152    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.031     5.183    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[1].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.762ns (35.141%)  route 3.252ns (64.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.297ns = ( 5.703 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.823     2.390    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[1].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.547     5.703    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[1].FDRE_inst/C
                         clock pessimism             -0.430     5.273    
                         clock uncertainty           -0.069     5.204    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.205     4.999    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.762ns (35.141%)  route 3.252ns (64.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.297ns = ( 5.703 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.823     2.390    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.547     5.703    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[2].FDRE_inst/C
                         clock pessimism             -0.430     5.273    
                         clock uncertainty           -0.069     5.204    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.205     4.999    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[5].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.762ns (35.141%)  route 3.252ns (64.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.297ns = ( 5.703 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.823     2.390    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[5].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.547     5.703    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[5].FDRE_inst/C
                         clock pessimism             -0.430     5.273    
                         clock uncertainty           -0.069     5.204    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.205     4.999    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[6].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.762ns (35.141%)  route 3.252ns (64.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.297ns = ( 5.703 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.823     2.390    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[6].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.547     5.703    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[6].FDRE_inst/C
                         clock pessimism             -0.430     5.273    
                         clock uncertainty           -0.069     5.204    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.205     4.999    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -2.390    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.200ns (22.770%)  route 4.070ns (77.230%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.669    -2.720    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -2.264 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.989    -1.274    system_i/writer_0/inst/buf_0/rd_data_count[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    -1.150 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           0.946    -0.204    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    -0.080 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.293     0.213    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.124     0.337 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.768     1.105    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.634     1.863    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.987 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.439     2.426    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I2_O)        0.124     2.550 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000     2.550    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.496     5.652    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y29          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.430     5.222    
                         clock uncertainty           -0.069     5.153    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.031     5.184    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.200ns (22.787%)  route 4.066ns (77.213%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.669    -2.720    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y30          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -2.264 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/Q
                         net (fo=1, routed)           0.989    -1.274    system_i/writer_0/inst/buf_0/rd_data_count[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    -1.150 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           0.946    -0.204    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.124    -0.080 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.293     0.213    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.124     0.337 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.768     1.105    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.229 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.634     1.863    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.124     1.987 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.435     2.422    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.546 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     2.546    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.496     5.652    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y29          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.430     5.222    
                         clock uncertainty           -0.069     5.153    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.029     5.182    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.762ns (35.738%)  route 3.168ns (64.262%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.343ns = ( 5.657 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.739     2.306    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X6Y36          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.501     5.657    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[0].FDRE_inst/C
                         clock pessimism             -0.430     5.227    
                         clock uncertainty           -0.069     5.158    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169     4.989    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[3].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.762ns (35.738%)  route 3.168ns (64.262%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.343ns = ( 5.657 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.026    -0.209    system_i/axi_hub_modified_0/inst/buf_2/s_axi_bready
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.124    -0.085 r  system_i/axi_hub_modified_0/inst/buf_2/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_5/O
                         net (fo=1, routed)           0.426     0.342    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     0.466 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=20, routed)          0.977     1.443    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_53_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.567 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[1].CFG_BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.739     2.306    system_i/axi_hub_modified_0/inst/CE019_out
    SLICE_X6Y36          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[3].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.501     5.657    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[3].FDRE_inst/C
                         clock pessimism             -0.430     5.227    
                         clock uncertainty           -0.069     5.158    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169     4.989    system_i/axi_hub_modified_0/inst/CFG_WORDS[1].CFG_BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  2.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.295%)  route 0.198ns (48.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.586    -0.284    system_i/axi_hub_modified_0/inst/buf_0/buf_0/aclk
    SLICE_X4Y49          FDSE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.120 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/Q
                         net (fo=41, routed)          0.198     0.078    system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.123 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg[40]_i_1/O
                         net (fo=1, routed)           0.000     0.123    system_i/axi_hub_modified_0/inst/buf_0/buf_1/D[15]
    SLICE_X2Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[40]/C
                         clock pessimism              0.189    -0.017    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     0.074    system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.169%)  route 0.199ns (48.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.586    -0.284    system_i/axi_hub_modified_0/inst/buf_0/buf_0/aclk
    SLICE_X4Y49          FDSE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.120 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg/Q
                         net (fo=41, routed)          0.199     0.079    system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_ready_reg_reg_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.124 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg[41]_i_1/O
                         net (fo=1, routed)           0.000     0.124    system_i/axi_hub_modified_0/inst/buf_0/buf_1/D[16]
    SLICE_X2Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[41]/C
                         clock pessimism              0.189    -0.017    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     0.075    system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.581    -0.289    system_i/axi_hub_modified_0/inst/buf_3/buf_0/aclk
    SLICE_X1Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.094    system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg_n_0_[3]
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.045    -0.049 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[47]_0[1]
    SLICE_X0Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.210    system_i/axi_hub_modified_0/inst/buf_3/buf_1/aclk
    SLICE_X0Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[3]/C
                         clock pessimism             -0.066    -0.276    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.121    -0.155    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_0/buf_0/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[35]/Q
                         net (fo=1, routed)           0.054    -0.091    system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[35]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.045    -0.046 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    system_i/axi_hub_modified_0/inst/buf_0/buf_1/D[10]
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/C
                         clock pessimism             -0.066    -0.273    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121    -0.152    system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.484%)  route 0.205ns (55.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.558    -0.312    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X6Y30          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.148 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=8, routed)           0.205     0.056    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.867    -0.192    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.063    -0.255    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.072    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.676%)  route 0.281ns (53.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.582    -0.288    system_i/axi_hub_modified_0/inst/buf_0/buf_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.140 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[42]/Q
                         net (fo=1, routed)           0.281     0.141    system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[42]
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.098     0.239 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg[42]_i_1/O
                         net (fo=1, routed)           0.000     0.239    system_i/axi_hub_modified_0/inst/buf_0/buf_1/D[17]
    SLICE_X0Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[42]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     0.103    system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/int_awcntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.834%)  route 0.319ns (63.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.586    -0.284    system_i/axi_hub_modified_0/inst/buf_1/buf_1/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.143 f  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/Q
                         net (fo=5, routed)           0.319     0.176    system_i/axi_hub_modified_0/inst/int_wlast_wire
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.045     0.221 r  system_i/axi_hub_modified_0/inst/int_awcntr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.221    system_i/axi_hub_modified_0/inst/int_awcntr_reg[0]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/int_awcntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.834    -0.225    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/int_awcntr_reg_reg[0]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     0.084    system_i/axi_hub_modified_0/inst/int_awcntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.581    -0.289    system_i/axi_hub_modified_0/inst/buf_3/buf_0/aclk
    SLICE_X1Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.061    system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg_n_0_[2]
    SLICE_X0Y38          LUT3 (Prop_lut3_I1_O)        0.045    -0.016 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[47]_0[0]
    SLICE_X0Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.210    system_i/axi_hub_modified_0/inst/buf_3/buf_1/aclk
    SLICE_X0Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[2]/C
                         clock pessimism             -0.066    -0.276    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.120    -0.156    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/buf_3/buf_0/aclk
    SLICE_X1Y43          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg[39]/Q
                         net (fo=1, routed)           0.087    -0.059    system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg_reg_n_0_[39]
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.014 r  system_i/axi_hub_modified_0/inst/buf_3/buf_0/int_data_reg[39]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[47]_0[12]
    SLICE_X0Y43          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.851    -0.208    system_i/axi_hub_modified_0/inst/buf_3/buf_1/aclk
    SLICE_X0Y43          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[39]/C
                         clock pessimism             -0.066    -0.274    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.120    -0.154    system_i/axi_hub_modified_0/inst/buf_3/buf_1/int_data_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_0/buf_0/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg[36]/Q
                         net (fo=1, routed)           0.089    -0.056    system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[36]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.045    -0.011 r  system_i/axi_hub_modified_0/inst/buf_0/buf_0/int_data_reg[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    system_i/axi_hub_modified_0/inst/buf_0/buf_1/D[11]
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[36]/C
                         clock pessimism             -0.066    -0.273    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121    -0.152    system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35    system_i/ADC_1/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39    system_i/ADC_1/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30    system_i/ADC_1/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32    system_i/ADC_1/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y13    system_i/ADC_1/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y36    system_i/ADC_1/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y29    system_i/ADC_1/inst/int_dat_a_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y34    system_i/ADC_1/inst/abs_a_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y34    system_i/ADC_1/inst/abs_a_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y39    system_i/ADC_1/inst/abs_a_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y39    system_i/ADC_1/inst/abs_a_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y34    system_i/ADC_1/inst/abs_a_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y34    system_i/ADC_1/inst/abs_a_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y39    system_i/ADC_1/inst/abs_a_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y39    system_i/ADC_1/inst/abs_a_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y31    system_i/ADC_1/inst/abs_a_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/ADC_1/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.550     5.705    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y33         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDCE (Setup_fdce_C_D)       -0.011     5.517    system_i/ADC_1/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/ADC_1/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.550     5.705    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y34         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDCE (Setup_fdce_C_D)       -0.011     5.517    system_i/ADC_1/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/ADC_1/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y30         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDCE (Setup_fdce_C_D)       -0.011     5.513    system_i/ADC_1/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/ADC_1/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y29         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDCE (Setup_fdce_C_D)       -0.011     5.513    system_i/ADC_1/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/ADC_1/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y36         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDCE (Setup_fdce_C_D)       -0.011     5.518    system_i/ADC_1/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/ADC_1/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y35         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDCE (Setup_fdce_C_D)       -0.011     5.518    system_i/ADC_1/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/ADC_1/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y41         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/ADC_1/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.549     5.704    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y32         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDCE (Setup_fdce_C_D)       -0.011     5.516    system_i/ADC_1/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/ADC_1/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y42         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/ADC_1/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y43         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.638ns (12.115%)  route 4.628ns (87.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.919     2.555    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y13         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y13         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[1]/C
                         clock pessimism             -0.530     5.176    
                         clock uncertainty           -0.069     5.107    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.998     4.109    system_i/ADC_1/inst/int_dat_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.638ns (12.149%)  route 4.613ns (87.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.288ns = ( 5.712 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.904     2.540    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y0          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.557     5.712    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y0          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[6]/C
                         clock pessimism             -0.530     5.182    
                         clock uncertainty           -0.069     5.113    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.998     4.115    system_i/ADC_1/inst/int_dat_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.638ns (12.290%)  route 4.553ns (87.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.844     2.481    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y17         FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.549     5.704    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y17         FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[9]/C
                         clock pessimism             -0.530     5.174    
                         clock uncertainty           -0.069     5.105    
    ILOGIC_X0Y17         FDCE (Recov_fdce_C_CLR)     -0.998     4.107    system_i/ADC_1/inst/int_dat_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.638ns (12.328%)  route 4.537ns (87.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 5.709 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.828     2.464    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y9          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.554     5.709    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y9          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[0]/C
                         clock pessimism             -0.530     5.179    
                         clock uncertainty           -0.069     5.110    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.998     4.112    system_i/ADC_1/inst/int_dat_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.638ns (12.448%)  route 4.487ns (87.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.778     2.414    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y15         FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.550     5.705    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y15         FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[11]/C
                         clock pessimism             -0.530     5.175    
                         clock uncertainty           -0.069     5.106    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.998     4.108    system_i/ADC_1/inst/int_dat_b_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.108    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.638ns (12.522%)  route 4.457ns (87.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.289ns = ( 5.711 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.747     2.384    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y4          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.556     5.711    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y4          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[3]/C
                         clock pessimism             -0.530     5.181    
                         clock uncertainty           -0.069     5.112    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.998     4.114    system_i/ADC_1/inst/int_dat_b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.638ns (12.585%)  route 4.432ns (87.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.722     2.359    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y5          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y5          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[10]/C
                         clock pessimism             -0.530     5.180    
                         clock uncertainty           -0.069     5.111    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.998     4.113    system_i/ADC_1/inst/int_dat_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.638ns (12.607%)  route 4.423ns (87.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.713     2.350    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y18         FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.549     5.704    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y18         FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[8]/C
                         clock pessimism             -0.530     5.174    
                         clock uncertainty           -0.069     5.105    
    ILOGIC_X0Y18         FDCE (Recov_fdce_C_CLR)     -0.998     4.107    system_i/ADC_1/inst/int_dat_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 0.638ns (12.643%)  route 4.408ns (87.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.699     2.335    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y6          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y6          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[12]/C
                         clock pessimism             -0.530     5.180    
                         clock uncertainty           -0.069     5.111    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.998     4.113    system_i/ADC_1/inst/int_dat_b_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_b_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.638ns (12.743%)  route 4.368ns (87.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.289ns = ( 5.711 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.678    -2.711    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -2.193 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.710    -1.483    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.120    -1.363 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         3.659     2.296    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    ILOGIC_X0Y3          FDCE                                         f  system_i/ADC_1/inst/int_dat_b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.556     5.711    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y3          FDCE                                         r  system_i/ADC_1/inst/int_dat_b_reg_reg[2]/C
                         clock pessimism             -0.530     5.181    
                         clock uncertainty           -0.069     5.112    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.998     4.114    system_i/ADC_1/inst/int_dat_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/m_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.215ns (28.729%)  route 0.533ns (71.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.260     0.442    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X9Y39          FDCE                                         f  system_i/ADC_1/inst/m_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.832    -0.227    system_i/ADC_1/inst/aclk
    SLICE_X9Y39          FDCE                                         r  system_i/ADC_1/inst/m_axis_tvalid_reg/C
                         clock pessimism             -0.044    -0.271    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.157    -0.428    system_i/ADC_1/inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigger_activated_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.215ns (28.729%)  route 0.533ns (71.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.260     0.442    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X9Y39          FDCE                                         f  system_i/ADC_1/inst/trigger_activated_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.832    -0.227    system_i/ADC_1/inst/aclk
    SLICE_X9Y39          FDCE                                         r  system_i/ADC_1/inst/trigger_activated_reg/C
                         clock pessimism             -0.044    -0.271    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.157    -0.428    system_i/ADC_1/inst/trigger_activated_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[49]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.215ns (27.339%)  route 0.571ns (72.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.298     0.480    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y41          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/ADC_1/inst/aclk
    SLICE_X5Y41          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[49]/C
                         clock pessimism             -0.044    -0.251    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.157    -0.408    system_i/ADC_1/inst/sample_counter_reg[49]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[50]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.215ns (27.339%)  route 0.571ns (72.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.298     0.480    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y41          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/ADC_1/inst/aclk
    SLICE_X5Y41          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[50]/C
                         clock pessimism             -0.044    -0.251    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.157    -0.408    system_i/ADC_1/inst/sample_counter_reg[50]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[51]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.215ns (27.339%)  route 0.571ns (72.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.298     0.480    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y41          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/ADC_1/inst/aclk
    SLICE_X5Y41          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[51]/C
                         clock pessimism             -0.044    -0.251    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.157    -0.408    system_i/ADC_1/inst/sample_counter_reg[51]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[52]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.215ns (27.339%)  route 0.571ns (72.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.298     0.480    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y41          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.852    -0.207    system_i/ADC_1/inst/aclk
    SLICE_X5Y41          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[52]/C
                         clock pessimism             -0.044    -0.251    
    SLICE_X5Y41          FDCE (Remov_fdce_C_CLR)     -0.157    -0.408    system_i/ADC_1/inst/sample_counter_reg[52]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.215ns (26.146%)  route 0.607ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.334     0.516    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/ADC_1/inst/aclk
    SLICE_X5Y43          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[57]/C
                         clock pessimism             -0.044    -0.250    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.157    -0.407    system_i/ADC_1/inst/sample_counter_reg[57]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[58]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.215ns (26.146%)  route 0.607ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.334     0.516    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/ADC_1/inst/aclk
    SLICE_X5Y43          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[58]/C
                         clock pessimism             -0.044    -0.250    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.157    -0.407    system_i/ADC_1/inst/sample_counter_reg[58]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[59]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.215ns (26.146%)  route 0.607ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.334     0.516    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/ADC_1/inst/aclk
    SLICE_X5Y43          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[59]/C
                         clock pessimism             -0.044    -0.250    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.157    -0.407    system_i/ADC_1/inst/sample_counter_reg[59]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/sample_counter_reg[60]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.215ns (26.146%)  route 0.607ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.564    -0.306    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.274     0.131    system_i/ADC_1/inst/aresetn
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.051     0.182 f  system_i/ADC_1/inst/m_axis_tvalid_i_2/O
                         net (fo=132, routed)         0.334     0.516    system_i/ADC_1/inst/m_axis_tvalid_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  system_i/ADC_1/inst/sample_counter_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.853    -0.206    system_i/ADC_1/inst/aclk
    SLICE_X5Y43          FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[60]/C
                         clock pessimism             -0.044    -0.250    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.157    -0.407    system_i/ADC_1/inst/sample_counter_reg[60]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.923    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.029ns (2.086%)  route 1.361ns (97.914%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.758    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.194ns  (logic 0.091ns (2.849%)  route 3.103ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.509    -2.335    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





