<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>
defines: 
time_elapsed: 1.824s
ram usage: 38924 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2ldsmyi6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:10</a>: No timescale set for &#34;main&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:35</a>: No timescale set for &#34;DUT&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:35</a>: Compile module &#34;work@DUT&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:10</a>: Compile module &#34;work@main&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:35</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v:10</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp2ldsmyi6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2ldsmyi6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2ldsmyi6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@DUT, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>, line:35, parent:work@main
   |vpiDefName:work@DUT
   |vpiFullName:work@DUT
   |vpiProcess:
   \_always: , line:38
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:38
       |vpiStmt:
       \_begin: , line:38
         |vpiFullName:work@DUT
         |vpiStmt:
         \_assignment: , line:39
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out.a), line:39
             |vpiName:out.a
             |vpiFullName:work@DUT.out.a
           |vpiRhs:
           \_ref_obj: (a), line:39
             |vpiName:a
             |vpiFullName:work@DUT.a
         |vpiStmt:
         \_assignment: , line:40
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out.b), line:40
             |vpiName:out.b
             |vpiFullName:work@DUT.out.b
           |vpiRhs:
           \_ref_obj: (b), line:40
             |vpiName:b
             |vpiFullName:work@DUT.b
   |vpiPort:
   \_port: (out), line:35
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:35
         |vpiName:out
         |vpiFullName:work@DUT.out
   |vpiPort:
   \_port: (a), line:36
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:36
         |vpiName:a
         |vpiFullName:work@DUT.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:36
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:36
         |vpiName:b
         |vpiFullName:work@DUT.b
   |vpiNet:
   \_logic_net: (out), line:35
   |vpiNet:
   \_logic_net: (a), line:36
   |vpiNet:
   \_logic_net: (b), line:36
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>, line:10, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:16
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (src_a), line:17
           |vpiName:src_a
           |vpiFullName:work@main.src_a
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (src_b), line:18
           |vpiName:src_b
           |vpiFullName:work@main.src_b
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_delay_control: , line:20
         |#1
       |vpiStmt:
       \_if_stmt: , line:21
         |vpiCondition:
         \_operation: , line:21
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (dst.a), line:21
             |vpiName:dst.a
             |vpiFullName:work@main.dst.a
           |vpiOperand:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:21
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:22
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:22
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED -- dst.a=%b (dst=%b)&#34;
               |vpiSize:29
               |STRING:&#34;FAILED -- dst.a=%b (dst=%b)&#34;
             |vpiArgument:
             \_ref_obj: (dst.a), line:22
               |vpiName:dst.a
             |vpiArgument:
             \_ref_obj: (dst), line:22
               |vpiName:dst
           |vpiStmt:
           \_sys_func_call: ($finish), line:23
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:26
         |vpiCondition:
         \_operation: , line:26
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (dst.b), line:26
             |vpiName:dst.b
             |vpiFullName:work@main.dst.b
           |vpiOperand:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiStmt:
         \_begin: , line:26
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:27
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:27
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED -- dst.b=%b (dst=%b)&#34;
               |vpiSize:29
               |STRING:&#34;FAILED -- dst.b=%b (dst=%b)&#34;
             |vpiArgument:
             \_ref_obj: (dst.b), line:27
               |vpiName:dst.b
             |vpiArgument:
             \_ref_obj: (dst), line:27
               |vpiName:dst
           |vpiStmt:
           \_sys_func_call: ($finish), line:28
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:31
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:31
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (dst), line:11
     |vpiName:dst
     |vpiFullName:work@main.dst
   |vpiNet:
   \_logic_net: (src_a), line:12
     |vpiName:src_a
     |vpiFullName:work@main.src_a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (src_b), line:12
     |vpiName:src_b
     |vpiFullName:work@main.src_b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>, line:10
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@DUT (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>, line:14, parent:work@main
     |vpiDefName:work@DUT
     |vpiName:dut
     |vpiFullName:work@main.dut
     |vpiPort:
     \_port: (out), line:35, parent:dut
       |vpiName:out
       |vpiDirection:2
       |vpiTypedef:
       \_struct_typespec: (sample_t), line:5
         |vpiPacked:1
         |vpiName:sample_t
         |vpiTypespecMember:
         \_typespec_member: (a), line:6
           |vpiName:a
           |vpiTypespec:
           \_logic_typespec: , line:6
             |vpiRange:
             \_range: , line:6, parent:sample_t
               |vpiLeftRange:
               \_constant: , line:6
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
               |vpiRightRange:
               \_constant: , line:6
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiTypespecMember:
         \_typespec_member: (b), line:7
           |vpiName:b
           |vpiTypespec:
           \_logic_typespec: , line:7
             |vpiRange:
             \_range: , line:7, parent:sample_t
               |vpiLeftRange:
               \_constant: , line:7
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
               |vpiRightRange:
               \_constant: , line:7
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiHighConn:
       \_ref_obj: (dst), line:14
         |vpiName:dst
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:35, parent:dut
           |vpiName:out
           |vpiFullName:work@main.dut.out
     |vpiPort:
     \_port: (a), line:36, parent:dut
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (src_a), line:14
         |vpiName:src_a
         |vpiActual:
         \_logic_net: (src_a), line:12, parent:work@main
           |vpiName:src_a
           |vpiFullName:work@main.src_a
           |vpiNetType:36
           |vpiRange:
           \_range: , line:12
             |vpiLeftRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:36, parent:dut
           |vpiName:a
           |vpiFullName:work@main.dut.a
           |vpiNetType:36
           |vpiRange:
           \_range: , line:36
             |vpiLeftRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), line:36, parent:dut
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (src_b), line:14
         |vpiName:src_b
         |vpiActual:
         \_logic_net: (src_b), line:12, parent:work@main
           |vpiName:src_b
           |vpiFullName:work@main.src_b
           |vpiNetType:36
           |vpiRange:
           \_range: , line:12
             |vpiLeftRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:36, parent:dut
           |vpiName:b
           |vpiFullName:work@main.dut.b
     |vpiNet:
     \_logic_net: (out), line:35, parent:dut
     |vpiNet:
     \_logic_net: (a), line:36, parent:dut
     |vpiNet:
     \_logic_net: (b), line:36, parent:dut
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_uwire4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_uwire4.v</a>, line:10
   |vpiNet:
   \_logic_net: (src_a), line:12, parent:work@main
   |vpiNet:
   \_logic_net: (src_b), line:12, parent:work@main
   |vpiVariables:
   \_struct_var: (dst), line:11, parent:work@main
     |vpiName:dst
     |vpiFullName:work@main.dst
     |vpiTypespec:
     \_struct_typespec: (sample_t), line:5
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \dut of type 32
Object: \out of type 44
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object: \out of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object: \dst of type 618
Object: \src_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \src_b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_DUT of type 32
Object: \out of type 44
Object: \a of type 44
Object: \b of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \out.a of type 608
Object: \a of type 608
Object:  of type 3
Object: \out.b of type 608
Object: \b of type 608
Object: \out of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \src_a of type 608
Object:  of type 7
Object:  of type 3
Object: \src_b of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>