
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.298073                       # Number of seconds simulated
sim_ticks                                2298073468000                       # Number of ticks simulated
final_tick                               2798189811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196691                       # Simulator instruction rate (inst/s)
host_op_rate                                   196691                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150670457                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203936                       # Number of bytes of host memory used
host_seconds                                 15252.32                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   4065221248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4065221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   3048920704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      3048920704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     63519082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63519083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      47639386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           47639386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1768969228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1768969256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               28                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1326728996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1326728996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1326728996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1768969228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3095698251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    63519083                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                   47639386                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  63519083                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                 47639386                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 4065221312                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten              3048920704                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           4065221312                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr           3048920704                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             3969838                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             3969847                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             3969625                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             3969672                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             3969736                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             3969851                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             3969743                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             3969871                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             3969900                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             3971181                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            3970052                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            3970036                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            3970015                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            3969852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            3969970                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            3969894                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0             2977321                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1             2977334                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2             2977172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3             2977286                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4             2977396                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5             2977714                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6             2977570                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7             2977512                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8             2977516                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9             2977578                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10            2977780                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11            2977524                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12            2977503                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13            2977340                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14            2977458                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15            2977382                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  2298073253000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              63519083                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6             47639386                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                20277407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19934735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13520214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9786727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                 1058161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                 1853334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                 2036781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                 2069473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                 2071268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1013117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27909139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.903514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.445946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.262839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      5710669     20.46%     20.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129      4229533     15.15%     35.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193      5226988     18.73%     54.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257      3131711     11.22%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321      3110298     11.14%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385      3987642     14.29%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449      1164122      4.17%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513       870066      3.12%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577       176730      0.63%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        26234      0.09%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3637      0.01%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1896      0.01%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1104      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          152      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961           87      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025           61      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089           30      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153           13      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217           22      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281           27      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345           20      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409           37      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          111      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          148      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          227      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          194      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          162      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           67      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857            8      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            6      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985        28416      0.10%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049        28355      0.10%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113        14464      0.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           10      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           14      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            2      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           10      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           91      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           10      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           99      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          130      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          129      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          286      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          174      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         3966      0.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         3660      0.01%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009        11681      0.04%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         7597      0.03%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137        11530      0.04%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201        13964      0.05%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265        48839      0.17%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329        62189      0.22%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393        30072      0.11%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457         1300      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27909139                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 1985846366750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            3495760271750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               317595415000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              1192318490000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     31263.78                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18771.03                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                55034.80                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1768.97                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                      1326.73                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1768.97                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW              1326.73                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        24.19                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.30                       # Average write queue length over time
system.mem_ctrls.readRowHits                 46493214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                36756101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20673.85                       # Average gap between requests
system.membus.throughput                   3095698251                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            15879911                       # Transaction distribution
system.membus.trans_dist::ReadResp           15879911                       # Transaction distribution
system.membus.trans_dist::Writeback          47639386                       # Transaction distribution
system.membus.trans_dist::ReadExReq          47639172                       # Transaction distribution
system.membus.trans_dist::ReadExResp         47639172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174677552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174677552                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   7114142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          7114142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             7114142016                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy        246136778500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       300456230250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       205497083                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    145845604                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        84874                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    102281489                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       102281481                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999992                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              32                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1024576003                       # DTB read hits
system.switch_cpus.dtb.read_misses             888548                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1025464551                       # DTB read accesses
system.switch_cpus.dtb.write_hits           207914022                       # DTB write hits
system.switch_cpus.dtb.write_misses            425306                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       208339328                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1232490025                       # DTB hits
system.switch_cpus.dtb.data_misses            1313854                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1233803879                       # DTB accesses
system.switch_cpus.itb.fetch_hits           860185530                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       860185534                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4596146936                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    960557690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7939178147                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           205497083                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    102281513                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1122893696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       597933961                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1890879708                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          934                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         860185530                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      87162369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4384569186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.810709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.198085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3261675490     74.39%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15809      0.00%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         50029894      1.14%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         25596657      0.58%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10624184      0.24%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        124796309      2.85%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         62205384      1.42%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         74401678      1.70%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        775223781     17.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4384569186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.044711                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.727355                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1168598676                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1818003451                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         880262227                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107467680                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      410237151                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     59640915                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6945326126                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts            22                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      410237151                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1305840963                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1520559146                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         843424120                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     304507805                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     6019988273                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      10594770                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      194520790                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     137994386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   5247841582                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8761653030                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    638606038                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   8123046992                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1791849646                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3455991847                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         814015350                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1831158034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    472887959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57280529                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11438166                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4511974877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3286507015                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued    322514380                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2511952978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3060236603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4384569186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.749562                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.457209                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3246669399     74.05%     74.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    252192660      5.75%     79.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    212045629      4.84%     84.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    262015844      5.98%     90.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    287637037      6.56%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     80957984      1.85%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     33752394      0.77%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8062779      0.18%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1235460      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4384569186                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2932847      0.96%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       5885370      1.92%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     24350075      7.94%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      68622748     22.37%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      185424454     60.44%     93.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19577564      6.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     273972053      8.34%      8.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      8.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      8.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    813179683     24.74%     33.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     33.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     33.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    452145863     13.76%     46.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     17155859      0.52%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1520199908     46.26%     93.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    209853649      6.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3286507015                       # Type of FU issued
system.switch_cpus.iq.rate                   0.715057                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           306793058                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.093349                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5151203156                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    981667474                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    260599418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   6435687490                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   6042284443                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1851183728                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      366063365                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3227236708                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     51646114                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1460846306                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        24062                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    294752001                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    695984834                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      410237151                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1110614511                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      36500721                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4511974956                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1947647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1831158034                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    472887959                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       29969651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        270909                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        24062                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         9343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        76357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        85700                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2762935926                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1025464551                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    523571081                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    79                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1233803879                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33940492                       # Number of branches executed
system.switch_cpus.iew.exec_stores          208339328                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.601142                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2113115819                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2111783146                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1638271675                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2263587120                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.459468                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.723750                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2512399683                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        84869                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3974332035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.503229                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.586346                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3429768902     86.30%     86.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    176626225      4.44%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     53461501      1.35%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64326025      1.62%     93.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     76435920      1.92%     95.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41392091      1.04%     96.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14562317      0.37%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18677735      0.47%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     99081319      2.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3974332035                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000000036                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000000036                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              548447673                       # Number of memory references committed
system.switch_cpus.commit.loads             370311718                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           30014407                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1785581787                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745004108                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      99081319                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           8380997789                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9435038209                       # The number of ROB writes
system.switch_cpus.timesIdled                 2001642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               211577750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.298073                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.298073                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.435147                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.435147                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1480078473                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       226659051                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        2758307636                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1643288427                       # number of floating regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 5596379545                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         30394232.788227                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          30394232.788227                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1677.560000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  63519217                       # number of replacements
system.l2.tags.tagsinuse                 31961.743852                       # Cycle average of tags in use
system.l2.tags.total_refs                    34951936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63551140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.549981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23905.136807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.000408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8054.620213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.986424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.729527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.245808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975395                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         2128                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2128                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         82571939                       # number of Writeback hits
system.l2.Writeback_hits::total              82571939                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     34932656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              34932656                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      34934784                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34934784                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     34934784                       # number of overall hits
system.l2.overall_hits::total                34934784                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     15879910                       # number of ReadReq misses
system.l2.ReadReq_misses::total              15879911                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data     47639172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            47639172                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     63519082                       # number of demand (read+write) misses
system.l2.demand_misses::total               63519083                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     63519082                       # number of overall misses
system.l2.overall_misses::total              63519083                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst        82750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1584157555750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1584157638500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 4250774623750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  4250774623750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        82750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 5834932179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5834932262250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        82750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 5834932179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5834932262250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15882038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15882039                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     82571939                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          82571939                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     82571828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          82571828                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     98453866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98453867                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     98453866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98453867                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.999866                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999866                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.576942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576942                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.645166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.645166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.645166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.645166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        82750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 99758.597860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 99758.596789                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89228.558039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89228.558039                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        82750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91861.091121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91861.090977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        82750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91861.091121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91861.090977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             47639386                       # number of writebacks
system.l2.writebacks::total                  47639386                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     15879910                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         15879911                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     47639172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       47639172                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     63519082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63519083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     63519082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63519083                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst        71250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1402431785250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1402431856500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 3704549779250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3704549779250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        71250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 5106981564500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5106981635750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        71250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 5106981564500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5106981635750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.999866                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999866                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        71250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 88314.844684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 88314.843610                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77762.681922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77762.681922                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        71250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80400.745787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80400.745643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        71250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80400.745787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80400.745643                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5041462662                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           15882039                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15882039                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         82571939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         82571828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        82571828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    279479671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             279479673                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  11585651520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total        11585651584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus           11585651584                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       173084842000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      162279665500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         5596379618                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 21676675.021136                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  21676675.021136                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           647.827823                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1822460544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2812439.111111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.827823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.631836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632644                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    860185527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       860185527                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    860185527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        860185527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    860185527                       # number of overall hits
system.cpu.icache.overall_hits::total       860185527                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       237750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       237750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       237750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       237750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       237750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       237750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    860185530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    860185530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    860185530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    860185530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    860185530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    860185530                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        79250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        79250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        79250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        79250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        79250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        79250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        83750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        83750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        83750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        83750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        83750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        83750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        83750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        83750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        83750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        83750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        83750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         5596379619                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 12705648.344406                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  12705648.344406                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          98453866                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           346770554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          98454890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.522126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.992634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.007366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    251010369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       251010369                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     95564127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       95564127                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    346574496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        346574496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    346574496                       # number of overall hits
system.cpu.dcache.overall_hits::total       346574496                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     75046070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      75046070                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     82571828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     82571828                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    157617898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      157617898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    157617898                       # number of overall misses
system.cpu.dcache.overall_misses::total     157617898                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5983849412750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5983849412750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4736504292105                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4736504292105                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 10720353704855                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10720353704855                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 10720353704855                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10720353704855                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    326056439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    326056439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    504192394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    504192394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    504192394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    504192394                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.230163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.230163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.312615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.312615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.312615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.312615                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 79735.679866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79735.679866                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 57362.231246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57362.231246                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68014.824718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68014.824718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68014.824718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68014.824718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   2323932310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          69396392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.487797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     82571939                       # number of writebacks
system.cpu.dcache.writebacks::total          82571939                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     59164032                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     59164032                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     59164032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     59164032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     59164032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     59164032                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15882038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15882038                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     82571828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     82571828                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     98453866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     98453866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     98453866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     98453866                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1601405401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1601405401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4549209270105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4549209270105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 6150614671105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6150614671105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 6150614671105                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6150614671105                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.195270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.195270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.195270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.195270                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 100831.228398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100831.228398                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 55093.963405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55093.963405                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 62472.048290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62472.048290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 62472.048290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62472.048290                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
