
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000332                       # Number of seconds simulated
sim_ticks                                   332364500                       # Number of ticks simulated
final_tick                                  332364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94678                       # Simulator instruction rate (inst/s)
host_op_rate                                   141436                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48286474                       # Simulator tick rate (ticks/s)
host_mem_usage                                1182044                       # Number of bytes of host memory used
host_seconds                                     6.88                       # Real time elapsed on the host
sim_insts                                      651681                       # Number of instructions simulated
sim_ops                                        973527                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            52096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            80128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              132224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          52096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               814                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1252                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2066                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           156743575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           241084713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              397828288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      156743575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         156743575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          156743575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          241084713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             397828288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2066                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  132224                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   132224                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               119                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      332292000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2066                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1578                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      327                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      125                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       28                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          326                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     395.190184                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    226.259965                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    379.826074                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           108     33.13%     33.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           66     20.25%     53.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           26      7.98%     61.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           20      6.13%     67.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      3.68%     71.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      3.99%     75.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      2.15%     77.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      2.15%     79.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           67     20.55%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           326                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      29838000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 68575500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10330000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14442.40                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33192.40                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        397.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     397.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1728                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.64                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      160838.33                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.64                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1199520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8539440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              17043000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1063200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         50559570                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         18602400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          34657500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               150722415                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             453.485300                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             292094750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1613500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7830000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     132901750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     48446750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       30711250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    110861250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1213800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6211800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              12988020                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1776000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         52432590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         23301600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          31871160                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               148852755                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             447.859970                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             299209000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3879500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7830000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     123592500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     60679750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       21403750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    114979000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   89677                       # Number of BP lookups
system.cpu.branchPred.condPredicted             89677                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7965                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                37847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2861                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                983                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           37847                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              34457                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3390                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2531                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      250219                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       69543                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           524                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           101                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       86845                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           210                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   140                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       332364500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           664730                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             246468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         812022                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       89677                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              37318                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        348483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16148                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           604                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     86689                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3778                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             604114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.091153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.311157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   410610     67.97%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7765      1.29%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18291      3.03%     72.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5834      0.97%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8226      1.36%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5611      0.93%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13988      2.32%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13753      2.28%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   120036     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               604114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.134907                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.221582                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   213795                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                208238                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    152663                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21344                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8074                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1223013                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8074                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   226371                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   27939                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    160902                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                174421                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1194605                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    82                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    301                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55018                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 110877                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1470410                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2970606                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1783889                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            248439                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1229893                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   240517                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                292                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            296                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    109372                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               251835                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               77526                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             58691                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1139124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 721                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1082959                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2093                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          166317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       234269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            581                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        604114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.792640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.333096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              313228     51.85%     51.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               49161      8.14%     59.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               49530      8.20%     68.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               46521      7.70%     75.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               41593      6.88%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37720      6.24%     89.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               34230      5.67%     94.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22225      3.68%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9906      1.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          604114                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4108     26.96%     26.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   105      0.69%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     27.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9217     60.49%     88.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   413      2.71%     90.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               834      5.47%     96.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              559      3.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4660      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                672522     62.10%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  973      0.09%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   107      0.01%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               87589      8.09%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               214825     19.84%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               54114      5.00%     95.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30973      2.86%     98.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17196      1.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1082959                       # Type of FU issued
system.cpu.iq.rate                           1.629171                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       15236                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2483809                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1149296                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       909647                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              303552                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             156952                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       150378                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 940922                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  152613                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            72230                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        24063                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        12764                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8074                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   19846                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5144                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1139845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                96                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                251835                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                77526                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                430                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5129                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1227                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         9405                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10632                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1067577                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                242812                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15382                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       312353                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    66053                       # Number of branches executed
system.cpu.iew.exec_stores                      69541                       # Number of stores executed
system.cpu.iew.exec_rate                     1.606031                       # Inst execution rate
system.cpu.iew.wb_sent                        1063407                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1060025                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    838398                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1222637                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.594670                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.685729                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          166322                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8009                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       576412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.688943                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.729017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       347452     60.28%     60.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        54493      9.45%     69.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31996      5.55%     75.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33470      5.81%     81.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        10057      1.74%     82.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15401      2.67%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12426      2.16%     87.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6093      1.06%     88.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        65024     11.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       576412                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               651681                       # Number of instructions committed
system.cpu.commit.committedOps                 973527                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         292534                       # Number of memory references committed
system.cpu.commit.loads                        227772                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      58646                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     149718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    877813                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3077                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2351      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           590732     60.68%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             849      0.09%     61.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               83      0.01%     61.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86978      8.93%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197128     20.25%     90.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          47690      4.90%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30644      3.15%     98.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        17072      1.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            973527                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 65024                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1651237                       # The number of ROB reads
system.cpu.rob.rob_writes                     2308085                       # The number of ROB writes
system.cpu.timesIdled                            3440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           60616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      651681                       # Number of Instructions Simulated
system.cpu.committedOps                        973527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.020024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.020024                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.980369                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.980369                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1571344                       # number of integer regfile reads
system.cpu.int_regfile_writes                  793053                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    243262                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   131937                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    352890                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   399456                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  447324                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               998                       # number of replacements
system.cpu.dcache.tags.tagsinuse           711.214882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              239275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.886157                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   711.214882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.694546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.694546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            486091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           486091                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       175654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          175654                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        63619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63619                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        239273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           239273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       239273                       # number of overall hits
system.cpu.dcache.overall_hits::total          239273                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1694                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1143                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2837                       # number of overall misses
system.cpu.dcache.overall_misses::total          2837                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     37632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37632000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     88049000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88049000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    125681000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    125681000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    125681000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    125681000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       177348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       177348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       242110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       242110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       242110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       242110                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009552                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017649                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.011718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.011718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011718                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22214.876033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22214.876033                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77033.245844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77033.245844                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44300.669722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44300.669722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44300.669722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44300.669722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu.dcache.writebacks::total               960                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          732                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     86792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    106878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    106878500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106878500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27439.890710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27439.890710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76067.046450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76067.046450                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57062.733582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57062.733582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57062.733582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57062.733582                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              7763                       # number of replacements
system.cpu.icache.tags.tagsinuse           246.655293                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8019                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.711685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   246.655293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.963497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            181385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           181385                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        77878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           77878                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         77878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            77878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        77878                       # number of overall hits
system.cpu.icache.overall_hits::total           77878                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8804                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8804                       # number of overall misses
system.cpu.icache.overall_misses::total          8804                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    183648997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183648997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    183648997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183648997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    183648997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183648997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        86682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        86682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        86682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86682                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.101567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101567                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.101567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.101567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101567                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20859.722512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20859.722512                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20859.722512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20859.722512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20859.722512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20859.722512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1700                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          782                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          782                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          782                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          782                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          782                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          782                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8022                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8022                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    153207997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153207997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    153207997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153207997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    153207997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153207997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.092545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.092545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.092545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.092545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.092545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.092545                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19098.478808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19098.478808                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19098.478808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19098.478808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19098.478808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19098.478808                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          18656                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         8762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                8753                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           960                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              7803                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1139                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1139                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8754                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        23804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4744                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   28548                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       513216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       181184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   694400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9897                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000606                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.024616                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9891     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9897                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             10288000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            12031500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2807999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    2                       # number of replacements
system.l2cache.tags.tagsinuse             1544.290118                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16586                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2066                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.028074                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   575.379146                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   968.910972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.140473                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.236551                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.377024                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2064                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1993                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.503906                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               151290                       # Number of tag accesses
system.l2cache.tags.data_accesses              151290                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          960                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          960                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data            18                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               18                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         7205                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          601                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7806                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             7205                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              619                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7824                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            7205                       # number of overall hits
system.l2cache.overall_hits::cpu.data             619                       # number of overall hits
system.l2cache.overall_hits::total               7824                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1121                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1121                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          131                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          946                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            815                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1252                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2067                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           815                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1252                       # number of overall misses
system.l2cache.overall_misses::total             2067                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     84864000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     84864000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     65501500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     12670000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     78171500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     65501500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     97534000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    163035500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     65501500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     97534000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    163035500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          960                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          960                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1139                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1139                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         8020                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          732                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8752                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         8020                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1871                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9891                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         8020                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1871                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9891                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.984197                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.984197                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.101621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.178962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.108090                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.101621                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.669161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.208978                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.101621                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.669161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.208978                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75703.835861                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75703.835861                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 80369.938650                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 96717.557252                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82633.720930                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 80369.938650                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77902.555911                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78875.423319                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 80369.938650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77902.555911                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78875.423319                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          946                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1252                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2067                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1252                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2067                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     73654000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     73654000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     57361500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     11360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     68721500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     57361500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     85014000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    142375500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     57361500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     85014000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    142375500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.984197                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.984197                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.101621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.178962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.108090                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.101621                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.669161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.208978                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.101621                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.669161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.208978                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65703.835861                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65703.835861                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 70382.208589                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86717.557252                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72644.291755                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70382.208589                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67902.555911                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68880.261248                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70382.208589                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67902.555911                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68880.261248                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2068                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    332364500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                945                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1121                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           945                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       132224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       132224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  132224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2066                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1034000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5622000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
