{
 "2015.12.29": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "GNU General Public License v2.0 only",
    "shortName": "gpl2",
    "spdxId": "GPL-2.0",
    "url": "http://spdx.org/licenses/GPL-2.0"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>"
   ],
   "name": "arachne-pnr",
   "platforms": null,
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "00078e317e63d1d934806efd62f56e48150a4f64",
   "002d151ebe258a92e44e0a947b493105295b7e7f"
  ]
 },
 "2016.05.21": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "GNU General Public License v2.0 only",
    "shortName": "gpl2",
    "spdxId": "GPL-2.0",
    "url": "http://spdx.org/licenses/GPL-2.0"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>"
   ],
   "name": "arachne-pnr",
   "platforms": null,
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "0000d4029e264262dcf45a822ccf3b48bcacf209",
   "00278ef685beeb102c0f247251b08e4ae8db3443"
  ]
 },
 "2016.08.18": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "GNU General Public License v2.0 only",
    "shortName": "gpl2",
    "spdxId": "GPL-2.0",
    "url": "http://spdx.org/licenses/GPL-2.0"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>"
   ],
   "name": "arachne-pnr",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "000fb9be33528f867e2355ddedde0836ba7f7a3a",
   "003102c41127dabf90349235964b6e4714114ae7"
  ]
 },
 "2017.06.29": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>"
   ],
   "name": "arachne-pnr",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "00078afb1f6c383405fa4bef9646d575f70b092f",
   "00269f660c4da075bd931555845161cafc5d6758"
  ]
 },
 "2017.11.05": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    "Shell Turner <cam.turn@gmail.com>",
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "arachne-pnr",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:20"
  },
  "revs": [
   "00056e76d0a5c1c05d7ad1064702b3d121cd1b98",
   "0017479abbe15c7d472b8c7563e5353608e67e5d"
  ]
 },
 "2018.02.14": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "000c7800a1030a61677b64e9edb1670d3d940194",
   "000c7800a1030a61677b64e9edb1670d3d940194"
  ]
 },
 "2018.03.07": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "000482ffc470f798fb3aa1673b39a38680cbb567",
   "000482ffc470f798fb3aa1673b39a38680cbb567"
  ]
 },
 "2018.05.03": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "000b9ce78d66ad9cabe17a4670ffacf9d35a6d05",
   "003055a670470f678e376be7f9b9051fb242ec0f"
  ]
 },
 "2018.05.13": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00064c21cc328fb96b631917220acbc26f232f96",
   "002a2a8d399902acff6ea1d362ec374006858db8"
  ]
 },
 "2018.09.08": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2",
   "000463186d471107324c67faecb5c85e9f06521a"
  ]
 },
 "2018.09.09": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "http://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00078b99ee8baded7fc89e9e1e3501068a2c7fff",
   "0017a06717bb18706ac3cb99432034caad0c8b91"
  ]
 },
 "2019.07.29": {
  "meta": {
   "description": "Place and route tool for FPGAs",
   "homepage": "https://github.com/cseed/arachne-pnr",
   "license": {
    "fullName": "MIT License",
    "shortName": "mit",
    "spdxId": "MIT",
    "url": "https://spdx.org/licenses/MIT.html"
   },
   "long_description": "Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n",
   "maintainers": [
    {
     "email": "cam.turn@gmail.com",
     "github": "VShell",
     "githubId": 251028,
     "name": "Shell Turner"
    },
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "arachne-pnr",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/development/compilers/arachne-pnr/default.nix:28"
  },
  "revs": [
   "00022fbeda385d7b6ae2eee44f07eecfc6d92015",
   "001334b47c6cdfc35e94805380484e75004cdbf5"
  ]
 }
}