[{"DBLP title": "First steps towards SAT-based formal analog verification.", "DBLP authors": ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "year": 2009, "MAG papers": [{"PaperId": 2158533859, "PaperTitle": "first steps towards sat based formal analog verification", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"cadence design systems": 5.0}}, {"PaperId": 3152058931, "PaperTitle": "first steps towards sat based formal analog verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Interpolant generation without constructing resolution graph.", "DBLP authors": ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "year": 2009, "MAG papers": [{"PaperId": 2142185380, "PaperTitle": "interpolant generation without constructing resolution graph", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "A scalable decision procedure for fixed-width bit-vectors.", "DBLP authors": ["Roberto Bruttomesso", "Natasha Sharygina"], "year": 2009, "MAG papers": [{"PaperId": 3147313018, "PaperTitle": "a scalable decision procedure for fixed width bit vectors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2122919970, "PaperTitle": "a scalable decision procedure for fixed width bit vectors", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of lugano": 2.0}}], "source": "ES"}, {"DBLP title": "Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree.", "DBLP authors": ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "year": 2009, "MAG papers": [{"PaperId": 2159505989, "PaperTitle": "generation of optimal obstacle avoiding rectilinear steiner minimum tree", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "year": 2009, "MAG papers": [{"PaperId": 2118320476, "PaperTitle": "obstacle avoiding rectilinear steiner tree construction based on steiner point selection", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national taiwan university": 3.0, "feng chia university": 1.0}}], "source": "ES"}, {"DBLP title": "How to consider shorts and guarantee yield rate improvement for redundant wire insertion.", "DBLP authors": ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "year": 2009, "MAG papers": [{"PaperId": 2127554222, "PaperTitle": "how to consider shorts and guarantee yield rate improvement for redundant wire insertion", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Power-switch routing for coarse-grain MTCMOS technologies.", "DBLP authors": ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "year": 2009, "MAG papers": [{"PaperId": 2122006764, "PaperTitle": "power switch routing for coarse grain mtcmos technologies", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Scheduling with soft constraints.", "DBLP authors": ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2153801278, "PaperTitle": "scheduling with soft constraints", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 2139139988, "PaperTitle": "remis run time energy minimization scheme in a reconfigurable processor with dynamic power gated instruction set", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"karlsruhe institute of technology": 3.0}}, {"PaperId": 3139677295, "PaperTitle": "remis run time energy minimization scheme in a reconfigurable processor with dynamic power gated instruction set", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Enhanced reliability-aware power management through shared recovery technique.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2009, "MAG papers": [{"PaperId": 2110460500, "PaperTitle": "enhanced reliability aware power management through shared recovery technique", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 72, "Affiliations": {"university of texas at san antonio": 1.0, "george mason university": 2.0}}], "source": "ES"}, {"DBLP title": "Resilience in computer systems and networks.", "DBLP authors": ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "year": 2009, "MAG papers": [{"PaperId": 2170265426, "PaperTitle": "resilience in computer systems and networks", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 95, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Scan power reduction in linear test data compression scheme.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2009, "MAG papers": [{"PaperId": 2108633457, "PaperTitle": "scan power reduction in linear test data compression scheme", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Compacting test vector sets via strategic use of implications.", "DBLP authors": ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "year": 2009, "MAG papers": [{"PaperId": 2128855500, "PaperTitle": "compacting test vector sets via strategic use of implications", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"brown university": 3.0, "bucknell university": 1.0}}, {"PaperId": 3145445274, "PaperTitle": "compacting test vector sets via strategic use of implications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Pre-ATPG path selection for near optimal post-ATPG process space coverage.", "DBLP authors": ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2009, "MAG papers": [{"PaperId": 2065940067, "PaperTitle": "pre atpg path selection for near optimal post atpg process space coverage", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 1.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment.", "DBLP authors": ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2009, "MAG papers": [{"PaperId": 2147986372, "PaperTitle": "a novel post atpg ir drop reduction scheme for at speed scan testing in broadcast scan based test compression environment", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "IPR: In-Place Reconfiguration for FPGA fault tolerance.", "DBLP authors": ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "year": 2009, "MAG papers": [{"PaperId": 2166579337, "PaperTitle": "ipr in place reconfiguration for fpga fault tolerance", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "A circuit-software co-design approach for improving EDP in reconfigurable frameworks.", "DBLP authors": ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2009, "MAG papers": [{"PaperId": 3143955737, "PaperTitle": "a circuit software co design approach for improving edp in reconfigurable frameworks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2170343124, "PaperTitle": "a circuit software co design approach for improving edp in reconfigurable frameworks", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 2.0, "case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "Security against hardware Trojan through a novel application of design obfuscation.", "DBLP authors": ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "year": 2009, "MAG papers": [{"PaperId": 2153622528, "PaperTitle": "security against hardware trojan through a novel application of design obfuscation", "Year": 2009, "CitationCount": 158, "EstimatedCitation": 230, "Affiliations": {"case western reserve university": 2.0}}, {"PaperId": 3142861816, "PaperTitle": "security against hardware trojan through a novel application of design obfuscation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "MOLES: Malicious off-chip leakage enabled by side-channels.", "DBLP authors": ["Lang Lin", "Wayne P. Burleson", "Christof Paar"], "year": 2009, "MAG papers": [{"PaperId": 2097624522, "PaperTitle": "moles malicious off chip leakage enabled by side channels", "Year": 2009, "CitationCount": 109, "EstimatedCitation": 165, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Consistency-based characterization for IC Trojan detection.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2009, "MAG papers": [{"PaperId": 3150784670, "PaperTitle": "consistency based characterization for ic trojan detection", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2118333479, "PaperTitle": "consistency based characterization for ic trojan detection", "Year": 2009, "CitationCount": 85, "EstimatedCitation": 103, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "SAT-based protein design.", "DBLP authors": ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "year": 2009, "MAG papers": [{"PaperId": 3142091234, "PaperTitle": "sat based protein design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2097952973, "PaperTitle": "sat based protein design", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cadence design systems": 2.0, "university of california san francisco": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesizing sequential register-based computation with biochemistry.", "DBLP authors": ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "year": 2009, "MAG papers": [{"PaperId": 3143656548, "PaperTitle": "synthesizing sequential register based computation with biochemistry", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2100053936, "PaperTitle": "synthesizing sequential register based computation with biochemistry", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "An algorithm for identifying dominant-edge metabolic pathways.", "DBLP authors": ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "year": 2009, "MAG papers": [{"PaperId": 2166327708, "PaperTitle": "an algorithm for identifying dominant edge metabolic pathways", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tufts university": 3.0}}], "source": "ES"}, {"DBLP title": "A contamination aware droplet routing algorithm for digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "year": 2009, "MAG papers": [{"PaperId": 2128119665, "PaperTitle": "a contamination aware droplet routing algorithm for digital microfluidic biochips", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "On soft error rate analysis of scaled CMOS designs - A statistical perspective.", "DBLP authors": ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2009, "MAG papers": [{"PaperId": 1974429638, "PaperTitle": "on soft error rate analysis of scaled cmos designs a statistical perspective", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"freescale semiconductor": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning.", "DBLP authors": ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2026670400, "PaperTitle": "intrinsic nbti variability aware statistical pipeline performance assessment and tuning", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tsmc": 2.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2009, "MAG papers": [{"PaperId": 2119422129, "PaperTitle": "dynatune circuit level optimization for timing speculation considering dynamic path behavior", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 72, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "A variation-aware preferential design approach for memory based reconfigurable computing.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2009, "MAG papers": [{"PaperId": 3146150215, "PaperTitle": "a variation aware preferential design approach for memory based reconfigurable computing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2143394661, "PaperTitle": "a variation aware preferential design approach for memory based reconfigurable computing", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"case western reserve university": 2.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Pre-bond testable low-power clock tree design for 3D stacked ICs.", "DBLP authors": ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "year": 2009, "MAG papers": [{"PaperId": 2163273848, "PaperTitle": "pre bond testable low power clock tree design for 3d stacked ics", "Year": 2009, "CitationCount": 62, "EstimatedCitation": 81, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "year": 2009, "MAG papers": [{"PaperId": 2161277442, "PaperTitle": "layout driven test architecture design and optimization for 3d socs under pre bond test pin count constraint", "Year": 2009, "CitationCount": 78, "EstimatedCitation": 97, "Affiliations": {"intel": 1.0, "the chinese university of hong kong": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "BIST design optimization for large-scale embedded memory cores.", "DBLP authors": ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "year": 2009, "MAG papers": [{"PaperId": 1992149860, "PaperTitle": "bist design optimization for large scale embedded memory cores", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 5.0, "global unichip corporation": 3.0}}], "source": "ES"}, {"DBLP title": "Operating system scheduling for efficient online self-test in robust systems.", "DBLP authors": ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2123001791, "PaperTitle": "operating system scheduling for efficient online self test in robust systems", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"stanford university": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Quantifying robustness metrics in parameterized static timing analysis.", "DBLP authors": ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "year": 2009, "MAG papers": [{"PaperId": 2159951121, "PaperTitle": "quantifying robustness metrics in parameterized static timing analysis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 2.0, "intel": 1.0}}, {"PaperId": 3148389139, "PaperTitle": "quantifying robustness metrics in parameterized static timing analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PSTA-based branch and bound approach to the silicon speedpath isolation problem.", "DBLP authors": ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "year": 2009, "MAG papers": [{"PaperId": 2171383332, "PaperTitle": "psta based branch and bound approach to the silicon speedpath isolation problem", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of toronto": 3.0}}, {"PaperId": 3151333011, "PaperTitle": "psta based branch and bound approach to the silicon speedpath isolation problem", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing Arc based logic analysis for false noise reduction.", "DBLP authors": ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgl\u00fc\u00df", "Walter Anheier", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 2151957478, "PaperTitle": "timing arc based logic analysis for false noise reduction", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bremen": 4.0, "infineon technologies": 1.0}}, {"PaperId": 3144217525, "PaperTitle": "timing arc based logic analysis for false noise reduction", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Exact route matching algorithms for analog and mixed signal integrated circuits.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "year": 2009, "MAG papers": [{"PaperId": 3143286672, "PaperTitle": "exact route matching algorithms for analog and mixed signal integrated circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2151933980, "PaperTitle": "exact route matching algorithms for analog and mixed signal integrated circuits", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient pre-assignment routing algorithm for flip-chip designs.", "DBLP authors": ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "year": 2009, "MAG papers": [{"PaperId": 2149534902, "PaperTitle": "an efficient pre assignment routing algorithm for flip chip designs", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national taiwan university": 3.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal layer assignment for escape routing of buses.", "DBLP authors": ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2139775372, "PaperTitle": "optimal layer assignment for escape routing of buses", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Pad assignment for die-stacking System-in-Package design.", "DBLP authors": ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "year": 2009, "MAG papers": [{"PaperId": 2131576602, "PaperTitle": "pad assignment for die stacking system in package design", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 3.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal modeling for 3D-ICs with integrated microchannel cooling.", "DBLP authors": ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "year": 2009, "MAG papers": [{"PaperId": 2135594061, "PaperTitle": "thermal modeling for 3d ics with integrated microchannel cooling", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 70, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy reduction for STT-RAM using early write termination.", "DBLP authors": ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2116826022, "PaperTitle": "energy reduction for stt ram using early write termination", "Year": 2009, "CitationCount": 301, "EstimatedCitation": 404, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM.", "DBLP authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2096800126, "PaperTitle": "pcramsim system level performance energy and area modeling for phase change ram", "Year": 2009, "CitationCount": 100, "EstimatedCitation": 136, "Affiliations": {"pennsylvania state university": 2.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "The epsilon-approximation to discrete VT assignment for leakage power minimization.", "DBLP authors": ["Yujia Feng", "Shiyan Hu"], "year": 2009, "MAG papers": [{"PaperId": 2158104184, "PaperTitle": "the epsilon approximation to discrete vt assignment for leakage power minimization", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "A rigorous framework for convergent net weighting schemes in timing-driven placement.", "DBLP authors": ["Tony F. Chan", "Jason Cong", "Eric Radke"], "year": 2009, "MAG papers": [{"PaperId": 2136466299, "PaperTitle": "a rigorous framework for convergent net weighting schemes in timing driven placement", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"hong kong university of science and technology": 1.0, "university of california los angeles": 2.0}}, {"PaperId": 3140377289, "PaperTitle": "a rigorous framework for convergent net weighting schemes in timing driven placement", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis.", "DBLP authors": ["Zuochang Ye", "Zhiping Yu"], "year": 2009, "MAG papers": [{"PaperId": 2104042124, "PaperTitle": "an efficient algorithm for modeling spatially correlated process variation in statistical full chip leakage analysis", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "TAPE: Thermal-aware agent-based power econom multi/many-core architectures.", "DBLP authors": ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 3148930147, "PaperTitle": "tape thermal aware agent based power econom multi many core architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "MAG papers": [{"PaperId": 3151852689, "PaperTitle": "maximizing performance of thermally constrained multi core processors by dynamic voltage and frequency control", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2120642764, "PaperTitle": "maximizing performance of thermally constrained multi core processors by dynamic voltage and frequency control", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 62, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A hybrid local-global approach for multi-core thermal management.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2142954275, "PaperTitle": "a hybrid local global approach for multi core thermal management", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national university of singapore": 2.0}}, {"PaperId": 3150325678, "PaperTitle": "a hybrid local global approach for multi core thermal management", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA.", "DBLP authors": ["Jaeyong Chung", "Jacob A. Abraham"], "year": 2009, "MAG papers": [{"PaperId": 2153799652, "PaperTitle": "a hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in ssta", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Binning optimization based on SSTA for transparently-latched circuits.", "DBLP authors": ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "year": 2009, "MAG papers": [{"PaperId": 2165566124, "PaperTitle": "binning optimization based on ssta for transparently latched circuits", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "Timing model extraction for sequential circuits considering process variations.", "DBLP authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "year": 2009, "MAG papers": [{"PaperId": 2149920339, "PaperTitle": "timing model extraction for sequential circuits considering process variations", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "CROP: Fast and effective congestion refinement of placement.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2009, "MAG papers": [{"PaperId": 2096970935, "PaperTitle": "crop fast and effective congestion refinement of placement", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "GRPlacer: Improving routability and wire-length of global routing with circuit replacement.", "DBLP authors": ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "year": 2009, "MAG papers": [{"PaperId": 2135371120, "PaperTitle": "grplacer improving routability and wire length of global routing with circuit replacement", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "CRISP: Congestion reduction by iterated spreading during placement.", "DBLP authors": ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "year": 2009, "MAG papers": [{"PaperId": 2170957689, "PaperTitle": "crisp congestion reduction by iterated spreading during placement", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 61, "Affiliations": {"ibm": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "A study of routability estimation and clustering in placement.", "DBLP authors": ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2009, "MAG papers": [{"PaperId": 2168570448, "PaperTitle": "a study of routability estimation and clustering in placement", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "The synthesis of combinational logic to generate probabilities.", "DBLP authors": ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "year": 2009, "MAG papers": [{"PaperId": 2114723472, "PaperTitle": "the synthesis of combinational logic to generate probabilities", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits.", "DBLP authors": ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "year": 2009, "MAG papers": [{"PaperId": 2158055150, "PaperTitle": "retiming and time borrowing optimizing high performance pulsed latch based circuits", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesizing complementary circuits automatically.", "DBLP authors": ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "year": 2009, "MAG papers": [{"PaperId": 2099429154, "PaperTitle": "synthesizing complementary circuits automatically", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "QLMOR: A new projection-based approach for nonlinear model order reduction.", "DBLP authors": ["Chenjie Gu"], "year": 2009, "MAG papers": [{"PaperId": 2156158690, "PaperTitle": "qlmor a new projection based approach for nonlinear model order reduction", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Computing quadratic approximations for the isochrons of oscillators: A general theory and advanced numerical methods.", "DBLP authors": ["Onder Suvak", "Alper Demir"], "year": 2009, "MAG papers": [{"PaperId": 2154609077, "PaperTitle": "computing quadratic approximations for the isochrons of oscillators a general theory and advanced numerical methods", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"koc university": 2.0}}, {"PaperId": 3149701256, "PaperTitle": "computing quadratic approximations for the isochrons of oscillators a general theory and advanced numerical methods", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 2113151249, "PaperTitle": "final value odes stable numerical integration and its application to parallel circuit analysis", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "A parallel preconditioning strategy for efficient transistor-level circuit simulation.", "DBLP authors": ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "year": 2009, "MAG papers": [{"PaperId": 2142514638, "PaperTitle": "a parallel preconditioning strategy for efficient transistor level circuit simulation", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 52, "Affiliations": {"sandia national laboratories": 5.0}}, {"PaperId": 3141025630, "PaperTitle": "a parallel preconditioning strategy for efficient transistor level circuit simulation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Characterizing within-die variation from multiple supply port IDDQ measurements.", "DBLP authors": ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2009, "MAG papers": [{"PaperId": 3151596817, "PaperTitle": "characterizing within die variation from multiple supply port iddq measurements", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2151280516, "PaperTitle": "characterizing within die variation from multiple supply port iddq measurements", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"verigy": 1.0, "university of new mexico": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage binning under process variation.", "DBLP authors": ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "year": 2009, "MAG papers": [{"PaperId": 2146056662, "PaperTitle": "voltage binning under process variation", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits.", "DBLP authors": ["Xin Li", "Rob A. Rutenbar", "R. D. (Shawn) Blanton"], "year": 2009, "MAG papers": [{"PaperId": 2108648342, "PaperTitle": "virtual probe a statistically optimal framework for minimum cost silicon characterization of nanoscale integrated circuits", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 66, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Post-fabrication measurement-driven oxide breakdown reliability prediction and management.", "DBLP authors": ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "MAG papers": [{"PaperId": 2132948050, "PaperTitle": "post fabrication measurement driven oxide breakdown reliability prediction and management", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing expected energy consumption through optimal integration of DVS and DPM.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin"], "year": 2009, "MAG papers": [{"PaperId": 2117286131, "PaperTitle": "minimizing expected energy consumption through optimal integration of dvs and dpm", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"george mason university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs.", "DBLP authors": ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "year": 2009, "MAG papers": [{"PaperId": 2153859984, "PaperTitle": "an efficient wakeup scheduling considering resource constraint for sensor based power gating designs", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive power management using reinforcement learning.", "DBLP authors": ["Ying Tan", "Wei Liu", "Qinru Qiu"], "year": 2009, "MAG papers": [{"PaperId": 2134568800, "PaperTitle": "adaptive power management using reinforcement learning", "Year": 2009, "CitationCount": 104, "EstimatedCitation": 156, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Temporal and spatial idleness exploitation for optimal-grained leakage control.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2009, "MAG papers": [{"PaperId": 2124589288, "PaperTitle": "temporal and spatial idleness exploitation for optimal grained leakage control", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cincinnati": 3.0}}], "source": "ES"}, {"DBLP title": "A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies.", "DBLP authors": ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2009, "MAG papers": [{"PaperId": 3145216284, "PaperTitle": "a methodology for robust energy efficient design of spin torque transfer ram arrays at scaled technologies", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2162474888, "PaperTitle": "a methodology for robust energy efficient design of spin torque transfer ram arrays at scaled technologies", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage.", "DBLP authors": ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "year": 2009, "MAG papers": [{"PaperId": 2106313286, "PaperTitle": "nanoelectromechanical nem relays integrated with cmos sram for improved stability and low leakage", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 91, "Affiliations": {"stanford university": 6.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Nonvolatile memristor memory: Device characteristics and design implications.", "DBLP authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 1968288892, "PaperTitle": "nonvolatile memristor memory device characteristics and design implications", "Year": 2009, "CitationCount": 236, "EstimatedCitation": 340, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Gene-regulatory memories: Electrical-equivalent modeling, simulation and parameter identification.", "DBLP authors": ["Yong Zhang", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 2148487498, "PaperTitle": "gene regulatory memories electrical equivalent modeling simulation and parameter identification", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "year": 2009, "MAG papers": [{"PaperId": 3141105399, "PaperTitle": "an elegant hardware corroborated statistical repair and test methodology for conquering aging effects", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2138021254, "PaperTitle": "an elegant hardware corroborated statistical repair and test methodology for conquering aging effects", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ibm": 4.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization.", "DBLP authors": ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "year": 2009, "MAG papers": [{"PaperId": 3150804547, "PaperTitle": "variability analysis of finfet based devices and circuits considering electrical confinement and width quantization", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2145254497, "PaperTitle": "variability analysis of finfet based devices and circuits considering electrical confinement and width quantization", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling of layout-dependent stress effect in CMOS design.", "DBLP authors": ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "year": 2009, "MAG papers": [{"PaperId": 2128369443, "PaperTitle": "modeling of layout dependent stress effect in cmos design", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"arizona state university": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization.", "DBLP authors": ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "year": 2009, "MAG papers": [{"PaperId": 2107793705, "PaperTitle": "layout dependent sti stress analysis and stress aware rf analog circuit design optimization", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Leveraging efficient parallel pattern search for clock mesh optimization.", "DBLP authors": ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "year": 2009, "MAG papers": [{"PaperId": 2092710921, "PaperTitle": "leveraging efficient parallel pattern search for clock mesh optimization", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.", "DBLP authors": ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "year": 2009, "MAG papers": [{"PaperId": 2100300233, "PaperTitle": "value assignment of adjustable delay buffers for clock skew minimization in multi voltage mode designs", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"national tsing hua university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Taming irregular EDA applications on GPUs.", "DBLP authors": ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "year": 2009, "MAG papers": [{"PaperId": 2074140323, "PaperTitle": "taming irregular eda applications on gpus", "Year": 2009, "CitationCount": 91, "EstimatedCitation": 117, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-level clustering for clock skew optimization.", "DBLP authors": ["Jonas Casanova", "Jordi Cortadella"], "year": 2009, "MAG papers": [{"PaperId": 3150392316, "PaperTitle": "multi level clustering for clock skew optimization", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2163318442, "PaperTitle": "multi level clustering for clock skew optimization", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "From 2D to 3D NoCs: A case study on worst-case communication performance.", "DBLP authors": ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "year": 2009, "MAG papers": [{"PaperId": 2134954009, "PaperTitle": "from 2d to 3d nocs a case study on worst case communication performance", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"royal institute of technology": 1.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "An accurate and efficient performance analysis approach based on queuing model for network on chip.", "DBLP authors": ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "year": 2009, "MAG papers": [{"PaperId": 2122654467, "PaperTitle": "an accurate and efficient performance analysis approach based on queuing model for network on chip", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "A performance analytical model for Network-on-Chip with constant service time routers.", "DBLP authors": ["Nikita Nikitin", "Jordi Cortadella"], "year": 2009, "MAG papers": [{"PaperId": 2156510866, "PaperTitle": "a performance analytical model for network on chip with constant service time routers", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {}}, {"PaperId": 3143620386, "PaperTitle": "a performance analytical model for network on chip with constant service time routers", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A method for calculating hard QoS guarantees for Networks-on-Chip.", "DBLP authors": ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "year": 2009, "MAG papers": [{"PaperId": 2131356898, "PaperTitle": "a method for calculating hard qos guarantees for networks on chip", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"sharif university of technology": 2.0, "ecole polytechnique federale de lausanne": 3.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Task management in MPSoCs: An ASIP approach.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "year": 2009, "MAG papers": [{"PaperId": 2150682671, "PaperTitle": "task management in mpsocs an asip approach", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"katholieke universiteit leuven": 1.0, "rwth aachen university": 5.0}}], "source": "ES"}, {"DBLP title": "Simultaneous layout migration and decomposition for double patterning technology.", "DBLP authors": ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "year": 2009, "MAG papers": [{"PaperId": 2894641067, "PaperTitle": "simultaneous layout migration and decomposition for double patterning technology", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108352706, "PaperTitle": "simultaneous layout migration and decomposition for double patterning technology", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"national taiwan university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "GREMA: Graph reduction based efficient mask assignment for double patterning technology.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2009, "MAG papers": [{"PaperId": 2161958538, "PaperTitle": "grema graph reduction based efficient mask assignment for double patterning technology", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 75, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography.", "DBLP authors": ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "year": 2009, "MAG papers": [{"PaperId": 2097032051, "PaperTitle": "timing yield aware color reassignment and detailed placement perturbation for double patterning lithography", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A framework for early and systematic evaluation of design rules.", "DBLP authors": ["Rani S. Ghaida", "Puneet Gupta"], "year": 2009, "MAG papers": [{"PaperId": 3149521607, "PaperTitle": "a framework for early and systematic evaluation of design rules", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128997425, "PaperTitle": "a framework for early and systematic evaluation of design rules", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive sampling for efficient failure probability analysis of SRAM cells.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2009, "MAG papers": [{"PaperId": 2101628159, "PaperTitle": "adaptive sampling for efficient failure probability analysis of sram cells", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of waterloo": 2.0}}, {"PaperId": 3140863495, "PaperTitle": "adaptive sampling for efficient failure probability analysis of sram cells", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Yield estimation of SRAM circuits using \"Virtual SRAM Fab\".", "DBLP authors": ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "year": 2009, "MAG papers": [{"PaperId": 2145206588, "PaperTitle": "yield estimation of sram circuits using virtual sram fab", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 10.0, "national chiao tung university": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigation of intra-array SRAM variability using adaptive voltage architecture.", "DBLP authors": ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "year": 2009, "MAG papers": [{"PaperId": 2106407192, "PaperTitle": "mitigation of intra array sram variability using adaptive voltage architecture", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs.", "DBLP authors": ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "year": 2009, "MAG papers": [{"PaperId": 2133667118, "PaperTitle": "multi functional interconnect co optimization for fast and reliable 3d stacked ics", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-optimal dynamic thermal management for green computing.", "DBLP authors": ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "year": 2009, "MAG papers": [{"PaperId": 2115219441, "PaperTitle": "energy optimal dynamic thermal management for green computing", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"seoul national university": 3.0, "korea university": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies.", "DBLP authors": ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "year": 2009, "MAG papers": [{"PaperId": 2101660309, "PaperTitle": "fast 3 d thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california santa barbara": 3.0, "ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs.", "DBLP authors": ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "year": 2009, "MAG papers": [{"PaperId": 2157210636, "PaperTitle": "voltage drop aware analytical placement by global power spreading for mixed size circuit designs", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A study of Through-Silicon-Via impact on the 3D stacked IC layout.", "DBLP authors": ["Dae Hyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "year": 2009, "MAG papers": [{"PaperId": 2161129061, "PaperTitle": "a study of through silicon via impact on the 3d stacked ic layout", "Year": 2009, "CitationCount": 172, "EstimatedCitation": 331, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel multi-level analytical global placement on graphics processing units.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2009, "MAG papers": [{"PaperId": 2163190884, "PaperTitle": "parallel multi level analytical global placement on graphics processing units", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Memory organization and data layout for instruction set extensions with architecturally visible storage.", "DBLP authors": ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "year": 2009, "MAG papers": [{"PaperId": 3145290890, "PaperTitle": "memory organization and data layout for instruction set extensions with architecturally visible storage", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2141789337, "PaperTitle": "memory organization and data layout for instruction set extensions with architecturally visible storage", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic memory partitioning and scheduling for throughput and power optimization.", "DBLP authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "year": 2009, "MAG papers": [{"PaperId": 2165689945, "PaperTitle": "automatic memory partitioning and scheduling for throughput and power optimization", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Battery allocation for wireless sensor network lifetime maximization under cost constraints.", "DBLP authors": ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "year": 2009, "MAG papers": [{"PaperId": 2110931405, "PaperTitle": "battery allocation for wireless sensor network lifetime maximization under cost constraints", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of michigan": 1.0, "tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Genetic design automation.", "DBLP authors": ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "year": 2009, "MAG papers": [{"PaperId": 2105609842, "PaperTitle": "genetic design automation", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of utah": 3.0, "carnegie mellon university": 1.0, "university of texas at austin": 1.0, "southern utah university": 1.0}}, {"PaperId": 3141670857, "PaperTitle": "genetic design automation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An electrical-level superposed-edge approach to statistical serial link simulation.", "DBLP authors": ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "year": 2009, "MAG papers": [{"PaperId": 2146470742, "PaperTitle": "an electrical level superposed edge approach to statistical serial link simulation", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Joint design-time and post-silicon optimization for digitally tuned analog circuits.", "DBLP authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "year": 2009, "MAG papers": [{"PaperId": 2161902166, "PaperTitle": "joint design time and post silicon optimization for digitally tuned analog circuits", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Fast trade-off evaluation for digital signal processing systems during wordlength optimization.", "DBLP authors": ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2108285094, "PaperTitle": "fast trade off evaluation for digital signal processing systems during wordlength optimization", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"harbin institute of technology shenzhen graduate school": 3.0}}], "source": "ES"}, {"DBLP title": "Improved heuristics for finite word-length polynomial datapath optimization.", "DBLP authors": ["Bijan Alizadeh", "Masahiro Fujita"], "year": 2009, "MAG papers": [{"PaperId": 3145125620, "PaperTitle": "improved heuristics for finite word length polynomial datapath optimization", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2125749871, "PaperTitle": "improved heuristics for finite word length polynomial datapath optimization", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupling capacitance efficient placement for reducing transient power supply noise.", "DBLP authors": ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "year": 2009, "MAG papers": [{"PaperId": 2089478431, "PaperTitle": "decoupling capacitance efficient placement for reducing transient power supply noise", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california riverside": 2.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2009, "MAG papers": [{"PaperId": 2142674949, "PaperTitle": "a hierarchical floating random walk algorithm for fabric aware 3d capacitance extraction", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ibm": 1.0, "massachusetts institute of technology": 2.0}}, {"PaperId": 3151140731, "PaperTitle": "a hierarchical floating random walk algorithm for fabric aware 3d capacitance extraction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives.", "DBLP authors": ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "year": 2009, "MAG papers": [{"PaperId": 2163542810, "PaperTitle": "active passive co synthesis of multi gigahertz radio frequency circuits with broadband parametric macromodels of on chip passives", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of washington": 3.0}}, {"PaperId": 3152264183, "PaperTitle": "active passive co synthesis of multi gigahertz radio frequency circuits with broadband parametric macromodels of on chip passives", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems.", "DBLP authors": ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "year": 2009, "MAG papers": [{"PaperId": 2126970747, "PaperTitle": "ghm a generalized hamiltonian method for passivity test of impedance admittance descriptor systems", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil.", "DBLP authors": ["Zuochang Ye", "Lu\u00eds Miguel Silveira", "Joel R. Phillips"], "year": 2009, "MAG papers": [{"PaperId": 2130462565, "PaperTitle": "fast and reliable passivity assessment and enforcement with extended hamiltonian pencil", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"inesc id": 1.0, "tsinghua university": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Interpolating functions from large Boolean relations.", "DBLP authors": ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "year": 2009, "MAG papers": [{"PaperId": 2109259936, "PaperTitle": "interpolating functions from large boolean relations", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast detection of node mergers using logic implications.", "DBLP authors": ["Yung-Chih Chen", "Chun-Yao Wang"], "year": 2009, "MAG papers": [{"PaperId": 2078488000, "PaperTitle": "fast detection of node mergers using logic implications", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "DeltaSyn: An efficient logic difference optimizer for ECO synthesis.", "DBLP authors": ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "year": 2009, "MAG papers": [{"PaperId": 2163027960, "PaperTitle": "deltasyn an efficient logic difference optimizer for eco synthesis", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 63, "Affiliations": {"ibm": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Iterative layering: Optimizing arithmetic circuits by structuring the information flow.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2009, "MAG papers": [{"PaperId": 3143295088, "PaperTitle": "iterative layering optimizing arithmetic circuits by structuring the information flow", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2140720897, "PaperTitle": "iterative layering optimizing arithmetic circuits by structuring the information flow", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of california riverside": 1.0}}], "source": "ES"}]