# FIFO RTL & Verification

This project implements and verifies a synchronous FIFO using SystemVerilog.

## Features
- Parameterized FIFO
- RTL design
- Basic testbench
- Assertions for overflow/underflow

## Tools
- SystemVerilog
- EDA Playground
