# Zkou≈°ka LSP 2023-06-13

> **Course**: B0B35LSP - Logick√© syst√©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (ƒåVUT) - ƒåesk√© vysok√© uƒçen√≠ technick√© v Praze | Czech Technical University in Prague
> **Keywords**: LSP, Exam, Zkou≈°ka, 2023-06-13, logic equivalence, arithmetic, RS latch, VHDL
>
> [üá®üá≥ CN Version](./2023-06-13_Exam_CN.md) | [üá¨üáß EN Version](./2023-06-13_Exam_EN.md) | [üá®üáø CZ Version](./2023-06-13_Exam_CZ.md)

---

# Zkou≈°ka LSP 2023-06-13
> üß† **AI odvozen√° verze** ‚Äì V PDF nejsou ofici√°ln√≠ odpovƒõdi; n√≠≈æe jsou odvozen√© pozn√°mky/≈ôe≈°en√≠.

## Informace o zkou≈°ce
- Datum: 2023-06-13
- Jazyk: ƒçe≈°tina
- Obsahuje statistick√© grafy
- ‚ö†Ô∏è Pozn√°mka: v t√©to zkou≈°ce je RS z√°chyt 4vstupov√° varianta (A,B,C,D)

---

## √öloha 1 ‚Äì Ekvivalentn√≠ logick√© funkce (4 b)
**Zad√°n√≠:** Za≈°krtnƒõte v≈°echny logick√© funkce, kter√© jsou ekvivalentn√≠:

```vhdl
y1 <= (D and not C) or (not C and A) or (D and B);
y2 <= (D and C) xor (B and A);
y3 <= (D or A) and (not C or B) and (D or not C);
y4 <= (D and B) or (D and not C and not B) or ((D xor A) and not C);
```

**Postup:** Sestavte Karnaughovy mapy a porovnejte.

---

## √öloha 2 ‚Äì Aritmetika 12bitov√© sƒç√≠taƒçky (2 b)
**Zad√°n√≠:** Proveƒète 510+512+514+516 na 12bitov√© bin√°rn√≠ sƒç√≠taƒçce; v√Ωsledek jako 12bitov√© ƒç√≠slo.

**V√Ωpoƒçet:**
- 510+512+514+516 = 2052
- 2052 mod 4096 = 2052 (bez p≈ôeteƒçen√≠)
- 2052 = 0x804 = 0b100000000100

**≈òe≈°en√≠:**
- a) **unsigned**: 2052
- b) **signed (dvojkov√Ω doplnƒõk)**: 2052 (kladn√©, v rozsahu)

---

## √öloha 3 ‚Äì Simulace RS z√°chytu (4 b)
**Zad√°n√≠:** Pro dan√© hodnoty vstup≈Ø A, B, C, D v ƒçasech t0‚Äìt4 urƒçete v√Ωstupy X a Y.

**Vstupn√≠ posloupnost:**
```
A = 0 | 1 | 1 | 1 | 1
B = 0 | 0 | 1 | 0 | 0
C = 0 | 0 | 1 | 1 | 0
D = 1 | 1 | 0 | 0 | 1
    t0  t1  t2  t3  t4
```

---

## √öloha 4 ‚Äì Shannon≈Øv rozklad (8 b)
**Zad√°n√≠:** Rozlo≈æte $X=f(A,B,C,D,X)$ z √ölohy 3 do tvaru:
$$X = (\overline{X} \land f_0(A,B,C,D)) \lor (X \land f_1(A,B,C,D))$$

---

## √öloha 5 ‚Äì Definice automatu Moore/Mealy (4 b)
**Zad√°n√≠:** Dopl≈àte definici.

$M = < X, S, Z, \omega, \delta, s_0\in S >$

**≈òe≈°en√≠:**
- **X**: koneƒçn√° vstupn√≠ abeceda
- **S**: koneƒçn√° mno≈æina stav≈Ø
- **Z**: koneƒçn√° v√Ωstupn√≠ abeceda
- **Œ¥**: p≈ôechodov√° funkce
  - Moore: $S \times X \to S$
  - Mealy: $S \times X \to S$
- **œâ**: v√Ωstupn√≠ funkce
  - Moore: $S \to Z$
  - Mealy: $S \times X \to Z$
- **s‚ÇÄ**: poƒç√°teƒçn√≠ stav

---

## √öloha 6 ‚Äì N√°vrh RS z√°chytu (8 b)
**Zad√°n√≠:** Nakreslete RS z√°chyt pomoc√≠ hradel NOR i NAND a dopl≈àte pravdivostn√≠ tabulky.

### Pravdivostn√≠ tabulka (NOR)
| S | R | Q | QN |
|---|---|---|---|
| 0 | 0 | dr≈æ | dr≈æ |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

### Pravdivostn√≠ tabulka (NAND)
| S | R | Q | QN |
|---|---|---|---|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | dr≈æ | dr≈æ |

---

## √öloha 7 ‚Äì Anal√Ωza VHDL k√≥du (10 b)
**Zad√°n√≠:** Analyzujte k√≥d a nakreslete sch√©ma.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity xxx is port (a, b : in std_logic; q : out std_logic); end entity;
architecture rtl of xxx is 
begin 
  process(a,b) 
    variable z:std_logic_vector(0 to 3);
  begin 
    if rising_edge(b) then 
      if a= '0' then 
        z:="0001"; 
      else 
        z:=z(1 to 3) & z(0); 
      end if; 
    end if; 
    q<=z(3);
  end process; 
end rtl;
```

**Funkƒçn√≠ anal√Ωza:**
- Spou≈°tƒõn√≠ na n√°bƒõ≈ænou hranu `b`
- P≈ôi `a='0'` se nastav√≠ na "0001"
- P≈ôi `a='1'` prob√≠h√° cyklick√Ω posuv doleva
- V√Ωstup je `z(3)`
- **N√°zev: kruhov√Ω posuvn√Ω registr se synchronn√≠m resetem**

---

## √öloha 8 ‚Äì Popis obvodu ve VHDL (10 b)
**Zad√°n√≠:** Popi≈°te dan√© sch√©ma ve VHDL.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity Test2 is 
  port(ACLRN, CLK, X : in std_logic;
       Q, Q2 : out std_logic);
end entity;
architecture rtl of Test2 is
  signal q_int : std_logic;
begin
  process(ACLRN, CLK)
  begin
    if ACLRN = '0' then
      q_int <= '0';
    elsif rising_edge(CLK) then
      q_int <= X;
    end if;
  end process;
  Q <= q_int;
  Q2 <= not q_int;
end architecture rtl;
```

---

## √öloha 9 ‚Äì Bonus: Gener√°tor "pilov√©ho" pr≈Øbƒõhu (10 b)
**Zad√°n√≠:** Implementujte 3bitov√Ω synchronn√≠ ƒç√≠taƒç: 0,1,2,3,4,5,6,7,6,5,4,3,2,1,0,1,...

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity pila is 
  port (clk : in std_logic; 
        q: out std_logic_vector(2 downto 0));
end entity;
architecture rtl of pila is
  signal cnt : unsigned(2 downto 0) := "000";
  signal dir : std_logic := '1';
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if dir = '1' then
        if cnt = 7 then
          dir <= '0';
          cnt <= "110";
        else
          cnt <= cnt + 1;
        end if;
      else
        if cnt = 0 then
          dir <= '1';
          cnt <= "001";
        else
          cnt <= cnt - 1;
        end if;
      end if;
    end if;
  end process;
  q <= std_logic_vector(cnt);
end architecture;
```

---

## Shrnut√≠ t√©mat

### Hlavn√≠ okruhy
1. Ekvivalentn√≠ logick√© funkce
2. Aritmetika 12bitov√© sƒç√≠taƒçky
3. Simulace RS z√°chytu (4 vstupy)
4. Shannon≈Øv rozklad
5. **Definice automatu Moore/Mealy**
6. N√°vrh RS z√°chytu (NOR i NAND)
7. Anal√Ωza VHDL k√≥du (posuvn√Ω registr)
8. Popis obvodu ve VHDL
9. Gener√°tor pilov√©ho pr≈Øbƒõhu
