0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/carl/fpga/project_6/project_6.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sim_1/new/topDesign_sim.v,1606659930,verilog,,,,topDesign_sim,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider.v,1606274275,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider1Hz.v,,divider,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider1Hz.v,1606274029,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/hexseg8.v,,divider1Hz,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/hexseg8.v,1606654919,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/singledisplay.v,,hexseg8,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/singledisplay.v,1606275249,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/state0_init.v,,singleDisplay,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/state0_init.v,1606651996,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v,,state0_init,,,,,,,,
C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v,1606660490,verilog,,C:/Users/carl/fpga/project_6/project_6.srcs/sim_1/new/topDesign_sim.v,,topDesign,,,,,,,,
