

================================================================
== Vivado HLS Report for 'pooling'
================================================================
* Date:           Thu Jan 19 10:47:48 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cnn_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.483|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+----------+---------------+-----------+-----------+---------+----------+
        |                             |     Latency    |   Iteration   |  Initiation Interval  |   Trip  |          |
        |          Loop Name          | min |    max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+-----+----------+---------------+-----------+-----------+---------+----------+
        |- Loop 1                     |    ?|         ?|              ?|          -|          -|        ?|    no    |
        | + Loop 1.1                  |    ?|         ?|              ?|          -|          -|        ?|    no    |
        |  ++ Loop 1.1.1              |    ?|         ?| 46 ~ 33878850 |          -|          -|        ?|    no    |
        |   +++ Loop 1.1.1.1          |    0|  33878790|   3 ~ 132858  |          -|          -| 0 ~ 255 |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|    132855|    11 ~ 521   |          -|          -| 0 ~ 255 |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|       510|              2|          -|          -| 0 ~ 255 |    no    |
        +-----------------------------+-----+----------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (tmp_2)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (!exitcond1)
	23  / (exitcond1)
44 --> 
	45  / (!exitcond)
	24  / (exitcond)
45 --> 
	46  / (!exitcond2)
	73  / (exitcond2 & !mode_V_read)
	87  / (exitcond2 & mode_V_read)
46 --> 
	47  / true
47 --> 
	48  / (!exitcond3)
	45  / (exitcond3)
48 --> 
	49  / (!mode_V_read)
	63  / (mode_V_read)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	72  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / (!exitcond4)
	72  / (exitcond4)
71 --> 
	70  / true
72 --> 
	47  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	44  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.79>
ST_1 : Operation 131 [1/1] (1.00ns)   --->   "%feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)"   --->   Operation 131 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [1/1] (1.00ns)   --->   "%feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)"   --->   Operation 132 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 133 [1/1] (1.00ns)   --->   "%mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)"   --->   Operation 133 'read' 'mode_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 134 [1/1] (1.00ns)   --->   "%Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)"   --->   Operation 134 'read' 'Sy_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)"   --->   Operation 135 'read' 'Sx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%Sc_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sc_V)"   --->   Operation 136 'read' 'Sc_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Operation 137 'read' 'Ky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Operation 138 'read' 'Kx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Operation 139 'read' 'Win_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Operation 140 'read' 'Hin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Operation 141 'read' 'CHin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)"   --->   Operation 142 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)"   --->   Operation 143 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %Hin_V_read to i17" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 144 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %Ky_V_read to i17" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 145 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 146 'sub' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_tr = sext i17 %ret_V to i18" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 147 'sext' 'tmp_tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1_tr = zext i8 %Sy_V_read to i18" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 148 'zext' 'tmp_1_tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [22/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 149 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i16 %Win_V_read to i17" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 150 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %Kx_V_read to i17" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 151 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (2.07ns)   --->   "%ret_V_1 = sub i17 %lhs_V_1, %rhs_V_1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 152 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_6_tr = sext i17 %ret_V_1 to i18" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 153 'sext' 'tmp_6_tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_7_tr = zext i8 %Sx_V_read to i18" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 154 'zext' 'tmp_7_tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [22/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 155 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 156 [21/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 156 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [21/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 157 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.71>
ST_3 : Operation 158 [20/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 158 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [20/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 159 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 160 [19/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 160 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [19/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 161 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.71>
ST_5 : Operation 162 [18/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 162 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [18/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 163 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 164 [17/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 164 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [17/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 165 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.71>
ST_7 : Operation 166 [16/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 166 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [16/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 167 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.71>
ST_8 : Operation 168 [15/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 168 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [15/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 169 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.71>
ST_9 : Operation 170 [14/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 170 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [14/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 171 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.71>
ST_10 : Operation 172 [13/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 172 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [13/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 173 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.71>
ST_11 : Operation 174 [12/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 174 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [12/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 175 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.71>
ST_12 : Operation 176 [11/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 176 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [11/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 177 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.71>
ST_13 : Operation 178 [10/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 178 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [10/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 179 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.71>
ST_14 : Operation 180 [9/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 180 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [9/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 181 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.71>
ST_15 : Operation 182 [8/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 182 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [8/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 183 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.17>
ST_16 : Operation 184 [7/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 184 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [7/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 185 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i8 %Ky_V_read to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38]   --->   Operation 186 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i8 %Kx_V_read to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39]   --->   Operation 187 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (4.17ns)   --->   "%ret_V_2 = mul i16 %lhs_V_2, %rhs_V_2" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 188 'mul' 'ret_V_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 189 [6/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 189 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [6/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 190 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_12 = zext i16 %ret_V_2 to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 191 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [6/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 192 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 193 [5/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 193 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [5/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 194 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [5/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 195 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 196 [4/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 196 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [4/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 197 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [4/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 198 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 199 [3/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 199 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [3/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 200 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [3/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 201 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 202 [2/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 202 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [2/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 203 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [2/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 204 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i30 %tmp_3 to i50"   --->   Operation 205 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i30 %tmp_4 to i50"   --->   Operation 206 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !202"   --->   Operation 207 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !207"   --->   Operation 208 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !213"   --->   Operation 209 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !217"   --->   Operation 210 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !221"   --->   Operation 211 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !225"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sc_V), !map !229"   --->   Operation 213 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !233"   --->   Operation 214 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !237"   --->   Operation 215 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !241"   --->   Operation 216 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @pooling_str) nounwind"   --->   Operation 217 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:7]   --->   Operation 218 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:8]   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sc_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:9]   --->   Operation 220 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:10]   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:11]   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:12]   --->   Operation 223 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:13]   --->   Operation 224 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:14]   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:15]   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str49, [1 x i8]* @p_str16, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:16]   --->   Operation 227 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i64 4294967295, [5 x i8]* @p_str38, [6 x i8]* @p_str49, [1 x i8]* @p_str16, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:17]   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str49, [1 x i8]* @p_str16, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:17]   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:18]   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/22] (3.71ns)   --->   "%tmp = sdiv i18 %tmp_tr, %tmp_1_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 231 'sdiv' 'tmp' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/22] (3.71ns)   --->   "%tmp_1 = sdiv i18 %tmp_6_tr, %tmp_7_tr" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 232 'sdiv' 'tmp_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i18 %tmp_1 to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:22]   --->   Operation 233 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (2.07ns)   --->   "%tmp_s = add i16 1, %tmp_9" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 234 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i18 %tmp to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21]   --->   Operation 235 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (2.07ns)   --->   "%tmp_5 = add i16 1, %tmp_10" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 236 'add' 'tmp_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i16 %CHin_V_read to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 237 'zext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.69ns)   --->   "%sum = select i1 %mode_V_read, float 0xC2A2309CE0000000, float 0.000000e+00" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:31]   --->   Operation 238 'select' 'sum' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i16 %Win_V_read to i48" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 239 'zext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %Sc_V_read to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 240 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %Sc_V_read to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 241 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/6] (6.41ns)   --->   "%tmp_8 = uitofp i32 %tmp_12 to float" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 242 'uitofp' 'tmp_8' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (1.76ns)   --->   "br label %1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 243 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 22> <Delay = 2.47>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i32 [ 0, %0 ], [ %c, %6 ]"   --->   Operation 244 'phi' 'i_op_assign_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %i_op_assign_s, %rhs_V_3" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 245 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader1424.preheader, label %7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = sext i32 %i_op_assign_s to i49" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:25]   --->   Operation 247 'sext' 'rhs_V_8_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (1.76ns)   --->   "br label %.preheader1424" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:25]   --->   Operation 248 'br' <Predicate = (tmp_2)> <Delay = 1.76>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:54]   --->   Operation 249 'ret' <Predicate = (!tmp_2)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %.preheader1424.preheader ], [ %i, %.preheader1424.loopexit ]"   --->   Operation 250 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [20/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 251 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_1, %tmp_5" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:25]   --->   Operation 252 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [1/1] (2.07ns)   --->   "%i = add i16 %i_op_assign_1, 1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:25]   --->   Operation 253 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 254 [19/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 254 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 255 [18/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 255 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.64>
ST_27 : Operation 256 [17/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 256 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 257 [16/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 257 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 258 [15/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 258 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 259 [14/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 259 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.64>
ST_31 : Operation 260 [13/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 260 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.64>
ST_32 : Operation 261 [12/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 261 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.64>
ST_33 : Operation 262 [11/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 262 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.64>
ST_34 : Operation 263 [10/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 263 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 264 [9/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 264 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.64>
ST_36 : Operation 265 [8/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 265 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.64>
ST_37 : Operation 266 [7/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 266 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.64>
ST_38 : Operation 267 [6/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 267 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.64>
ST_39 : Operation 268 [5/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 268 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.64>
ST_40 : Operation 269 [4/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 269 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.64>
ST_41 : Operation 270 [3/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 270 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.64>
ST_42 : Operation 271 [2/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 271 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.20>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i16 [ 0, %.preheader1424.preheader ], [ %next_mul2, %.preheader1424.loopexit ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38]   --->   Operation 272 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%ret_V_4 = phi i32 [ 0, %.preheader1424.preheader ], [ %next_mul1, %.preheader1424.loopexit ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 273 'phi' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 274 [1/20] (3.64ns)   --->   "%ret_V_3 = udiv i16 %CHin_V_read, %tmp_6" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 274 'udiv' 'ret_V_3' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "%ci_head = zext i16 %ret_V_3 to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 275 'zext' 'ci_head' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 276 [1/1] (2.55ns)   --->   "%next_mul1 = add i32 %ret_V_4, %ci_head" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 276 'add' 'next_mul1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 277 [1/1] (2.07ns)   --->   "%next_mul2 = add i16 %phi_mul1, %rhs_V_2" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38]   --->   Operation 277 'add' 'next_mul2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %.preheader1423.preheader" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:25]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 279 [1/1] (1.76ns)   --->   "br label %.preheader1423"   --->   Operation 279 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_43 : Operation 280 [1/1] (2.55ns)   --->   "%c = add i32 %tmp_7, %i_op_assign_s" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 280 'add' 'c' <Predicate = (exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "br label %1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24]   --->   Operation 281 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.55>
ST_44 : Operation 282 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i16 [ %j, %._crit_edge1428 ], [ 0, %.preheader1423.preheader ]"   --->   Operation 282 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 283 [1/1] (0.00ns)   --->   "%ret_V_6 = phi i32 [ %next_mul, %._crit_edge1428 ], [ 0, %.preheader1423.preheader ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 283 'phi' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i16 [ %next_mul9, %._crit_edge1428 ], [ 0, %.preheader1423.preheader ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39]   --->   Operation 284 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (2.07ns)   --->   "%next_mul9 = add i16 %phi_mul8, %lhs_V_2" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39]   --->   Operation 285 'add' 'next_mul9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (2.55ns)   --->   "%next_mul = add i32 %ret_V_6, %ci_head" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 286 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 287 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_2, %tmp_s" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:27]   --->   Operation 287 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 288 [1/1] (2.07ns)   --->   "%j = add i16 %i_op_assign_2, 1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:27]   --->   Operation 288 'add' 'j' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1424.loopexit, label %.preheader30.preheader" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:27]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 290 [1/1] (1.76ns)   --->   "br label %.preheader30" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:35]   --->   Operation 290 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader1424"   --->   Operation 291 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.45>
ST_45 : Operation 292 [1/1] (0.00ns)   --->   "%i_op_assign = phi float [ %sum_2, %.preheader30.loopexit ], [ %sum, %.preheader30.preheader ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 292 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 293 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i8 [ %ii, %.preheader30.loopexit ], [ 0, %.preheader30.preheader ]"   --->   Operation 293 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 294 [1/1] (1.55ns)   --->   "%exitcond2 = icmp eq i8 %i_op_assign_3, %Ky_V_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:35]   --->   Operation 294 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 295 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 295 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (1.91ns)   --->   "%ii = add i8 %i_op_assign_3, 1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:35]   --->   Operation 296 'add' 'ii' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader1422.preheader" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:35]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %i_op_assign_3 to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38]   --->   Operation 298 'zext' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_45 : Operation 299 [1/1] (2.07ns)   --->   "%h_V = add i16 %tmp_11, %phi_mul1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38]   --->   Operation 299 'add' 'h_V' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i16 %h_V to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 300 'zext' 'lhs_V_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_8 = mul i32 %lhs_V_3, %rhs_V_3" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 301 'mul' 'ret_V_8' <Predicate = (!exitcond2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 302 [1/1] (1.76ns)   --->   "br i1 %mode_V_read, label %._crit_edge1428, label %5" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:49]   --->   Operation 302 'br' <Predicate = (exitcond2)> <Delay = 1.76>
ST_45 : Operation 303 [16/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 303 'fdiv' 'sum_1' <Predicate = (exitcond2 & !mode_V_read)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.51>
ST_46 : Operation 304 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i32 %ret_V_8 to i48" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 304 'zext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 305 [1/1] (8.51ns)   --->   "%ret_V_9 = mul i48 %lhs_V_4, %rhs_V_4" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 305 'mul' 'ret_V_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 306 [1/1] (1.76ns)   --->   "br label %.preheader1422" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:36]   --->   Operation 306 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 46> <Delay = 9.48>
ST_47 : Operation 307 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %i_op_assign, %.preheader1422.preheader ], [ %sum_2_be, %.preheader1422.backedge ]" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:31]   --->   Operation 307 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 308 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i8 [ 0, %.preheader1422.preheader ], [ %jj, %.preheader1422.backedge ]"   --->   Operation 308 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 309 [1/1] (1.55ns)   --->   "%exitcond3 = icmp eq i8 %i_op_assign_4, %Kx_V_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:36]   --->   Operation 309 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 310 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 310 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 311 [1/1] (1.91ns)   --->   "%jj = add i8 %i_op_assign_4, 1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:36]   --->   Operation 311 'add' 'jj' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader30.loopexit, label %2" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:36]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %i_op_assign_4 to i16" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39]   --->   Operation 313 'zext' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_47 : Operation 314 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%w_V = add i16 %phi_mul8, %tmp_14" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39]   --->   Operation 314 'add' 'w_V' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 315 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%lhs_V_5 = zext i16 %w_V to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 315 'zext' 'lhs_V_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_47 : Operation 316 [1/1] (3.36ns) (grouped into DSP with root node ret_V_10)   --->   "%ret_V_12 = mul i32 %rhs_V_3, %lhs_V_5" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 316 'mul' 'ret_V_12' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 317 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%rhs_V_7_cast = zext i32 %ret_V_12 to i48" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 317 'zext' 'rhs_V_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_47 : Operation 318 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_10 = add i48 %rhs_V_7_cast, %ret_V_9" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 318 'add' 'ret_V_10' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%ret_V_10_cast = zext i48 %ret_V_10 to i49" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 319 'zext' 'ret_V_10_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_47 : Operation 320 [1/1] (3.10ns)   --->   "%ret_V_11 = add i49 %rhs_V_8_cast, %ret_V_10_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 320 'add' 'ret_V_11' <Predicate = (!exitcond3)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader30"   --->   Operation 321 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 3.13>
ST_48 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i49 %ret_V_11 to i50" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 322 'sext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 323 [1/1] (3.13ns)   --->   "%feature_in2_sum = add i50 %tmp_17_cast, %tmp_16_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 323 'add' 'feature_in2_sum' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 324 [1/1] (0.00ns)   --->   "%feature_in2_sum_cast = sext i50 %feature_in2_sum to i64" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 324 'sext' 'feature_in2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 325 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 325 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %mode_V_read, label %.preheader.preheader, label %3" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:41]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 327 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 327 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 328 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 328 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 329 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 329 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 330 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 330 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 331 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 331 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 332 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 332 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 333 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 333 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 334 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 334 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 335 [5/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %gmem_addr_1_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 335 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 336 [4/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %gmem_addr_1_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 336 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 337 [3/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %gmem_addr_1_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 337 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 338 [2/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %gmem_addr_1_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 338 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 339 [1/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_2, %gmem_addr_1_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 339 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.76>
ST_62 : Operation 340 [1/1] (1.76ns)   --->   "br label %.preheader1422.backedge" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42]   --->   Operation 340 'br' <Predicate = true> <Delay = 1.76>

State 63 <SV = 48> <Delay = 8.75>
ST_63 : Operation 341 [7/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 341 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 49> <Delay = 8.75>
ST_64 : Operation 342 [6/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 342 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 50> <Delay = 8.75>
ST_65 : Operation 343 [5/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 343 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 51> <Delay = 8.75>
ST_66 : Operation 344 [4/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 344 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 52> <Delay = 8.75>
ST_67 : Operation 345 [3/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 345 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 53> <Delay = 8.75>
ST_68 : Operation 346 [2/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 346 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 54> <Delay = 8.75>
ST_69 : Operation 347 [1/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 %tmp_7)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 347 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 348 [1/1] (1.76ns)   --->   "br label %.preheader" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:44]   --->   Operation 348 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 55> <Delay = 8.75>
ST_70 : Operation 349 [1/1] (0.00ns)   --->   "%sum_3 = phi float [ %sum_6, %._crit_edge ], [ %sum_2, %.preheader.preheader ]"   --->   Operation 349 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 350 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i8 [ %s, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 350 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 351 [1/1] (1.55ns)   --->   "%exitcond4 = icmp eq i8 %i_op_assign_5, %Sc_V_read" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:44]   --->   Operation 351 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 352 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 352 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 353 [1/1] (1.91ns)   --->   "%s = add i8 %i_op_assign_5, 1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:44]   --->   Operation 353 'add' 's' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 354 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1422.loopexit, label %._crit_edge" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:44]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 355 [1/1] (8.75ns)   --->   "%gmem_addr_1_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 355 'read' 'gmem_addr_1_read_1' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 356 [1/1] (1.76ns)   --->   "br label %.preheader1422.backedge"   --->   Operation 356 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 71 <SV = 56> <Delay = 8.46>
ST_71 : Operation 357 [1/1] (0.00ns)   --->   "%sum_3_to_int = bitcast float %sum_3 to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 357 'bitcast' 'sum_3_to_int' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 358 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %sum_3_to_int to i23" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 359 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%feature_in_load_1_to = bitcast float %gmem_addr_1_read_1 to i32" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 360 'bitcast' 'feature_in_load_1_to' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to, i32 23, i32 30)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 361 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %feature_in_load_1_to to i23" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 362 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_16, -1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 363 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 364 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_17, 0" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 364 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_20 = or i1 %notrhs, %notlhs" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 365 'or' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 366 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_18, -1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 366 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 367 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_19, 0" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 367 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_21 = or i1 %notrhs9, %notlhs8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 368 'or' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 369 'and' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 370 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ogt float %sum_3, %gmem_addr_1_read_1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 370 'fcmp' 'tmp_23' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_24 = and i1 %tmp_22, %tmp_23" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 371 'and' 'tmp_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 372 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_6 = select i1 %tmp_24, float %sum_3, float %gmem_addr_1_read_1" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46]   --->   Operation 372 'select' 'sum_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 373 [1/1] (0.00ns)   --->   "br label %.preheader" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:44]   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 62> <Delay = 0.00>
ST_72 : Operation 374 [1/1] (0.00ns)   --->   "%sum_2_be = phi float [ %sum_4, %3 ], [ %sum_3, %.preheader1422.loopexit ]"   --->   Operation 374 'phi' 'sum_2_be' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 375 [1/1] (0.00ns)   --->   "br label %.preheader1422"   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 45> <Delay = 6.07>
ST_73 : Operation 376 [15/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 376 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 46> <Delay = 6.07>
ST_74 : Operation 377 [14/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 377 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 47> <Delay = 6.07>
ST_75 : Operation 378 [13/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 378 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 48> <Delay = 6.07>
ST_76 : Operation 379 [12/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 379 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 49> <Delay = 6.07>
ST_77 : Operation 380 [11/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 380 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 50> <Delay = 6.07>
ST_78 : Operation 381 [10/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 381 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 51> <Delay = 6.07>
ST_79 : Operation 382 [9/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 382 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 52> <Delay = 6.07>
ST_80 : Operation 383 [8/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 383 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 53> <Delay = 6.07>
ST_81 : Operation 384 [7/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 384 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 54> <Delay = 6.07>
ST_82 : Operation 385 [6/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 385 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 55> <Delay = 6.07>
ST_83 : Operation 386 [5/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 386 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 56> <Delay = 6.07>
ST_84 : Operation 387 [4/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 387 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 57> <Delay = 6.07>
ST_85 : Operation 388 [3/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 388 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 58> <Delay = 6.07>
ST_86 : Operation 389 [2/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 389 'fdiv' 'sum_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 59> <Delay = 8.51>
ST_87 : Operation 390 [1/16] (6.07ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_8" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 390 'fdiv' 'sum_1' <Predicate = (!mode_V_read)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 391 [1/1] (1.76ns)   --->   "br label %._crit_edge1428" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50]   --->   Operation 391 'br' <Predicate = (!mode_V_read)> <Delay = 1.76>
ST_87 : Operation 392 [1/1] (0.00ns)   --->   "%ret_V_4_cast = zext i32 %ret_V_4 to i48" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 392 'zext' 'ret_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 393 [1/1] (8.51ns)   --->   "%ret_V_5 = mul i48 %rhs_V_4, %ret_V_4_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 393 'mul' 'ret_V_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 394 [36/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 394 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 60> <Delay = 4.13>
ST_88 : Operation 395 [1/1] (0.00ns)   --->   "%sum_5 = phi float [ %sum_1, %5 ], [ %i_op_assign, %4 ]"   --->   Operation 395 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 396 [35/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 396 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 61> <Delay = 4.13>
ST_89 : Operation 397 [34/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 397 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 62> <Delay = 4.13>
ST_90 : Operation 398 [33/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 398 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 63> <Delay = 4.13>
ST_91 : Operation 399 [32/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 399 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 64> <Delay = 4.13>
ST_92 : Operation 400 [31/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 400 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 65> <Delay = 4.13>
ST_93 : Operation 401 [30/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 401 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 66> <Delay = 4.13>
ST_94 : Operation 402 [29/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 402 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 67> <Delay = 4.13>
ST_95 : Operation 403 [28/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 403 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 68> <Delay = 4.13>
ST_96 : Operation 404 [27/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 404 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 69> <Delay = 4.13>
ST_97 : Operation 405 [26/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 405 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 70> <Delay = 4.13>
ST_98 : Operation 406 [25/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 406 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 71> <Delay = 4.13>
ST_99 : Operation 407 [24/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 407 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 72> <Delay = 4.13>
ST_100 : Operation 408 [23/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 408 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 73> <Delay = 4.13>
ST_101 : Operation 409 [22/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 409 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 74> <Delay = 4.13>
ST_102 : Operation 410 [21/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 410 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 75> <Delay = 4.13>
ST_103 : Operation 411 [20/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 411 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 76> <Delay = 4.13>
ST_104 : Operation 412 [19/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 412 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 77> <Delay = 4.13>
ST_105 : Operation 413 [18/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 413 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 78> <Delay = 4.13>
ST_106 : Operation 414 [17/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 414 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 79> <Delay = 4.13>
ST_107 : Operation 415 [16/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 415 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 80> <Delay = 4.13>
ST_108 : Operation 416 [15/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 416 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 81> <Delay = 4.13>
ST_109 : Operation 417 [14/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 417 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 82> <Delay = 4.13>
ST_110 : Operation 418 [13/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 418 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 83> <Delay = 4.13>
ST_111 : Operation 419 [12/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 419 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 84> <Delay = 4.13>
ST_112 : Operation 420 [11/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 420 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 85> <Delay = 4.13>
ST_113 : Operation 421 [10/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 421 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 86> <Delay = 4.13>
ST_114 : Operation 422 [9/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 422 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 87> <Delay = 4.13>
ST_115 : Operation 423 [8/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 423 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 88> <Delay = 4.13>
ST_116 : Operation 424 [7/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 424 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 89> <Delay = 4.13>
ST_117 : Operation 425 [6/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 425 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 90> <Delay = 4.13>
ST_118 : Operation 426 [5/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 426 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 91> <Delay = 4.13>
ST_119 : Operation 427 [4/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 427 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 92> <Delay = 4.13>
ST_120 : Operation 428 [3/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 428 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 93> <Delay = 4.13>
ST_121 : Operation 429 [2/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 429 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 94> <Delay = 6.68>
ST_122 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i32 %ret_V_6 to i33" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 430 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 431 [1/36] (4.13ns)   --->   "%ret_V_7 = sdiv i32 %i_op_assign_s, %tmp_7" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 431 'sdiv' 'ret_V_7' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 9> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %ret_V_7 to i9" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 432 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i9 %tmp_15 to i33" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 433 'sext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 434 [1/1] (2.55ns)   --->   "%tmp1 = add i33 %tmp_20_cast, %tmp_18_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 434 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 95> <Delay = 6.23>
ST_123 : Operation 435 [1/1] (0.00ns)   --->   "%ret_V_5_cast = zext i48 %ret_V_5 to i49" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 435 'zext' 'ret_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 436 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i33 %tmp1 to i49" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 436 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 437 [1/1] (3.10ns)   --->   "%tmp_13 = add i49 %ret_V_5_cast, %tmp1_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 437 'add' 'tmp_13' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_22_cast_cast = sext i49 %tmp_13 to i50" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 438 'sext' 'tmp_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 439 [1/1] (3.13ns)   --->   "%feature_out4_sum = add i50 %tmp_15_cast, %tmp_22_cast_cast" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 439 'add' 'feature_out4_sum' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 440 [1/1] (0.00ns)   --->   "%feature_out4_sum_cas = sext i50 %feature_out4_sum to i64" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 440 'sext' 'feature_out4_sum_cas' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 441 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %feature_out4_sum_cas" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 441 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 124 <SV = 96> <Delay = 8.75>
ST_124 : Operation 442 [1/1] (8.75ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 442 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 97> <Delay = 8.75>
ST_125 : Operation 443 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 443 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 98> <Delay = 8.75>
ST_126 : Operation 444 [5/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 444 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 99> <Delay = 8.75>
ST_127 : Operation 445 [4/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 445 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 100> <Delay = 8.75>
ST_128 : Operation 446 [3/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 446 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 101> <Delay = 8.75>
ST_129 : Operation 447 [2/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 447 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 102> <Delay = 8.75>
ST_130 : Operation 448 [1/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51]   --->   Operation 448 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 449 [1/1] (0.00ns)   --->   "br label %.preheader1423" [../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:27]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.79ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [19]  (1 ns)
	'sub' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [54]  (2.08 ns)
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 2>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 3>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 4>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 5>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 6>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 7>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 8>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 10>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 14>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:21) [57]  (3.72 ns)

 <State 16>: 4.17ns
The critical path consists of the following:
	'mul' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [75]  (4.17 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_8', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [77]  (6.41 ns)

 <State 23>: 2.47ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24) [80]  (0 ns)
	'icmp' operation ('tmp_2', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:24) [81]  (2.47 ns)

 <State 24>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 25>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 26>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 27>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 28>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 29>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 30>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 31>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 32>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 33>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 34>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 35>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 36>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 37>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 38>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 39>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 40>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 41>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 42>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)

 <State 43>: 6.2ns
The critical path consists of the following:
	'udiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [90]  (3.65 ns)
	'add' operation ('next_mul1', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [92]  (2.55 ns)

 <State 44>: 2.55ns
The critical path consists of the following:
	'phi' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) with incoming values : ('next_mul', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [101]  (0 ns)
	'add' operation ('next_mul', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [104]  (2.55 ns)

 <State 45>: 8.46ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:35) [112]  (0 ns)
	'add' operation ('h.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:38) [119]  (2.08 ns)
	'mul' operation of DSP[121] ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [121]  (6.38 ns)

 <State 46>: 8.51ns
The critical path consists of the following:
	'mul' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [123]  (8.51 ns)

 <State 47>: 9.48ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:36) [127]  (0 ns)
	'add' operation of DSP[138] ('w.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:39) [134]  (0 ns)
	'mul' operation of DSP[138] ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [136]  (3.36 ns)
	'add' operation of DSP[138] ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [138]  (3.02 ns)
	'add' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [140]  (3.1 ns)

 <State 48>: 3.13ns
The critical path consists of the following:
	'add' operation ('feature_in2_sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [142]  (3.13 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [147]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [148]  (8.75 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [149]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [149]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [149]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [149]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) [149]  (7.26 ns)

 <State 62>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:31) ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:42) ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [183]  (1.77 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [152]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [162]  (8.75 ns)

 <State 71>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [176]  (6.79 ns)
	'and' operation ('tmp_24', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [177]  (0.978 ns)
	'select' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:46) [178]  (0.698 ns)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 85>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 86>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:50) [190]  (6.08 ns)

 <State 87>: 8.51ns
The critical path consists of the following:
	'mul' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [195]  (8.51 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 118>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 119>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 120>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 121>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)

 <State 122>: 6.69ns
The critical path consists of the following:
	'sdiv' operation ('ret.V', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [198]  (4.13 ns)
	'add' operation ('tmp1', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [201]  (2.55 ns)

 <State 123>: 6.23ns
The critical path consists of the following:
	'add' operation ('tmp_13', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [203]  (3.1 ns)
	'add' operation ('feature_out4_sum', ../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [205]  (3.13 ns)

 <State 124>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [208]  (8.75 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [209]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [210]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [210]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [210]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [210]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../../Fpga-accelerator-demos-main/Fpga-accelerator-demos-main/pooling.cpp:51) [210]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
