interface pattern_if(input clk, rst);
  logic data;
  logic out;
endinterface