INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 10:53:27 +0800 2021
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -default_interface 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_rtl -register_reset_num 
Execute       set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name virtex7 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 1.634 sec.
Execute         ap_family_info 
Execute         ap_family_info -name virtex7 -data info 
Execute         add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute           config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute           config_library_info -library virtex7_medium 
Execute           config_library_info -family virtex7 
Execute           config_library_info -part xc7v585t:-ffg1761:-2 
Execute           import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.117 sec.
Command         add_library done; 0.224 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.891 sec.
Execute       create_clock -period 75MHz 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz 
Execute         ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-1511] Skipping solution action command: csim_design
INFO: [HLS 200-1511] Skipping solution action command: csynth_design
INFO: [HLS 200-1511] Skipping solution action command: cosim_design
Command     ap_source done; 2.018 sec.
Execute     get_project 
Command   open_tcl_project done; 2.02 sec.
Execute   get_project -directory 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 10:53:56 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.157 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.988 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.283 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.343 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.575 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     add_library done; 0.224 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.286 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 219.279 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling example.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang example.cpp -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.err.log 
Command       ap_eval done; 0.725 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top example -name=example 
INFO-FLOW: Setting directive 'TOP' name=example 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/all.directive.json -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.121 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.err.log 
Command       ap_eval done; 0.675 sec.
WARNING: [HLS 207-5514] extra token before variable expression is ignored: example.cpp:20:36
WARNING: [HLS 207-5514] extra token before variable expression is ignored: example.cpp:21:36
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.014 seconds; current allocated memory: 220.642 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.g.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.62 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.623 sec.
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.008 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.012 sec.
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=example -mllvm -hls-db-dir -mllvm C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.lto.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.708 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:42:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:46:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:55:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:59:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:56:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:55:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:31:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:32:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:80:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:77:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:76:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:89:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:88:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:65:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'example(hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'example(hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:23:22)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.012 seconds; current allocated memory: 220.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 220.970 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top example -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.0.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 222.424 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 222.186 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc to C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_2' automatically.
WARNING: [HLS 200-805] An internal stream 'data_channel1' (example.cpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:66) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_channel1' (example.cpp:31) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_channel1' (example.cpp:22) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:23) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'example' (example.cpp:18)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'proc_1' (example.cpp:29), detected/extracted 2 process function(s): 
	 'proc_1_1'
	 'proc_1_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'proc_2' (example.cpp:63), detected/extracted 2 process function(s): 
	 'proc_2_1'
	 'proc_2_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'example' (example.cpp:18), detected/extracted 2 process function(s): 
	 'proc_1'
	 'proc_2'.
Command         transform done; 0.602 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.169 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 243.080 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.2.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.331 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 293.457 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.898 sec.
Command     elaborate done; 9.217 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'example' ...
Execute       ap_set_top_model example 
Execute       get_model_list example -filter all-wo-channel -topdown 
Execute       preproc_iomode -model example 
Execute       preproc_iomode -model proc_2 
Execute       preproc_iomode -model proc_2_2 
Execute       preproc_iomode -model proc_2_1 
Execute       preproc_iomode -model proc_1 
Execute       preproc_iomode -model proc_1_2 
Execute       preproc_iomode -model proc_1_1 
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Model list for configure: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Configuring Module : proc_1_1 ...
Execute       set_default_model proc_1_1 
Execute       apply_spec_resource_limit proc_1_1 
INFO-FLOW: Configuring Module : proc_1_2 ...
Execute       set_default_model proc_1_2 
Execute       apply_spec_resource_limit proc_1_2 
INFO-FLOW: Configuring Module : proc_1 ...
Execute       set_default_model proc_1 
Execute       apply_spec_resource_limit proc_1 
INFO-FLOW: Configuring Module : proc_2_1 ...
Execute       set_default_model proc_2_1 
Execute       apply_spec_resource_limit proc_2_1 
INFO-FLOW: Configuring Module : proc_2_2 ...
Execute       set_default_model proc_2_2 
Execute       apply_spec_resource_limit proc_2_2 
INFO-FLOW: Configuring Module : proc_2 ...
Execute       set_default_model proc_2 
Execute       apply_spec_resource_limit proc_2 
INFO-FLOW: Configuring Module : example ...
Execute       set_default_model example 
Execute       apply_spec_resource_limit example 
INFO-FLOW: Model list for preprocess: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Preprocessing Module: proc_1_1 ...
Execute       set_default_model proc_1_1 
Execute       cdfg_preprocess -model proc_1_1 
Execute       rtl_gen_preprocess proc_1_1 
INFO-FLOW: Preprocessing Module: proc_1_2 ...
Execute       set_default_model proc_1_2 
Execute       cdfg_preprocess -model proc_1_2 
Execute       rtl_gen_preprocess proc_1_2 
INFO-FLOW: Preprocessing Module: proc_1 ...
Execute       set_default_model proc_1 
Execute       cdfg_preprocess -model proc_1 
Execute       rtl_gen_preprocess proc_1 
INFO-FLOW: Preprocessing Module: proc_2_1 ...
Execute       set_default_model proc_2_1 
Execute       cdfg_preprocess -model proc_2_1 
Execute       rtl_gen_preprocess proc_2_1 
INFO-FLOW: Preprocessing Module: proc_2_2 ...
Execute       set_default_model proc_2_2 
Execute       cdfg_preprocess -model proc_2_2 
Execute       rtl_gen_preprocess proc_2_2 
INFO-FLOW: Preprocessing Module: proc_2 ...
Execute       set_default_model proc_2 
Execute       cdfg_preprocess -model proc_2 
Execute       rtl_gen_preprocess proc_2 
INFO-FLOW: Preprocessing Module: example ...
Execute       set_default_model example 
Execute       cdfg_preprocess -model example 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for synthesis: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1_1 
Execute       schedule -model proc_1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 293.709 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1_1.
Execute       set_default_model proc_1_1 
Execute       bind -model proc_1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 293.876 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.bind.adb -f 
INFO-FLOW: Finish binding proc_1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1_2 
Execute       schedule -model proc_1_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 293.972 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1_2.
Execute       set_default_model proc_1_2 
Execute       bind -model proc_1_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 294.115 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.bind.adb -f 
INFO-FLOW: Finish binding proc_1_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1 
Execute       schedule -model proc_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 294.165 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1.
Execute       set_default_model proc_1 
Execute       bind -model proc_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 294.259 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.bind.adb -f 
INFO-FLOW: Finish binding proc_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2_1 
Execute       schedule -model proc_2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 294.354 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2_1.
Execute       set_default_model proc_2_1 
Execute       bind -model proc_2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 294.481 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.bind.adb -f 
INFO-FLOW: Finish binding proc_2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2_2 
Execute       schedule -model proc_2_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 294.548 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2_2.
Execute       set_default_model proc_2_2 
Execute       bind -model proc_2_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 294.637 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.bind.adb -f 
INFO-FLOW: Finish binding proc_2_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2 
Execute       schedule -model proc_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 294.688 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2.
Execute       set_default_model proc_2 
Execute       bind -model proc_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 294.782 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.bind.adb -f 
INFO-FLOW: Finish binding proc_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example 
Execute       schedule -model example 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 294.833 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.sched.adb -f 
INFO-FLOW: Finish scheduling example.
Execute       set_default_model example 
Execute       bind -model example 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 294.924 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.bind.adb -f 
INFO-FLOW: Finish binding example.
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess proc_1_1 
Execute       rtl_gen_preprocess proc_1_2 
Execute       rtl_gen_preprocess proc_1 
Execute       rtl_gen_preprocess proc_2_1 
Execute       rtl_gen_preprocess proc_2_2 
Execute       rtl_gen_preprocess proc_2 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for RTL generation: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 295.220 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1_1 
Execute       gen_rtl proc_1_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1_1 
Execute       syn_report -csynth -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.adb 
Execute       gen_tb_info proc_1_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 295.940 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1_2 
Execute       gen_rtl proc_1_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1_2 
Execute       syn_report -csynth -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.adb 
Execute       gen_tb_info proc_1_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 296.568 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1 
Execute       gen_rtl proc_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1 
Execute       syn_report -csynth -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.adb 
Execute       gen_tb_info proc_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 297.032 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2_1 
Execute       gen_rtl proc_2_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2_1 
Execute       syn_report -csynth -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.adb 
Execute       gen_tb_info proc_2_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 297.629 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2_2 
Execute       gen_rtl proc_2_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2_2 
Execute       syn_report -csynth -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.adb 
Execute       gen_tb_info proc_2_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 298.078 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2 
Execute       gen_rtl proc_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2 
Execute       syn_report -csynth -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.adb 
Execute       gen_tb_info proc_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example -top_prefix  -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 298.469 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example -istop -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example 
Execute       gen_rtl example -istop -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example 
Execute       syn_report -csynth -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/example_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/example_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.adb 
Execute       gen_tb_info example -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example 
Execute       export_constraint_db -f -tool general -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       syn_report -designview -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.design.xml 
Command       syn_report done; 0.119 sec.
Execute       syn_report -csynthDesign -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks example 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain example 
INFO-FLOW: Model list for RTL component generation: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Handling components in module [proc_1_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [proc_1_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
INFO-FLOW: Handling components in module [proc_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d2_S.
INFO-FLOW: Append model example_fifo_w32_d2_S
INFO-FLOW: Found component example_fifo_w32_d2_S.
INFO-FLOW: Append model example_fifo_w32_d2_S
INFO-FLOW: Found component example_start_for_proc_1_2_U0.
INFO-FLOW: Append model example_start_for_proc_1_2_U0
INFO-FLOW: Handling components in module [proc_2_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
INFO-FLOW: Handling components in module [proc_2_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
INFO-FLOW: Handling components in module [proc_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d2_S_x.
INFO-FLOW: Append model example_fifo_w32_d2_S_x
INFO-FLOW: Found component example_fifo_w32_d2_S_x.
INFO-FLOW: Append model example_fifo_w32_d2_S_x
INFO-FLOW: Found component example_start_for_proc_2_2_U0.
INFO-FLOW: Append model example_start_for_proc_2_2_U0
INFO-FLOW: Handling components in module [example] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d2_S_x0.
INFO-FLOW: Append model example_fifo_w32_d2_S_x0
INFO-FLOW: Found component example_fifo_w32_d2_S_x0.
INFO-FLOW: Append model example_fifo_w32_d2_S_x0
INFO-FLOW: Found component example_start_for_proc_2_U0.
INFO-FLOW: Append model example_start_for_proc_2_U0
INFO-FLOW: Append model proc_1_1
INFO-FLOW: Append model proc_1_2
INFO-FLOW: Append model proc_1
INFO-FLOW: Append model proc_2_1
INFO-FLOW: Append model proc_2_2
INFO-FLOW: Append model proc_2
INFO-FLOW: Append model example
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: example_fifo_w32_d2_S example_fifo_w32_d2_S example_start_for_proc_1_2_U0 example_fifo_w32_d2_S_x example_fifo_w32_d2_S_x example_start_for_proc_2_2_U0 example_fifo_w32_d2_S_x0 example_fifo_w32_d2_S_x0 example_start_for_proc_2_U0 proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: To file: write model example_fifo_w32_d2_S
INFO-FLOW: To file: write model example_fifo_w32_d2_S
INFO-FLOW: To file: write model example_start_for_proc_1_2_U0
INFO-FLOW: To file: write model example_fifo_w32_d2_S_x
INFO-FLOW: To file: write model example_fifo_w32_d2_S_x
INFO-FLOW: To file: write model example_start_for_proc_2_2_U0
INFO-FLOW: To file: write model example_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model example_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model example_start_for_proc_2_U0
INFO-FLOW: To file: write model proc_1_1
INFO-FLOW: To file: write model proc_1_2
INFO-FLOW: To file: write model proc_1
INFO-FLOW: To file: write model proc_2_1
INFO-FLOW: To file: write model proc_2_2
INFO-FLOW: To file: write model proc_2
INFO-FLOW: To file: write model example
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): example
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel2_U(example_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_1_2_U0_U(example_start_for_proc_1_2_U0)' using Shift Registers.
Command       ap_source done; 0.149 sec.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel2_U(example_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_2_2_U0_U(example_start_for_proc_2_2_U0)' using Shift Registers.
Command       ap_source done; 0.156 sec.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel2_U(example_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_2_U0_U(example_start_for_proc_2_U0)' using Shift Registers.
Command       ap_source done; 0.154 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=example xml_exists=0
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.255 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=6
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       sc_get_clocks example 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.71 seconds; current allocated memory: 305.513 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model example -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 153.68 MHz
Command     autosyn done; 8.03 sec.
Command   csynth_design done; 17.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 17.397 seconds; current allocated memory: 305.924 MB.
Command ap_source done; 20.304 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 10:54:50 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.702 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.236 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.01 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.225 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     add_library done; 0.191 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.244 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   cosim_design -enable_dataflow_profiling -enable_fifo_sizing 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling -enable_fifo_sizing 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example_test.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.603 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.539 sec.
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.112 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source fifo_sizing.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 215.601 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 225.826 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 225.946 seconds; current allocated memory: 225.760 MB.
Command ap_source done; 228.449 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 11:01:08 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.611 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       add_library done; 0.208 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.866 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.042 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     add_library done; 0.175 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.223 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   cosim_design -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example_test.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.585 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.528 sec.
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.105 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 2.937 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 13.035 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.147 seconds; current allocated memory: 225.065 MB.
Command ap_source done; error code: 1; 15.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 11:02:26 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.655 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       add_library done; 0.23 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.95 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.246 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.206 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 219.598 MB.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling example.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang example.cpp -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.cpp.err.log 
Command       ap_eval done; 0.583 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top example -name=example 
INFO-FLOW: Setting directive 'TOP' name=example 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/all.directive.json -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.104 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.example.pp.0.cpp.err.log 
Command       ap_eval done; 0.592 sec.
WARNING: [HLS 207-5514] extra token before variable expression is ignored: example.cpp:20:36
WARNING: [HLS 207-5514] extra token before variable expression is ignored: example.cpp:21:36
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 220.990 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.g.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.306 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.307 sec.
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.866 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=example -mllvm -hls-db-dir -mllvm C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.lto.bc > C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.634 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:46:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:50:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:47:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:59:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:63:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:60:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_1_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:59:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:35:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:82:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:86:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:83:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_1(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:82:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:94:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:95:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'proc_2_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:94:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'proc_2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:71:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'example(hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'example(hls::stream<int, 0>&, hls::stream<int, 0>&)' (example.cpp:24:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.346 seconds; current allocated memory: 221.649 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 221.649 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top example -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.0.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 223.103 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 222.867 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.g.1.bc to C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_1_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_2' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'proc_2_2' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'example' (example.cpp:18)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'proc_1' (example.cpp:31), detected/extracted 2 process function(s): 
	 'proc_1_1'
	 'proc_1_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'proc_2' (example.cpp:67), detected/extracted 2 process function(s): 
	 'proc_2_1'
	 'proc_2_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'example' (example.cpp:18), detected/extracted 2 process function(s): 
	 'proc_1'
	 'proc_2'.
Command         transform done; 0.441 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.147 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 243.762 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.2.bc -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.288 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 294.125 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.53 sec.
Command     elaborate done; 7.801 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'example' ...
Execute       ap_set_top_model example 
Execute       get_model_list example -filter all-wo-channel -topdown 
Execute       preproc_iomode -model example 
Execute       preproc_iomode -model proc_2 
Execute       preproc_iomode -model proc_2_2 
Execute       preproc_iomode -model proc_2_1 
Execute       preproc_iomode -model proc_1 
Execute       preproc_iomode -model proc_1_2 
Execute       preproc_iomode -model proc_1_1 
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Model list for configure: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Configuring Module : proc_1_1 ...
Execute       set_default_model proc_1_1 
Execute       apply_spec_resource_limit proc_1_1 
INFO-FLOW: Configuring Module : proc_1_2 ...
Execute       set_default_model proc_1_2 
Execute       apply_spec_resource_limit proc_1_2 
INFO-FLOW: Configuring Module : proc_1 ...
Execute       set_default_model proc_1 
Execute       apply_spec_resource_limit proc_1 
INFO-FLOW: Configuring Module : proc_2_1 ...
Execute       set_default_model proc_2_1 
Execute       apply_spec_resource_limit proc_2_1 
INFO-FLOW: Configuring Module : proc_2_2 ...
Execute       set_default_model proc_2_2 
Execute       apply_spec_resource_limit proc_2_2 
INFO-FLOW: Configuring Module : proc_2 ...
Execute       set_default_model proc_2 
Execute       apply_spec_resource_limit proc_2 
INFO-FLOW: Configuring Module : example ...
Execute       set_default_model example 
Execute       apply_spec_resource_limit example 
INFO-FLOW: Model list for preprocess: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Preprocessing Module: proc_1_1 ...
Execute       set_default_model proc_1_1 
Execute       cdfg_preprocess -model proc_1_1 
Execute       rtl_gen_preprocess proc_1_1 
INFO-FLOW: Preprocessing Module: proc_1_2 ...
Execute       set_default_model proc_1_2 
Execute       cdfg_preprocess -model proc_1_2 
Execute       rtl_gen_preprocess proc_1_2 
INFO-FLOW: Preprocessing Module: proc_1 ...
Execute       set_default_model proc_1 
Execute       cdfg_preprocess -model proc_1 
Execute       rtl_gen_preprocess proc_1 
INFO-FLOW: Preprocessing Module: proc_2_1 ...
Execute       set_default_model proc_2_1 
Execute       cdfg_preprocess -model proc_2_1 
Execute       rtl_gen_preprocess proc_2_1 
INFO-FLOW: Preprocessing Module: proc_2_2 ...
Execute       set_default_model proc_2_2 
Execute       cdfg_preprocess -model proc_2_2 
Execute       rtl_gen_preprocess proc_2_2 
INFO-FLOW: Preprocessing Module: proc_2 ...
Execute       set_default_model proc_2 
Execute       cdfg_preprocess -model proc_2 
Execute       rtl_gen_preprocess proc_2 
INFO-FLOW: Preprocessing Module: example ...
Execute       set_default_model example 
Execute       cdfg_preprocess -model example 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for synthesis: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1_1 
Execute       schedule -model proc_1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 294.377 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1_1.
Execute       set_default_model proc_1_1 
Execute       bind -model proc_1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 294.545 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.bind.adb -f 
INFO-FLOW: Finish binding proc_1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1_2 
Execute       schedule -model proc_1_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 294.656 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1_2.
Execute       set_default_model proc_1_2 
Execute       bind -model proc_1_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 294.800 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.bind.adb -f 
INFO-FLOW: Finish binding proc_1_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_1 
Execute       schedule -model proc_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO data_channel2 (from proc_1_1_U0 to proc_1_2_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 294.851 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_1.
Execute       set_default_model proc_1 
Execute       bind -model proc_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 294.975 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.bind.adb -f 
INFO-FLOW: Finish binding proc_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2_1 
Execute       schedule -model proc_2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 295.071 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2_1.
Execute       set_default_model proc_2_1 
Execute       bind -model proc_2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 295.199 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.bind.adb -f 
INFO-FLOW: Finish binding proc_2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2_2 
Execute       schedule -model proc_2_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 295.267 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2_2.
Execute       set_default_model proc_2_2 
Execute       bind -model proc_2_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 295.385 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.bind.adb -f 
INFO-FLOW: Finish binding proc_2_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model proc_2 
Execute       schedule -model proc_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO data_channel2 (from proc_2_1_U0 to proc_2_2_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 295.466 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.sched.adb -f 
INFO-FLOW: Finish scheduling proc_2.
Execute       set_default_model proc_2 
Execute       bind -model proc_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 295.561 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.bind.adb -f 
INFO-FLOW: Finish binding proc_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example 
Execute       schedule -model example 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO data_channel2 (from proc_1_U0 to proc_2_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 295.613 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.sched.adb -f 
INFO-FLOW: Finish scheduling example.
Execute       set_default_model example 
Execute       bind -model example 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 295.704 MB.
Execute       syn_report -verbosereport -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.bind.adb -f 
INFO-FLOW: Finish binding example.
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess proc_1_1 
Execute       rtl_gen_preprocess proc_1_2 
Execute       rtl_gen_preprocess proc_1 
Execute       rtl_gen_preprocess proc_2_1 
Execute       rtl_gen_preprocess proc_2_2 
Execute       rtl_gen_preprocess proc_2 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for RTL generation: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 296.062 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1_1 
Execute       gen_rtl proc_1_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1_1 
Execute       syn_report -csynth -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.adb 
Execute       gen_tb_info proc_1_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 296.829 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1_2 
Execute       gen_rtl proc_1_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1_2 
Execute       syn_report -csynth -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.adb 
Execute       gen_tb_info proc_1_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 297.564 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_1 
Execute       gen_rtl proc_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_1 
Execute       syn_report -csynth -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.adb 
Execute       gen_tb_info proc_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2_1 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 298.121 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2_1 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2_1 
Execute       gen_rtl proc_2_1 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2_1 
Execute       syn_report -csynth -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2_1 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2_1 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.adb 
Execute       gen_tb_info proc_2_1 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 298.723 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2_2 
Execute       gen_rtl proc_2_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2_2 
Execute       syn_report -csynth -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.adb 
Execute       gen_tb_info proc_2_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model proc_2 -top_prefix example_ -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d1_S' is changed to 'fifo_w32_d1_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'proc_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 299.279 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl proc_2 -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example_proc_2 
Execute       gen_rtl proc_2 -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example_proc_2 
Execute       syn_report -csynth -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/proc_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model proc_2 -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model proc_2 -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.adb 
Execute       gen_tb_info proc_2 -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example -top_prefix  -sub_prefix example_ -mg_file C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d1_S' is changed to 'fifo_w32_d1_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 299.734 MB.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example -istop -style xilinx -f -lang vhdl -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/vhdl/example 
Execute       gen_rtl example -istop -style xilinx -f -lang vlog -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/verilog/example 
Execute       syn_report -csynth -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/example_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/example_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example -f -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.adb 
Execute       gen_tb_info example -p C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example 
Execute       export_constraint_db -f -tool general -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       syn_report -designview -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.design.xml 
Command       syn_report done; 0.102 sec.
Execute       syn_report -csynthDesign -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model example -o C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks example 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain example 
INFO-FLOW: Model list for RTL component generation: proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: Handling components in module [proc_1_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [proc_1_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
INFO-FLOW: Handling components in module [proc_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d10_S.
INFO-FLOW: Append model example_fifo_w32_d10_S
INFO-FLOW: Found component example_fifo_w32_d1_S.
INFO-FLOW: Append model example_fifo_w32_d1_S
INFO-FLOW: Found component example_start_for_proc_1_2_U0.
INFO-FLOW: Append model example_start_for_proc_1_2_U0
INFO-FLOW: Handling components in module [proc_2_1] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
INFO-FLOW: Handling components in module [proc_2_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
INFO-FLOW: Handling components in module [proc_2] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d10_S_x.
INFO-FLOW: Append model example_fifo_w32_d10_S_x
INFO-FLOW: Found component example_fifo_w32_d1_S_x.
INFO-FLOW: Append model example_fifo_w32_d1_S_x
INFO-FLOW: Found component example_start_for_proc_2_2_U0.
INFO-FLOW: Append model example_start_for_proc_2_2_U0
INFO-FLOW: Handling components in module [example] ... 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO-FLOW: Found component example_fifo_w32_d10_S_x0.
INFO-FLOW: Append model example_fifo_w32_d10_S_x0
INFO-FLOW: Found component example_fifo_w32_d1_S_x0.
INFO-FLOW: Append model example_fifo_w32_d1_S_x0
INFO-FLOW: Found component example_start_for_proc_2_U0.
INFO-FLOW: Append model example_start_for_proc_2_U0
INFO-FLOW: Append model proc_1_1
INFO-FLOW: Append model proc_1_2
INFO-FLOW: Append model proc_1
INFO-FLOW: Append model proc_2_1
INFO-FLOW: Append model proc_2_2
INFO-FLOW: Append model proc_2
INFO-FLOW: Append model example
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: example_fifo_w32_d10_S example_fifo_w32_d1_S example_start_for_proc_1_2_U0 example_fifo_w32_d10_S_x example_fifo_w32_d1_S_x example_start_for_proc_2_2_U0 example_fifo_w32_d10_S_x0 example_fifo_w32_d1_S_x0 example_start_for_proc_2_U0 proc_1_1 proc_1_2 proc_1 proc_2_1 proc_2_2 proc_2 example
INFO-FLOW: To file: write model example_fifo_w32_d10_S
INFO-FLOW: To file: write model example_fifo_w32_d1_S
INFO-FLOW: To file: write model example_start_for_proc_1_2_U0
INFO-FLOW: To file: write model example_fifo_w32_d10_S_x
INFO-FLOW: To file: write model example_fifo_w32_d1_S_x
INFO-FLOW: To file: write model example_start_for_proc_2_2_U0
INFO-FLOW: To file: write model example_fifo_w32_d10_S_x0
INFO-FLOW: To file: write model example_fifo_w32_d1_S_x0
INFO-FLOW: To file: write model example_start_for_proc_2_U0
INFO-FLOW: To file: write model proc_1_1
INFO-FLOW: To file: write model proc_1_2
INFO-FLOW: To file: write model proc_1
INFO-FLOW: To file: write model proc_2_1
INFO-FLOW: To file: write model proc_2_2
INFO-FLOW: To file: write model proc_2
INFO-FLOW: To file: write model example
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): example
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_1_2_U0_U(example_start_for_proc_1_2_U0)' using Shift Registers.
Command       ap_source done; 0.111 sec.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d10_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_2_2_U0_U(example_start_for_proc_2_2_U0)' using Shift Registers.
Command       ap_source done; 0.109 sec.
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_channel1_U(example_fifo_w32_d10_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_proc_2_U0_U(example_start_for_proc_2_U0)' using Shift Registers.
Command       ap_source done; 0.109 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=example xml_exists=0
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.203 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.compgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=6
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_1.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/proc_2.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.constraint.tcl 
Execute       sc_get_clocks example 
Execute       source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.299 seconds; current allocated memory: 307.041 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model example -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 153.68 MHz
Command     autosyn done; 6.814 sec.
Command   csynth_design done; 14.628 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 14.754 seconds; current allocated memory: 307.504 MB.
Command ap_source done; 17.236 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 11:02:59 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.113 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.69 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.109 sec.
Command       add_library done; 0.21 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.944 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.149 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     add_library done; 0.172 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.219 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   cosim_design -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example_test.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.565 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.534 sec.
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.107 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 21.56 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 31.684 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 31.807 seconds; current allocated memory: 225.116 MB.
Command ap_source done; 34.203 sec.
Execute cleanup_all 
INFO: [HLS 200-10] Bringing up Vitis HLS GUI ... 
Execute   cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1 opened at Sat Oct 23 11:06:18 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.095 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.125 sec.
Command       add_library done; 0.261 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.424 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.659 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     add_library done; 0.22 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.292 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   source ./proj/solution1/directives.tcl 
Execute     set_directive_top -name example example 
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute   cosim_design -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example_test.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.657 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/example.cpp C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.634 sec.
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.109 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.627 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 32.276 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 32.396 seconds; current allocated memory: 225.216 MB.
Command ap_source done; 35.398 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1 opened at Sat Oct 23 12:14:19 +0800 2021
Execute     ap_set_clock -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.778 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_library_info -library virtex7_medium 
Execute         config_library_info -family virtex7 
Execute         config_library_info -part xc7v585t:-ffg1761:-2 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.126 sec.
Command       add_library done; 0.225 sec.
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.047 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.23 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       config_chip_info -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_library_info -library virtex7_medium 
Execute       config_library_info -family virtex7 
Execute       config_library_info -part xc7v585t:-ffg1761:-2 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.166 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.216 sec.
Execute   create_clock -period 75MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 75MHz -name default 
Execute   source ./proj/solution1/directives.tcl 
Execute     set_directive_top -name example example 
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO-FLOW: Setting directive 'TOP' name=example 
Execute   cosim_design -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: cosim_design -enable_dataflow_profiling 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/example_test.cpp C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.589 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/example.cpp C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/./sim/autowrap/testbench/example.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.529 sec.
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.109 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/.autopilot/db/example.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.274 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 30.624 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 30.743 seconds; current allocated memory: 225.196 MB.
Command ap_source done; 33.228 sec.
Execute cleanup_all 
