# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do IITB-CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/kogge_stone.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:03 on Nov 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/kogge_stone.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone
# -- Compiling architecture behav of kogge_stone
# End time: 18:37:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/kogge_stone_node.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:04 on Nov 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/kogge_stone_node.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone_node
# -- Compiling architecture struct of kogge_stone_node
# End time: 18:37:04 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/preprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:04 on Nov 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/preprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preprocessing
# -- Compiling architecture behav of preprocessing
# End time: 18:37:05 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/postprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:05 on Nov 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/postprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity postprocessing
# -- Compiling architecture behav of postprocessing
# End time: 18:37:05 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:06 on Nov 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pravm/OneDrive/Documents/ACADS/SEM3/EE224/EE224-Project/IITB_CPU_RISCV/Kogge_Stone_Adder_Subtractor/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behav of testbench
# End time: 18:37:06 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:37:06 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behav)
# Loading work.kogge_stone(behav)
# Loading work.preprocessing(behav)
# Loading work.kogge_stone_node(struct)
# Loading work.postprocessing(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
# Break key hit
# Simulation stop requested.
# End time: 18:38:38 on Nov 29,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 1
