TimeQuest Timing Analyzer report for testsuite
Wed Oct 23 13:27:39 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'SCI_SCLK'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'SCI_SCLK'
 21. Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Slow 1200mV 0C Model Fmax Summary
 65. Slow 1200mV 0C Model Setup Summary
 66. Slow 1200mV 0C Model Hold Summary
 67. Slow 1200mV 0C Model Recovery Summary
 68. Slow 1200mV 0C Model Removal Summary
 69. Slow 1200mV 0C Model Minimum Pulse Width Summary
 70. Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Setup: 'SCI_SCLK'
 73. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 76. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Hold: 'SCI_SCLK'
 78. Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 80. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Output Enable Times
 94. Minimum Output Enable Times
 95. Output Disable Times
 96. Minimum Output Disable Times
 97. MTBF Summary
 98. Synchronizer Summary
 99. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
121. Fast 1200mV 0C Model Setup Summary
122. Fast 1200mV 0C Model Hold Summary
123. Fast 1200mV 0C Model Recovery Summary
124. Fast 1200mV 0C Model Removal Summary
125. Fast 1200mV 0C Model Minimum Pulse Width Summary
126. Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
127. Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Setup: 'SCI_SCLK'
129. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
131. Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
132. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
133. Fast 1200mV 0C Model Hold: 'SCI_SCLK'
134. Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
135. Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
137. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
139. Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Output Enable Times
150. Minimum Output Enable Times
151. Output Disable Times
152. Minimum Output Disable Times
153. MTBF Summary
154. Synchronizer Summary
155. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
177. Multicorner Timing Analysis Summary
178. Setup Times
179. Hold Times
180. Clock to Output Times
181. Minimum Clock to Output Times
182. Board Trace Model Assignments
183. Input Transition Times
184. Signal Integrity Metrics (Slow 1200mv 0c Model)
185. Signal Integrity Metrics (Slow 1200mv 85c Model)
186. Signal Integrity Metrics (Fast 1200mv 0c Model)
187. Setup Transfers
188. Hold Transfers
189. Recovery Transfers
190. Removal Transfers
191. Report TCCS
192. Report RSKM
193. Unconstrained Paths
194. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; testsuite                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; cq_viola/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Oct 23 13:27:34 2013 ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc        ; OK     ; Wed Oct 23 13:27:34 2013 ;
; peridot_top.sdc                                           ; OK     ; Wed Oct 23 13:27:34 2013 ;
+-----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0] ; { inst_peripll|altpll_component|auto_generated|pll1|clk[2] } ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000  ; 100.0 MHz ; -2.187 ; 2.813  ; 50.00      ; 1         ; 2           ; -78.8 ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[0] }  ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[1] }  ;
; SCI_SCLK                                                 ; Base      ; 83.333  ; 12.0 MHz  ; 0.000  ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { SCI_SCLK }                                                 ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 88.92 MHz  ; 88.92 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 110.93 MHz ; 110.93 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 135.03 MHz ; 135.03 MHz      ; altera_reserved_tck                                      ;      ;
; 138.91 MHz ; 138.91 MHz      ; SCI_SCLK                                                 ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.985  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 13.754 ; 0.000         ;
; SCI_SCLK                                                 ; 38.067 ; 0.000         ;
; altera_reserved_tck                                      ; 46.544 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.429 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.447 ; 0.000         ;
; altera_reserved_tck                                      ; 0.453 ; 0.000         ;
; SCI_SCLK                                                 ; 0.485 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.214  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 21.522 ; 0.000         ;
; altera_reserved_tck                                      ; 47.745 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.613 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 2.011 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 3.005 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.693  ; 0.000         ;
; CLOCK_50                                                 ; 9.832  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.208 ; 0.000         ;
; SCI_SCLK                                                 ; 41.338 ; 0.000         ;
; altera_reserved_tck                                      ; 49.449 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.985 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.810      ;
; 1.009 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.783      ;
; 1.086 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.708      ;
; 1.110 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.681      ;
; 1.219 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.579      ;
; 1.280 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.516      ;
; 1.285 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.511      ;
; 1.320 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.477      ;
; 1.381 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.414      ;
; 1.386 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.409      ;
; 1.421 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.372      ;
; 1.436 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.358      ;
; 1.439 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.357      ;
; 1.445 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.345      ;
; 1.460 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.331      ;
; 1.516 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.280      ;
; 1.540 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.401      ;
; 1.540 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.255      ;
; 1.541 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 8.224      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.378      ;
; 1.548 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.393      ;
; 1.549 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 7.999      ;
; 1.568 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.230      ;
; 1.573 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.221      ;
; 1.596 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_we_reg                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 7.952      ;
; 1.597 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.194      ;
; 1.617 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.178      ;
; 1.622 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.170      ;
; 1.623 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.170      ;
; 1.624 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_we_reg                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.483     ; 7.914      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.290      ;
; 1.641 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.152      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[20]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[12]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[7]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[4]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[3]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[1]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[0]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[20]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[12]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[7]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[4]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[3]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[1]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.643 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[0]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.280      ;
; 1.646 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.151      ;
; 1.646 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.286      ;
; 1.647 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.143      ;
; 1.654 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.278      ;
; 1.655 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.139      ;
; 1.655 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.141      ;
; 1.665 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.125      ;
; 1.667 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[10]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.257      ;
; 1.667 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[10]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.257      ;
; 1.669 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.128      ;
; 1.670 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.127      ;
; 1.672 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 8.095      ;
; 1.679 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.112      ;
; 1.686 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.108      ;
; 1.692 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                          ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 8.075      ;
; 1.694 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 8.258      ;
; 1.698 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.243      ;
; 1.704 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 8.248      ;
; 1.710 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.240      ;
; 1.716 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.078      ;
; 1.721 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.073      ;
; 1.723 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                         ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.068      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
; 1.731 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.192      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.754 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.189     ;
; 13.754 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.189     ;
; 13.754 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.189     ;
; 13.778 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.165     ;
; 13.778 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.165     ;
; 13.778 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.165     ;
; 13.797 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 11.158     ;
; 13.808 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.135     ;
; 13.808 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.135     ;
; 13.808 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 11.135     ;
; 13.814 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.130     ;
; 13.814 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.130     ;
; 13.814 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.130     ;
; 13.821 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 11.134     ;
; 13.851 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 11.104     ;
; 13.857 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.099     ;
; 13.877 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.067     ;
; 13.901 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.043     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.906 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.031     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.930 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 11.007     ;
; 13.931 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 11.013     ;
; 13.937 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 11.008     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.954 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 11.002     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 10.977     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.966 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 10.972     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 13.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.978     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 10.948     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.014 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 10.943     ;
; 14.099 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 10.844     ;
; 14.099 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 10.844     ;
; 14.099 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 10.844     ;
; 14.121 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.818     ;
; 14.121 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.818     ;
; 14.121 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 10.818     ;
; 14.122 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 10.821     ;
; 14.122 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.078     ; 10.821     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.067 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.078     ; 3.542      ;
; 38.067 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.078     ; 3.542      ;
; 38.067 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.078     ; 3.542      ;
; 38.067 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.078     ; 3.542      ;
; 38.083 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.103     ; 3.501      ;
; 38.083 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.103     ; 3.501      ;
; 38.083 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.103     ; 3.501      ;
; 38.083 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.103     ; 3.501      ;
; 38.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.193     ; 3.232      ;
; 38.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.193     ; 3.232      ;
; 38.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.193     ; 3.232      ;
; 38.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.193     ; 3.232      ;
; 38.278 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.218     ; 3.191      ;
; 38.278 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.218     ; 3.191      ;
; 38.278 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.218     ; 3.191      ;
; 38.278 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.218     ; 3.191      ;
; 38.396 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.079     ; 3.212      ;
; 38.396 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.079     ; 3.212      ;
; 38.396 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.079     ; 3.212      ;
; 38.396 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.079     ; 3.212      ;
; 38.591 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.194     ; 2.902      ;
; 38.591 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.194     ; 2.902      ;
; 38.591 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.194     ; 2.902      ;
; 38.591 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.194     ; 2.902      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.606 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.031     ; 3.050      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.610 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.098     ; 2.979      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.633 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.073     ; 2.981      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.056     ; 2.965      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.962 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.074     ; 2.651      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 38.980 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.032     ; 2.675      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.012     ; 2.656      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.041 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.037     ; 2.609      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 39.392 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.013     ; 2.282      ;
; 40.736 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.059     ; 0.892      ;
; 40.782 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.648      ; 1.553      ;
; 40.789 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.653      ; 1.551      ;
; 40.809 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.653      ; 1.531      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.727      ;
; 46.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.591      ;
; 46.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.498      ;
; 47.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.222      ;
; 47.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.052      ;
; 47.253 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.017      ;
; 47.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.892      ;
; 47.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.874      ;
; 47.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.872      ;
; 47.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.784      ;
; 47.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.669      ;
; 47.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.627      ;
; 47.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.545      ;
; 47.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.384      ;
; 48.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.229      ;
; 48.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.164      ;
; 48.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.019      ;
; 49.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.083      ;
; 92.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.326      ;
; 92.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.326      ;
; 92.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.059      ;
; 92.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.030      ;
; 93.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.871      ;
; 93.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.871      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.881      ;
; 93.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.732      ;
; 93.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.732      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.744      ;
; 93.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.612      ;
; 93.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.603      ;
; 93.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.603      ;
; 93.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.583      ;
; 93.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.598      ;
; 93.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.598      ;
; 93.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.598      ;
; 93.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.598      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.556      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.556      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.556      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.556      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.556      ;
; 93.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.436      ;
; 93.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.472      ;
; 93.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.472      ;
; 93.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.472      ;
; 93.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.472      ;
; 93.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.472      ;
; 93.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.419      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.426      ;
; 93.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.290      ;
; 93.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.290      ;
; 93.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.297      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.287      ;
; 93.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.370      ; 6.667      ;
; 93.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.370      ; 6.667      ;
; 93.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.151      ;
; 93.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.151      ;
; 93.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.151      ;
; 93.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.151      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.158      ;
; 93.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.108      ;
; 93.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.009      ;
; 93.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.009      ;
; 93.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.009      ;
; 93.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.967      ;
; 93.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.976      ;
; 93.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.976      ;
; 93.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.976      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.429 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[4]                                                                                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.165      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                   ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                       ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                    ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                            ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                        ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                 ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_wr                                                      ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_wr                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                            ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.447 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.182      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                             ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                         ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.458 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.185      ;
; 0.464 ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                             ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.778      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.513 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.807      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.810      ;
; 0.525 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.832      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.938      ;
; 0.665 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.959      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.961      ;
; 0.669 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.961      ;
; 0.669 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.961      ;
; 0.671 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.975      ;
; 0.671 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.963      ;
; 0.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.966      ;
; 0.680 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.992      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.985      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.987      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.990      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.994      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.998      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.000      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.013      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.015      ;
; 0.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.016      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.496 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 0.785      ;
; 0.497 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.512 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 0.801      ;
; 0.524 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.795      ;
; 0.528 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.795      ;
; 0.529 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.796      ;
; 0.536 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.802      ;
; 0.560 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.828      ;
; 0.563 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.831      ;
; 0.563 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 0.834      ;
; 0.647 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 0.923      ;
; 0.649 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.917      ;
; 0.657 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.925      ;
; 0.657 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.925      ;
; 0.658 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.926      ;
; 0.666 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.933      ;
; 0.667 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.934      ;
; 0.669 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 0.958      ;
; 0.669 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.937      ;
; 0.670 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.938      ;
; 0.671 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.939      ;
; 0.672 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.940      ;
; 0.673 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 0.962      ;
; 0.680 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.091      ; 0.983      ;
; 0.681 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.948      ;
; 0.686 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.014      ;
; 0.712 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 1.001      ;
; 0.727 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.993      ;
; 0.732 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.000      ;
; 0.732 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.000      ;
; 0.733 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.061      ;
; 0.733 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.001      ;
; 0.735 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.002      ;
; 0.739 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.005      ;
; 0.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.007      ;
; 0.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.008      ;
; 0.744 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.010      ;
; 0.750 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.016      ;
; 0.751 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.017      ;
; 0.752 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.077      ; 1.041      ;
; 0.777 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.044      ;
; 0.782 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.058      ;
; 0.783 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.059      ;
; 0.783 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.059      ;
; 0.783 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.059      ;
; 0.783 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.059      ;
; 0.790 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.056      ;
; 0.791 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.057      ;
; 0.792 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.058      ;
; 0.792 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.058      ;
; 0.796 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.124      ;
; 0.798 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.064      ; 1.074      ;
; 0.799 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.066      ;
; 0.813 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.079      ;
; 0.827 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.098      ;
; 0.828 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.095      ;
; 0.828 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.099      ;
; 0.835 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.103      ;
; 0.853 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.059      ; 1.124      ;
; 0.872 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.140      ;
; 0.878 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.146      ;
; 0.882 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.140      ; 1.234      ;
; 0.897 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.164      ;
; 0.936 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.202      ;
; 0.983 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.311      ;
; 0.990 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.258      ;
; 1.019 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.140      ; 1.371      ;
; 1.078 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.115      ; 1.405      ;
; 1.086 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.352      ;
; 1.093 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.140      ; 1.445      ;
; 1.103 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.370      ;
; 1.119 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.392      ;
; 1.122 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.140      ; 1.474      ;
; 1.181 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.454      ;
; 1.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.449      ;
; 1.183 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.456      ;
; 1.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.459      ;
; 1.187 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.460      ;
; 1.187 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.460      ;
; 1.188 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.461      ;
; 1.207 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.115      ; 1.534      ;
; 1.211 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.115      ; 1.538      ;
; 1.216 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.489      ;
; 1.216 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.061      ; 1.489      ;
; 1.218 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.546      ;
; 1.247 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 1.515      ;
; 1.264 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.116      ; 1.592      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.466      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.202     ; 4.465      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.466      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.466      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.466      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.464      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.466      ;
; 5.214 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.464      ;
; 5.219 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.472      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.474      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.473      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.468      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.472      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.468      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.472      ;
; 5.220 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.474      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.492      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.492      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.492      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.490      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.490      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.491      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.492      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.492      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.495      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.495      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.495      ;
; 5.295 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.495      ;
; 5.300 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.498      ;
; 5.300 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.504      ;
; 5.300 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.504      ;
; 5.300 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.504      ;
; 5.300 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.498      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.494      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.494      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.498      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.498      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.499      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.500      ;
; 5.301 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.500      ;
; 5.359 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.401      ;
; 5.360 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.400      ;
; 5.360 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.400      ;
; 5.366 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 4.407      ;
; 5.367 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.403      ;
; 5.367 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.403      ;
; 5.368 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 4.400      ;
; 5.371 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 4.398      ;
; 5.431 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.524      ;
; 5.431 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.524      ;
; 5.431 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.524      ;
; 5.431 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.524      ;
; 5.431 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.524      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.286      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.286      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.286      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.284      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.284      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.285      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.286      ;
; 5.476 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.286      ;
; 5.481 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.292      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.294      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.288      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.288      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.292      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.292      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.293      ;
; 5.482 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.294      ;
; 5.524 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.280      ;
; 5.524 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.277      ;
; 5.524 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.280      ;
; 5.524 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.277      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.097      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.097      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[12] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[23] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[15] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[7]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.097      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.097      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[5]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.093      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 4.097      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.098      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.098      ;
; 5.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 4.098      ;
; 5.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.100000000                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.072      ;
; 5.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.073      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.089     ; 3.410      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[17]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[16]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.524 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 3.413      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.755 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.277      ; 3.458      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.954 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.979      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 2.976      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 2.976      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[20]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.088     ; 2.978      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 2.976      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 2.979      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 2.979      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 2.979      ;
; 21.955 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.087     ; 2.979      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[1]                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|read_latency_shift_reg[0]                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_wr                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.986      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[7]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[0]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[4]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[9]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[0]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[16]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[17]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[18]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[19]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[4]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[20]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[21]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[22]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[7]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[23]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[24]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[9]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[25]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[26]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[27]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[28]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[29]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[30]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[31]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 2.987      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|wr_strobe                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.985      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[12]                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[14]                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[13]                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[15]                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[2]                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[3]                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
; 21.959 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iROE_reg                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 2.989      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.530      ;
; 47.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.494      ;
; 47.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.494      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.928      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.556      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.518      ;
; 97.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.494      ;
; 97.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.494      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.488      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.454      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.454      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.454      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.454      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.454      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.412      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.123      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.127      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.071      ;
; 97.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.033      ;
; 97.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.033      ;
; 97.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.033      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.613  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.911      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.941      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.945      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.945      ;
; 1.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.945      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.975      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.033      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 1.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.288      ;
; 2.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.331      ;
; 2.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.331      ;
; 2.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.331      ;
; 2.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.331      ;
; 2.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.331      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.053  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.372      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.375      ;
; 2.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.375      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.407      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.114  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.438      ;
; 2.417  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.707      ;
; 51.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.447      ; 2.375      ;
; 51.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.447      ; 2.375      ;
; 51.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.426      ; 2.409      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.011 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.570      ; 2.793      ;
; 2.011 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.570      ; 2.793      ;
; 2.011 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.570      ; 2.793      ;
; 2.011 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.570      ; 2.793      ;
; 2.011 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.570      ; 2.793      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[15]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[26]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[24]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[19]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[18]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[17]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.800      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[16]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.494 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[14]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[12]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[22]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.800      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.801      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.495 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[3]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.802      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.797      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.797      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
; 2.501 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.799      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.005 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 3.790      ;
; 3.011 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.829      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.823      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.823      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.823      ;
; 3.014 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.823      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 3.831      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.603      ; 3.830      ;
; 3.015 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 3.831      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.017 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.823      ;
; 3.021 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 3.805      ;
; 3.025 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 3.833      ;
; 3.025 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 3.833      ;
; 3.058 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 3.829      ;
; 3.058 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 3.829      ;
; 3.058 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 3.829      ;
; 3.066 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 3.804      ;
; 3.066 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 3.804      ;
; 3.497 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.796      ;
; 3.497 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000001000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.796      ;
; 3.497 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000010000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.796      ;
; 3.497 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[22]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.789      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.001000000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.498 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.796      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.806      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[14]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.791      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.793      ;
; 3.499 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.793      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[10]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.803      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.803      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.795      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.796      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
; 3.500 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.797      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                 ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                  ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                                                                                                    ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                                                                                                                    ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|enable_action_strobe                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                    ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                             ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                                                              ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                                               ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                          ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                  ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                  ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                 ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                                                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br                                                                                                                                                                                                                                                                                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_crst                                                                                                                                                                                                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_logic                                                                                                                                                                                                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_retaddr                                                                                                                                                                                                                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[2]                                                                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[3]                                                                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[4]                                                                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[19]                                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[23]                                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[24]                                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[25]                                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[26]                                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[27]                                                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_new_inst                                                                                                                                                                                                                                                                                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                              ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                  ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                  ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                  ;
; 12.208 ; 12.428       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                  ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[1]                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[4]                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[9]                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[26]                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[27]                                                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]                                                                                                                                 ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                                                                 ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]                                                                                                                                 ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                               ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[24]                                                                                                                        ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[27]                                                                                                                        ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                       ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                       ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                       ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                      ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                                                                                      ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                                                                                      ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[0]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[19]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[1]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[27]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[2]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[3]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[4]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[0]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[19]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[1]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[27]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[2]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[3]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[4]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[0]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[19]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[1]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[27]                                                                                                                                                            ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[2]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[4]                                                                                                                                                             ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                     ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst2                                                                                                       ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                    ;
; 12.215 ; 12.435       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.338 ; 41.558       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.338 ; 41.558       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.338 ; 41.558       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.338 ; 41.558       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.359 ; 41.579       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.359 ; 41.579       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.359 ; 41.579       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.359 ; 41.579       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.392 ; 41.612       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.407 ; 41.627       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 41.418 ; 41.606       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.418 ; 41.606       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.418 ; 41.606       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.418 ; 41.606       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ;
; 41.433 ; 41.621       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ;
; 41.434 ; 41.622       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 41.443 ; 41.631       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.444 ; 41.632       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ;
; 41.448 ; 41.668       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ;
; 41.449 ; 41.637       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 41.452 ; 41.640       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.459 ; 41.679       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.459 ; 41.679       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.459 ; 41.679       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.459 ; 41.679       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.459 ; 41.647       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.460 ; 41.648       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.460 ; 41.648       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.449 ; 49.669       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.452 ; 49.672       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.452 ; 49.672       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ;
; 49.509 ; 49.697       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                     ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                         ;
; 49.510 ; 49.698       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.525 ; 1.862  ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.573 ; 1.877  ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.403 ; 3.479  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 9.848 ; 10.033 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 5.044 ; 5.368  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.429 ; 4.760  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 5.044 ; 5.368  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.406 ; 4.712  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.595 ; 4.938  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 4.177 ; 4.509  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.326 ; 4.688  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.769 ; 4.059  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 3.777 ; 4.054  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.401 ; 3.707  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.977 ; 4.302  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.764 ; 4.108  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 4.002 ; 4.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 4.041 ; 4.336  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.703 ; 4.007  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.668 ; 3.992  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.134 ; 4.414  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.527 ; 4.789  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 3.799 ; 4.102  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.302 ; 4.595  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.189 ; 4.589  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.316 ; 4.657  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.354 ; 4.704  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.337 ; 4.708  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.684 ; 5.082  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.670 ; 5.060  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.387 ; 4.778  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.554 ; 4.884  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.769 ; 5.137  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.090 ; 4.396  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -1.072 ; -1.407 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -1.092 ; -1.394 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.256  ; 0.072  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.402 ; -1.609 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.703 ; -2.988 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -3.611 ; -3.905 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -4.201 ; -4.489 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -3.612 ; -3.871 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -3.816 ; -4.114 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -3.451 ; -3.760 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.588 ; -3.929 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -3.056 ; -3.326 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -3.064 ; -3.321 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -2.703 ; -2.988 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -3.219 ; -3.502 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -2.969 ; -3.276 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -3.197 ; -3.464 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -3.235 ; -3.494 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -2.915 ; -3.179 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -2.879 ; -3.166 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -3.329 ; -3.570 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.784 ; -4.027 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -3.087 ; -3.368 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -3.565 ; -3.839 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.399 ; -3.752 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -3.582 ; -3.902 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.620 ; -3.946 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -3.601 ; -3.949 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.872 ; -4.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -3.888 ; -4.228 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -3.651 ; -4.017 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.814 ; -4.119 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -3.940 ; -4.266 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.354 ; -3.626 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.753 ; -0.857 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.760 ; -0.864 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 7.272  ; 7.499  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.860  ; 7.014  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.247 ; 13.821 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.485  ; 8.876  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 6.178  ; 6.046  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.909  ; 6.635  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.701  ; 6.539  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 6.312  ; 6.169  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.936  ; 6.711  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.126  ; 5.962  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.998  ; 5.740  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.984  ; 5.724  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.518  ; 7.010  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.577  ; 5.379  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.565  ; 5.345  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.559  ; 5.357  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.527  ; 5.320  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 5.243  ; 5.107  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.295  ; 5.147  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.242  ; 5.111  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.500  ; 6.287  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.330  ; 6.105  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.308  ; 7.777  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.833  ; 5.690  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.261  ; 6.146  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.374  ; 6.121  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.193  ; 6.079  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.432  ; 6.274  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 7.012  ; 6.693  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 9.485  ; 8.876  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.931  ; 6.771  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 9.142  ; 8.705  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.795  ; 5.630  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 6.148  ; 5.986  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 7.415  ; 7.300  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 7.105  ; 6.793  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.318  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.982  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.851  ; 3.600  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.154  ; 3.827  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.849  ; 3.598  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 7.006  ; 7.228  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.616  ; 6.769  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.877 ; 11.450 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.767  ; 4.633  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 5.665  ; 5.534  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.373  ; 6.106  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.174  ; 6.014  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 5.800  ; 5.659  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.399  ; 6.179  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.622  ; 5.459  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.499  ; 5.246  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.485  ; 5.231  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.047  ; 6.540  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.095  ; 4.900  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.083  ; 4.867  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.078  ; 4.878  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.046  ; 4.844  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.768  ; 4.633  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.819  ; 4.672  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.767  ; 4.637  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.981  ; 5.771  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.817  ; 5.597  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 7.806  ; 7.276  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.340  ; 5.198  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 5.752  ; 5.636  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.860  ; 5.613  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 5.686  ; 5.572  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.916  ; 5.760  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.473  ; 6.162  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.936  ; 8.332  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.389  ; 6.231  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 8.599  ; 8.162  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.304  ; 5.141  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.659  ; 5.500  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 5.680  ; 5.559  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 6.562  ; 6.258  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.819  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.486  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.734  ; 3.407  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.428  ; 3.177  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.731  ; 3.404  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.426  ; 3.175  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.424  ; 3.173  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.474  ; 3.206  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.466  ; 3.198  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.308 ; 5.155 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.937 ; 6.784 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.593 ; 6.415 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 7.290 ; 7.112 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.618 ; 6.440 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.690 ; 6.512 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 6.257 ; 6.087 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.844 ; 5.674 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.871 ; 5.701 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.707 ; 7.168 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.823 ; 5.653 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.656 ; 5.486 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.659 ; 5.489 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.660 ; 5.490 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.308 ; 5.155 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.350 ; 5.197 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.352 ; 5.199 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.466 ; 6.296 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.381 ; 6.211 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.381 ; 7.842 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.633 ; 6.463 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.176 ; 6.006 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.321 ; 6.151 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.645 ; 6.475 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.903 ; 6.733 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.605 ; 6.435 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.741 ; 8.202 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.516 ; 6.363 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 8.489 ; 7.973 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.667 ; 3.321 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.660 ; 3.314 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.844 ; 4.691 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.408 ; 6.255 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.084 ; 5.906 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.754 ; 6.576 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.108 ; 5.930 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.177 ; 5.999 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.720 ; 5.550 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.323 ; 5.153 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.350 ; 5.180 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.201 ; 6.662 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.303 ; 5.133 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.143 ; 4.973 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.147 ; 4.977 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.148 ; 4.978 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.844 ; 4.691 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.885 ; 4.732 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.886 ; 4.733 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.921 ; 5.751 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.840 ; 5.670 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.849 ; 7.310 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.081 ; 5.911 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.643 ; 5.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.783 ; 5.613 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.093 ; 5.923 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.341 ; 6.171 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.054 ; 5.884 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.195 ; 7.656 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.004 ; 5.851 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.986 ; 7.470 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.248 ; 2.902 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.246 ; 2.900 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.240 ; 2.894 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.127     ; 5.280     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.663     ; 6.816     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.347     ; 6.525     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.987     ; 7.165     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.378     ; 6.556     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.430     ; 6.608     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 6.057     ; 6.227     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.617     ; 5.787     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.632     ; 5.802     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.148     ; 7.687     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.580     ; 5.750     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.408     ; 5.578     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.395     ; 5.565     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.394     ; 5.564     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.127     ; 5.280     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.163     ; 5.316     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.160     ; 5.313     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.194     ; 6.364     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.088     ; 6.258     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.795     ; 8.334     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.349     ; 6.519     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.924     ; 6.094     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.081     ; 6.251     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.373     ; 6.543     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.571     ; 6.741     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.406     ; 6.576     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.144     ; 8.683     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.309     ; 6.462     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.959     ; 8.475     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.366     ; 3.712     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.359     ; 3.705     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.664     ; 4.817     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.139     ; 6.292     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.841     ; 6.019     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.455     ; 6.633     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.871     ; 6.049     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.921     ; 6.099     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.521     ; 5.691     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.099     ; 5.269     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.113     ; 5.283     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.643     ; 7.182     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.063     ; 5.233     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 4.899     ; 5.069     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 4.886     ; 5.056     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 4.886     ; 5.056     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.664     ; 4.817     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.700     ; 4.853     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.697     ; 4.850     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.653     ; 5.823     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.552     ; 5.722     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.264     ; 7.803     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.801     ; 5.971     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.394     ; 5.564     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.545     ; 5.715     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.825     ; 5.995     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.015     ; 6.185     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.856     ; 6.026     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.600     ; 8.139     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.800     ; 5.953     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.457     ; 7.973     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.946     ; 3.292     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.944     ; 3.290     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.938     ; 3.284     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.131 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                                                                                             ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 12.131                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.855        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 3.276        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 12.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.354        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.955        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 12.955                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.558        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.397        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 13.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 4.293        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 13.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 9.057        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 4.224        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 13.556                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.849        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 4.707        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 15.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.850        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 6.568        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.037        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.027        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.040        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.027        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.088                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.055        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.033        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.195                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.039        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.038        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.118        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 26.000                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.568        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.057        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.375        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 26.989                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.057        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.060        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.872        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 44.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.350       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.149       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 44.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.848       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 20.843       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 44.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.849       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.114       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 45.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.059       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.171       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 162.981                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.418       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.563       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 163.325                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.417       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.908       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 163.561                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.416       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.145       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.264                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.040       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.224       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 197.500                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.058       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.442       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 94.25 MHz  ; 94.25 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 116.54 MHz ; 116.54 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 140.86 MHz ; 140.86 MHz      ; SCI_SCLK                                                 ;      ;
; 145.24 MHz ; 145.24 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.419  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 14.390 ; 0.000         ;
; SCI_SCLK                                                 ; 38.117 ; 0.000         ;
; altera_reserved_tck                                      ; 46.963 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.382 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; altera_reserved_tck                                      ; 0.401 ; 0.000         ;
; SCI_SCLK                                                 ; 0.430 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.554  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 21.832 ; 0.000         ;
; altera_reserved_tck                                      ; 48.045 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.442 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 1.799 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 2.673 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.670  ; 0.000         ;
; CLOCK_50                                                 ; 9.835  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.172 ; 0.000         ;
; SCI_SCLK                                                 ; 41.249 ; 0.000         ;
; altera_reserved_tck                                      ; 49.322 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.419 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.388      ;
; 1.473 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.331      ;
; 1.525 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.281      ;
; 1.579 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.224      ;
; 1.681 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.129      ;
; 1.714 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.094      ;
; 1.736 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.072      ;
; 1.787 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.022      ;
; 1.817 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.989      ;
; 1.820 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.987      ;
; 1.842 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.965      ;
; 1.870 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.937      ;
; 1.871 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.932      ;
; 1.891 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.914      ;
; 1.945 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.857      ;
; 1.948 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.859      ;
; 1.976 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.830      ;
; 1.985 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 7.825      ;
; 1.993 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.812      ;
; 1.998 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.808      ;
; 2.004 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 7.778      ;
; 2.029 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.775      ;
; 2.047 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.755      ;
; 2.052 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.751      ;
; 2.054 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.752      ;
; 2.057 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.752      ;
; 2.079 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.730      ;
; 2.082 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 7.871      ;
; 2.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.722      ;
; 2.086 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.719      ;
; 2.090 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 7.863      ;
; 2.091 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.718      ;
; 2.112 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.695      ;
; 2.118 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 7.667      ;
; 2.126 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.678      ;
; 2.132 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 7.653      ;
; 2.134 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.673      ;
; 2.135 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.668      ;
; 2.135 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.671      ;
; 2.135 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.417     ; 7.470      ;
; 2.138 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.665      ;
; 2.140 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.662      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.141 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.790      ;
; 2.153 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.655      ;
; 2.163 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.645      ;
; 2.171 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.635      ;
; 2.172 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_we_reg              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.418     ; 7.432      ;
; 2.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.620      ;
; 2.189 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.614      ;
; 2.192 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_we_reg              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.424     ; 7.406      ;
; 2.205 ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[9]                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.603      ;
; 2.208 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.598      ;
; 2.218 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.586      ;
; 2.232 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.571      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.233 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.696      ;
; 2.238 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[28]                                                                                      ; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.698      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[20]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[12]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[7]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[4]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[3]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[1]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[0]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[20]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[12]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[7]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[4]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[3]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[1]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.241 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[0]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.688      ;
; 2.242 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 7.543      ;
; 2.244 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 7.536      ;
; 2.247 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 7.542      ;
; 2.251 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 7.693      ;
; 2.255 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.553      ;
; 2.256 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 7.697      ;
; 2.257 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.550      ;
; 2.259 ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[9]                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.546      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.390 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.560     ;
; 14.390 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.560     ;
; 14.390 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.560     ;
; 14.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.534     ;
; 14.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.534     ;
; 14.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.534     ;
; 14.428 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 10.532     ;
; 14.435 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.515     ;
; 14.435 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.515     ;
; 14.435 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.515     ;
; 14.453 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 10.506     ;
; 14.473 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 10.487     ;
; 14.483 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.466     ;
; 14.483 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.466     ;
; 14.483 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.466     ;
; 14.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.451     ;
; 14.521 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 10.438     ;
; 14.524 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.425     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.418     ;
; 14.544 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 10.406     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.550 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.392     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.570 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 10.373     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.575 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.388     ;
; 14.592 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.357     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.600 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.362     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.618 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 10.324     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.620 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.059     ; 10.343     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.668 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.060     ; 10.294     ;
; 14.725 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.224     ;
; 14.725 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.224     ;
; 14.725 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.224     ;
; 14.741 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.208     ;
; 14.741 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.208     ;
; 14.741 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 10.208     ;
; 14.750 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.198     ;
; 14.750 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 10.198     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.117 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.204     ; 3.367      ;
; 38.117 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.204     ; 3.367      ;
; 38.117 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.204     ; 3.367      ;
; 38.117 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.204     ; 3.367      ;
; 38.184 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.176     ; 3.328      ;
; 38.184 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.176     ; 3.328      ;
; 38.184 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.176     ; 3.328      ;
; 38.184 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.176     ; 3.328      ;
; 38.316 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.313     ; 3.059      ;
; 38.316 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.313     ; 3.059      ;
; 38.316 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.313     ; 3.059      ;
; 38.316 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.313     ; 3.059      ;
; 38.383 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.285     ; 3.020      ;
; 38.383 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.285     ; 3.020      ;
; 38.383 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.285     ; 3.020      ;
; 38.383 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.285     ; 3.020      ;
; 38.425 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.183     ; 3.080      ;
; 38.425 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.183     ; 3.080      ;
; 38.425 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.183     ; 3.080      ;
; 38.425 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.183     ; 3.080      ;
; 38.624 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.292     ; 2.772      ;
; 38.624 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.292     ; 2.772      ;
; 38.624 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.292     ; 2.772      ;
; 38.624 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.292     ; 2.772      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.650 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.134     ; 2.904      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.689 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 2.837      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.200     ; 2.763      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.741 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.172     ; 2.775      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.981 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.179     ; 2.528      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 38.999 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.141     ; 2.548      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.045 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.118     ; 2.525      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.136 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.146     ; 2.406      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 39.393 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.125     ; 2.170      ;
; 40.714 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.162     ; 0.812      ;
; 40.725 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.513      ; 1.476      ;
; 40.732 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.517      ; 1.473      ;
; 40.763 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.517      ; 1.442      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.449      ;
; 46.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 3.429      ;
; 47.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.392      ; 3.328      ;
; 47.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.073      ;
; 47.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 2.915      ;
; 47.545 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.868      ;
; 47.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.714      ;
; 47.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 2.714      ;
; 47.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.659      ;
; 47.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 2.637      ;
; 47.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.490      ;
; 47.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.419      ;
; 48.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.402      ;
; 48.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 2.195      ;
; 48.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.082      ;
; 48.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.040      ;
; 48.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 1.903      ;
; 49.380 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 1.029      ;
; 93.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.816      ;
; 93.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.816      ;
; 93.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.549      ;
; 93.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.518      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.468      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.468      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.393      ;
; 93.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.320      ;
; 93.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.320      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.225      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.225      ;
; 93.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.237      ;
; 93.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.218      ;
; 93.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.218      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.104      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.104      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.104      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.104      ;
; 93.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.107      ;
; 93.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.107      ;
; 93.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.107      ;
; 93.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.107      ;
; 93.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.107      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.081      ;
; 93.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.053      ;
; 93.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.022      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.060      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.060      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.060      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.060      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.060      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.940      ;
; 94.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.920      ;
; 94.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.920      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.897      ;
; 94.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.838      ;
; 94.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.838      ;
; 94.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.838      ;
; 94.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.838      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.795      ;
; 94.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.741      ;
; 94.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.349      ; 6.168      ;
; 94.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.349      ; 6.168      ;
; 94.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.675      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.650      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.650      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.650      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.650      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.650      ;
; 94.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.595      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.382 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                   ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                       ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                    ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                            ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                        ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                       ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                          ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                     ; cq_viola:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                         ; cq_viola:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                       ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                        ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                        ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                               ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                           ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                         ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                             ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                             ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.426 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.081      ;
; 0.433 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.082      ;
; 0.448 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.738      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.725      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.733      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.856      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.858      ;
; 0.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.879      ;
; 0.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.885      ;
; 0.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.885      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.884      ;
; 0.619 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.891      ;
; 0.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.892      ;
; 0.627 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.913      ;
; 0.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.894      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.907      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.910      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.911      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.920      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.445 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.684      ;
; 0.461 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.722      ;
; 0.483 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.744      ;
; 0.493 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.738      ;
; 0.495 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.739      ;
; 0.500 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.744      ;
; 0.515 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.759      ;
; 0.517 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.761      ;
; 0.530 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.774      ;
; 0.601 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.846      ;
; 0.604 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.851      ;
; 0.608 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.853      ;
; 0.609 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.854      ;
; 0.609 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.854      ;
; 0.612 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 0.920      ;
; 0.617 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.862      ;
; 0.618 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.863      ;
; 0.622 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.883      ;
; 0.625 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.868      ;
; 0.626 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.869      ;
; 0.627 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.888      ;
; 0.627 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.870      ;
; 0.627 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 0.870      ;
; 0.628 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.873      ;
; 0.642 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.078      ; 0.915      ;
; 0.661 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.906      ;
; 0.661 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.906      ;
; 0.662 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.923      ;
; 0.668 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.912      ;
; 0.670 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.914      ;
; 0.670 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.914      ;
; 0.673 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.917      ;
; 0.673 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 0.981      ;
; 0.676 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.921      ;
; 0.676 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.921      ;
; 0.677 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.922      ;
; 0.690 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.934      ;
; 0.690 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.934      ;
; 0.701 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 1.009      ;
; 0.703 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.066      ; 0.964      ;
; 0.720 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.965      ;
; 0.737 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.981      ;
; 0.737 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.984      ;
; 0.737 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.984      ;
; 0.737 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.984      ;
; 0.738 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.985      ;
; 0.738 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.985      ;
; 0.739 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.983      ;
; 0.739 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.983      ;
; 0.739 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.983      ;
; 0.739 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.984      ;
; 0.744 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.991      ;
; 0.757 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.001      ;
; 0.767 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.011      ;
; 0.770 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.099      ;
; 0.772 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.017      ;
; 0.774 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.018      ;
; 0.783 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.026      ;
; 0.794 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.038      ;
; 0.799 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.042      ;
; 0.802 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.048      ; 1.045      ;
; 0.821 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.066      ;
; 0.857 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.101      ;
; 0.903 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.147      ;
; 0.905 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.234      ;
; 0.918 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 1.226      ;
; 0.944 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.106      ; 1.245      ;
; 0.977 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.306      ;
; 0.986 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.315      ;
; 1.005 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.250      ;
; 1.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.252      ;
; 1.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.265      ;
; 1.067 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.313      ;
; 1.069 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.315      ;
; 1.071 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.317      ;
; 1.072 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.318      ;
; 1.073 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.319      ;
; 1.074 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 1.320      ;
; 1.078 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 1.386      ;
; 1.085 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.106      ; 1.386      ;
; 1.088 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.106      ; 1.389      ;
; 1.100 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 1.345      ;
; 1.113 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.113      ; 1.421      ;
; 1.121 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.030      ; 1.346      ;
; 1.127 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.456      ;
; 1.128 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.134      ; 1.457      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.144      ;
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.143      ;
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.143      ;
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 4.141      ;
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.144      ;
; 5.554 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 4.141      ;
; 5.555 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.143      ;
; 5.555 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.143      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.149      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 4.152      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 4.151      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.146      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.150      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.146      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.150      ;
; 5.559 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 4.152      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.165      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.163      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.163      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.165      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.166      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.166      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.169      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.169      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.169      ;
; 5.633 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.169      ;
; 5.634 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.165      ;
; 5.634 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.165      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.171      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.168      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.168      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.172      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.172      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.173      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.174      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.174      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.178      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.178      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.178      ;
; 5.638 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.171      ;
; 5.721 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 4.056      ;
; 5.721 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 4.056      ;
; 5.722 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.054      ;
; 5.727 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.057      ;
; 5.727 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.060      ;
; 5.727 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.060      ;
; 5.727 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.064      ;
; 5.735 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.052      ;
; 5.780 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.180      ;
; 5.780 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.180      ;
; 5.780 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.180      ;
; 5.780 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.180      ;
; 5.780 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 4.180      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.977      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.975      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.975      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.977      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.978      ;
; 5.792 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.978      ;
; 5.793 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.977      ;
; 5.793 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.977      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 3.986      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 3.983      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.980      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.980      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.984      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.984      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 3.985      ;
; 5.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 3.986      ;
; 5.845 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.971      ;
; 5.845 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.968      ;
; 5.845 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.971      ;
; 5.845 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.968      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.782      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.784      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.779      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.779      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.779      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.779      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.784      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
; 6.180 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.783      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[17]                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[16]                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.832 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 3.118      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 21.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 3.108      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.071 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 3.117      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[20]                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 2.689      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 2.690      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[25]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.693      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[23]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.693      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[21]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.693      ;
; 22.252 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[20]                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.077     ; 2.693      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|packet_in_progress                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.690      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.690      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.690      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.690      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 2.690      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[1]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|read_latency_shift_reg[0]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 2.700      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|read_latency_shift_reg[0]                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 2.701      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.065     ; 2.701      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.063     ; 2.703      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.064     ; 2.702      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|r_val                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.069     ; 2.697      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.069     ; 2.697      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid0                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.069     ; 2.697      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|force_reload                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.068     ; 2.698      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.068     ; 2.698      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|counter_is_running                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.068     ; 2.698      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[1]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[1]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[2]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[3]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[4]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[5]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[6]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[7]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[8]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[9]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
; 22.256 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[10]                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.062     ; 2.704      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 2.372      ;
; 48.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.337      ;
; 48.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.337      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.768      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.403      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.360      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.337      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.337      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.338      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.296      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.296      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.296      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.296      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.296      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.261      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.999      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.979      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.956      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.925      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.891      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.891      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.891      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.442  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.714      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.743      ;
; 1.486  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.752      ;
; 1.486  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.752      ;
; 1.486  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.752      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.787      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.844      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.063      ;
; 1.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.107      ;
; 1.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.107      ;
; 1.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.107      ;
; 1.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.107      ;
; 1.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.107      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.841  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.134      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.143      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.143      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.173      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 1.903  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.201      ;
; 2.159  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.423      ;
; 51.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.573      ; 2.143      ;
; 51.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.573      ; 2.143      ;
; 51.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.554      ; 2.161      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.799 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 2.530      ;
; 1.799 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 2.530      ;
; 1.799 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 2.530      ;
; 1.799 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 2.530      ;
; 1.799 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.536      ; 2.530      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[14]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[12]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[15]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[26]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[24]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[22]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[19]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[18]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[17]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.537      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[16]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[3]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 2.539      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.257 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.538      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.259 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.536      ;
; 2.264 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.538      ;
; 2.264 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.538      ;
; 2.264 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.538      ;
; 2.264 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.538      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.536      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.536      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.536      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.266 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.537      ;
; 2.267 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.537      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.673 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.401      ;
; 2.674 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.429      ;
; 2.674 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.429      ;
; 2.674 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.429      ;
; 2.674 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.429      ;
; 2.675 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 3.436      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 3.438      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 3.438      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.680 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.554      ; 3.429      ;
; 2.681 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 3.437      ;
; 2.686 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.558      ; 3.439      ;
; 2.686 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.558      ; 3.439      ;
; 2.689 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.414      ;
; 2.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.436      ;
; 2.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.436      ;
; 2.725 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.436      ;
; 2.734 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 3.413      ;
; 2.734 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 3.413      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[0]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[2]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[5]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[6]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[7]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[8]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[9]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[10]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[11]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[12]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[13]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[14]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.410      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.001000000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000001000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000010000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.408      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.409      ;
; 3.136 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.407      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[1]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.410      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[3]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.410      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[4]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.410      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[22]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.402      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[14]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.403      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.405      ;
; 3.137 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.405      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte3_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte2_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.402      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.138 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.416      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.402      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.402      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[9]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.415      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[3]                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.415      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.415      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[12]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.415      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[22]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.414      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.414      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[30]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.402      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[26]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.414      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.414      ;
; 3.139 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[25]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.414      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|enable_action_strobe                                         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                           ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                 ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                    ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                                                                                                    ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                                                                                                                    ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                ;
; 4.679 ; 4.895        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                               ;
; 4.679 ; 4.895        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                                                              ;
; 4.679 ; 4.895        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                                               ;
; 4.679 ; 4.895        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_new_inst                                                                                                                                                                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[3]                                                                                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[2]                                                                                                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[3]                                                                                                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[4]                                                                                                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[5]                                                                                                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[6]                                                                                                                                                                                                                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[7]                                                                                                                                                                                                                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44                                                                                                                                                                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46                                                                                                                                                                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92                                                                                                                                                                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94                                                                                                                                                                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ;
; 12.172 ; 12.388       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[3]                                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[4]                                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[5]                                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                      ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]    ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[0]                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[11]                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[1]                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[3]                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|read_latency_shift_reg[0]                     ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[1]                       ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[0]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[20]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[23]                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[3]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[4]                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                         ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                        ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                  ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                 ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[0]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                         ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[15]                                         ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[1]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[2]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[3]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[4]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[5]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                          ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                              ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|wr_strobe                                                                              ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                               ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_led:led|data_out                                                                                         ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[24]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[25]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[26]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[27]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[28]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[29]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[30]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|counter_snapshot[31]                                                                   ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[10]                                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[12]                                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[14]                                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[15]                                                                           ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[8]                                                                            ;
; 12.215 ; 12.431       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|readdata[9]                                                                            ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                        ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]                                                         ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                               ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_write                                                              ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[0]                                                       ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[10]                                                      ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[13]                                                      ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[3]                                                       ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[6]                                                       ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                       ;
; 12.216 ; 12.432       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[8]                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.249 ; 41.465       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.249 ; 41.465       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.249 ; 41.465       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.249 ; 41.465       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.271 ; 41.487       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.271 ; 41.487       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.271 ; 41.487       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.271 ; 41.487       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.279 ; 41.463       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.279 ; 41.463       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.279 ; 41.463       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.279 ; 41.463       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 41.279 ; 41.495       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.290 ; 41.506       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.311 ; 41.495       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 41.311 ; 41.495       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 41.311 ; 41.495       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 41.311 ; 41.495       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 41.320 ; 41.504       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ;
; 41.324 ; 41.508       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.327 ; 41.511       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.333 ; 41.549       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.338 ; 41.522       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.343 ; 41.527       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 41.349 ; 41.533       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.390 ; 41.606       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.322 ; 49.538       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.326 ; 49.542       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.326 ; 49.542       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                     ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                         ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16]                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17]                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.214 ; 1.449 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.264 ; 1.455 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.324 ; 3.515 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 9.564 ; 9.684 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.546 ; 4.656 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.951 ; 4.118 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.546 ; 4.656 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.929 ; 4.074 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.118 ; 4.273 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.714 ; 3.895 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 3.858 ; 4.043 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.326 ; 3.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 3.337 ; 3.471 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 2.967 ; 3.158 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.512 ; 3.693 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.314 ; 3.528 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.541 ; 3.694 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 3.581 ; 3.727 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.273 ; 3.431 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.228 ; 3.417 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.689 ; 3.792 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.062 ; 4.138 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 3.366 ; 3.514 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 3.842 ; 3.966 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 3.725 ; 3.966 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.860 ; 4.020 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 3.902 ; 4.068 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.876 ; 4.058 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.203 ; 4.412 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.187 ; 4.380 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 3.919 ; 4.129 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.094 ; 4.218 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.273 ; 4.452 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 3.636 ; 3.780 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.141 ; 1.235 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.143 ; 1.237 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.804 ; -1.039 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.828 ; -1.020 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.137  ; -0.168 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.527 ; -1.827 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.347 ; -2.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -3.212 ; -3.354 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -3.783 ; -3.871 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -3.216 ; -3.323 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -3.414 ; -3.540 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -3.064 ; -3.230 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.199 ; -3.374 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -2.691 ; -2.828 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -2.702 ; -2.825 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -2.347 ; -2.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -2.831 ; -2.986 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -2.599 ; -2.789 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -2.816 ; -2.948 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -2.855 ; -2.979 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -2.562 ; -2.694 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -2.516 ; -2.679 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -2.961 ; -3.041 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.396 ; -3.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -2.730 ; -2.867 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -3.183 ; -3.298 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.017 ; -3.221 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -3.204 ; -3.353 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.245 ; -3.399 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -3.217 ; -3.389 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.475 ; -3.648 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -3.482 ; -3.646 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -3.260 ; -3.458 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.429 ; -3.542 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -3.524 ; -3.676 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -2.978 ; -3.097 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.616 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.618 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 6.572  ; 6.896  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.133  ; 6.371  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.378 ; 12.936 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 8.691  ; 7.891  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 5.726  ; 5.502  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.391  ; 5.966  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.183  ; 5.872  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 5.809  ; 5.548  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.410  ; 6.034  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.681  ; 5.428  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.563  ; 5.224  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.551  ; 5.209  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 6.804  ; 6.219  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.174  ; 4.896  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.160  ; 4.866  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.153  ; 4.877  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.124  ; 4.845  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.851  ; 4.659  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.904  ; 4.694  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.851  ; 4.662  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.054  ; 5.708  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.899  ; 5.539  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 7.573  ; 6.896  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.391  ; 5.180  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 5.814  ; 5.582  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.926  ; 5.558  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 5.741  ; 5.520  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.990  ; 5.689  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.549  ; 6.069  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.691  ; 7.891  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.454  ; 6.147  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 8.371  ; 7.732  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.328  ; 5.064  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.638  ; 5.374  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 6.733  ; 6.673  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 6.585  ; 6.103  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.060  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.746  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.769  ; 3.495  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.769  ; 3.495  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.510  ; 3.324  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.765  ; 3.491  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.507  ; 3.321  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.515  ; 3.329  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.504  ; 3.318  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.505  ; 3.319  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.505  ; 3.319  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.553  ; 3.357  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 6.316  ; 6.631  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 5.898  ; 6.132  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.059 ; 10.614 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.408  ; 4.220  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 5.249  ; 5.029  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 5.891  ; 5.478  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 5.691  ; 5.387  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 5.332  ; 5.076  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 5.909  ; 5.543  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.209  ; 4.961  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.095  ; 4.766  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.084  ; 4.751  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 6.364  ; 5.782  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 4.723  ; 4.451  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 4.708  ; 4.422  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 4.701  ; 4.432  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 4.673  ; 4.401  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.408  ; 4.220  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.459  ; 4.253  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.408  ; 4.223  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.567  ; 5.231  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.418  ; 5.068  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 7.102  ; 6.432  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.930  ; 4.723  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 5.336  ; 5.109  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.444  ; 5.086  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 5.266  ; 5.050  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.505  ; 5.212  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.042  ; 5.577  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.175  ; 7.387  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.947  ; 5.649  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.864  ; 7.232  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 4.870  ; 4.611  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.182  ; 4.925  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 5.164  ; 4.976  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 6.076  ; 5.608  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.599  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.289  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.133  ; 2.946  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.398  ; 3.123  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.139  ; 2.952  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.394  ; 3.119  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.136  ; 2.949  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.144  ; 2.957  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.133  ; 2.946  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.134  ; 2.947  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.134  ; 2.947  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.182  ; 2.986  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.885 ; 4.735 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.430 ; 6.280 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 6.056 ; 5.871 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.695 ; 6.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 6.080 ; 5.895 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.138 ; 5.953 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.788 ; 5.622 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.377 ; 5.211 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.402 ; 5.236 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.942 ; 6.389 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.370 ; 5.204 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.226 ; 5.060 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 5.228 ; 5.062 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.228 ; 5.062 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.885 ; 4.735 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.933 ; 4.783 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.931 ; 4.781 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.007 ; 5.841 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.921 ; 5.755 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.608 ; 7.055 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.136 ; 5.970 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.707 ; 5.541 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.829 ; 5.663 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.156 ; 5.990 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.402 ; 6.236 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.129 ; 5.963 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.953 ; 7.400 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 6.038 ; 5.888 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.696 ; 7.172 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.335 ; 3.059 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.333 ; 3.057 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.470 ; 4.320 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.954 ; 5.804 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.599 ; 5.414 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.212 ; 6.027 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.622 ; 5.437 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.678 ; 5.493 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.295 ; 5.129 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 4.901 ; 4.735 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 4.925 ; 4.759 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.480 ; 5.927 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.894 ; 4.728 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 4.755 ; 4.589 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 4.757 ; 4.591 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 4.758 ; 4.592 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.470 ; 4.320 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.516 ; 4.366 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.514 ; 4.364 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.505 ; 5.339 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.423 ; 5.257 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.118 ; 6.565 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.629 ; 5.463 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.217 ; 5.051 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.335 ; 5.169 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.648 ; 5.482 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.885 ; 5.719 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.623 ; 5.457 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.450 ; 6.897 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.577 ; 5.427 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.246 ; 6.722 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.966 ; 2.690 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.964 ; 2.688 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.646     ; 4.796     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.024     ; 6.174     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.677     ; 5.862     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 6.266     ; 6.451     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.708     ; 5.893     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.748     ; 5.933     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.488     ; 5.654     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.096     ; 5.262     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.109     ; 5.275     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 6.320     ; 6.873     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.059     ; 5.225     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 4.897     ; 5.063     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 4.888     ; 5.054     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 4.889     ; 5.055     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.646     ; 4.796     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.677     ; 4.827     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.675     ; 4.825     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.598     ; 5.764     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.500     ; 5.666     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 6.886     ; 7.439     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.739     ; 5.905     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.355     ; 5.521     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.500     ; 5.666     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.769     ; 5.935     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.939     ; 6.105     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.788     ; 5.954     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.201     ; 7.754     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.701     ; 5.851     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.045     ; 7.569     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.099     ; 3.375     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.097     ; 3.373     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.235     ; 4.385     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.558     ; 5.708     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.227     ; 5.412     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 5.793     ; 5.978     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.257     ; 5.442     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.296     ; 5.481     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.001     ; 5.167     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 4.624     ; 4.790     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 4.637     ; 4.803     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 5.861     ; 6.414     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 4.589     ; 4.755     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 4.433     ; 4.599     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 4.424     ; 4.590     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 4.425     ; 4.591     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 4.235     ; 4.385     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 4.265     ; 4.415     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 4.263     ; 4.413     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.106     ; 5.272     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.012     ; 5.178     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 6.403     ; 6.956     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.242     ; 5.408     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 4.873     ; 5.039     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.012     ; 5.178     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.270     ; 5.436     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.433     ; 5.599     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.288     ; 5.454     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 6.706     ; 7.259     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.247     ; 5.397     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.600     ; 7.124     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.729     ; 3.005     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.727     ; 3.003     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.594 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                                                                                             ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 12.594                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.964        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 3.630        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 12.847                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.485        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.362        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 13.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.685        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.733        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 13.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 8.944        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 4.679        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 13.764                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 9.152        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 4.612        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 14.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.946        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 5.072        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 15.783                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.947        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 6.836        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.258                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.133        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.125        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.136        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.124        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.151        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.124        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.526                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.134        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.257        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 26.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.692        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.153        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.462        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 27.287                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.152        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.155        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.980        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 44.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.444       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.420       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 45.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.945       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.116       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 45.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.947       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.391       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 45.572                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.154       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.418       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 163.281                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.510       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.771       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 163.583                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.509       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 81.074       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 163.831                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.508       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.323       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.549                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.137       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.412       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 197.734                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.153       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.581       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.909  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 20.145 ; 0.000         ;
; SCI_SCLK                                                 ; 40.753 ; 0.000         ;
; altera_reserved_tck                                      ; 48.867 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.151 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.154 ; 0.000         ;
; altera_reserved_tck                                      ; 0.183 ; 0.000         ;
; SCI_SCLK                                                 ; 0.199 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 7.807  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 23.393 ; 0.000         ;
; altera_reserved_tck                                      ; 49.309 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.678 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.915 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.344 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.733  ; 0.000         ;
; CLOCK_50                                                 ; 9.423  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.237 ; 0.000         ;
; SCI_SCLK                                                 ; 40.814 ; 0.000         ;
; altera_reserved_tck                                      ; 49.299 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.909 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.998      ;
; 5.933 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.978      ;
; 5.954 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.959      ;
; 5.985 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.921      ;
; 6.006 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.905      ;
; 6.009 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.901      ;
; 6.030 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.882      ;
; 6.052 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.859      ;
; 6.082 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.828      ;
; 6.124 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.789      ;
; 6.128 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.782      ;
; 6.154 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.752      ;
; 6.160 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.753      ;
; 6.175 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.738      ;
; 6.178 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.727      ;
; 6.178 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.732      ;
; 6.199 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.713      ;
; 6.200 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.712      ;
; 6.202 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.707      ;
; 6.221 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.672      ;
; 6.223 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.688      ;
; 6.225 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.685      ;
; 6.228 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.678      ;
; 6.229 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.678      ;
; 6.236 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.676      ;
; 6.236 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.676      ;
; 6.240 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.666      ;
; 6.240 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.665      ;
; 6.241 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.671      ;
; 6.245 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.660      ;
; 6.251 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.661      ;
; 6.251 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.659      ;
; 6.252 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.658      ;
; 6.264 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.646      ;
; 6.264 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.645      ;
; 6.269 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.640      ;
; 6.273 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.639      ;
; 6.275 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.634      ;
; 6.282 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.619      ;
; 6.283 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.627      ;
; 6.285 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.627      ;
; 6.285 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.626      ;
; 6.288 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.609      ;
; 6.288 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.609      ;
; 6.290 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.621      ;
; 6.292 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.619      ;
; 6.295 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.611      ;
; 6.297 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.613      ;
; 6.301 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.608      ;
; 6.305 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.601      ;
; 6.312 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.599      ;
; 6.317 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.594      ;
; 6.319 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.591      ;
; 6.321 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.588      ;
; 6.325 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.585      ;
; 6.326 ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[9]                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.581      ;
; 6.329 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.568      ;
; 6.335 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.630      ;
; 6.337 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.573      ;
; 6.337 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.572      ;
; 6.339 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.626      ;
; 6.340 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.572      ;
; 6.341 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                        ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.556      ;
; 6.342 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 3.549      ;
; 6.342 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[27]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.567      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.349 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.610      ;
; 6.350 ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[9]                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.561      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.354 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.605      ;
; 6.356 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.616      ;
; 6.358 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.542      ;
; 6.359 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.550      ;
; 6.360 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.612      ;
; 6.361 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.604      ;
; 6.364 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.532      ;
; 6.364 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.532      ;
; 6.368 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[34]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.538      ;
; 6.368 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.542      ;
; 6.369 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.543      ;
; 6.371 ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[9]                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.542      ;
; 6.371 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                       ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.539      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.372 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[24]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[23]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.585      ;
; 6.377 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[19]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.580      ;
; 6.377 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[15]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.580      ;
; 6.377 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[14]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.580      ;
; 6.377 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[23]                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[13]                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.580      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.145 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.825      ;
; 20.145 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.825      ;
; 20.145 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.825      ;
; 20.150 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.821      ;
; 20.150 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.821      ;
; 20.150 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.821      ;
; 20.154 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.817      ;
; 20.154 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.817      ;
; 20.154 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.817      ;
; 20.158 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.812      ;
; 20.158 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.812      ;
; 20.158 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.812      ;
; 20.159 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.030     ; 4.818      ;
; 20.164 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.814      ;
; 20.168 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.810      ;
; 20.172 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.030     ; 4.805      ;
; 20.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.783      ;
; 20.192 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.779      ;
; 20.196 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.775      ;
; 20.200 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.770      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.204 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.764      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.760      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.213 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 4.756      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.217 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 4.751      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.225 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.753      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.749      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.234 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.028     ; 4.745      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.238 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.029     ; 4.740      ;
; 20.280 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.690      ;
; 20.280 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.690      ;
; 20.280 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.690      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.677      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.677      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 4.677      ;
; 20.294 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.030     ; 4.683      ;
; 20.297 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.037     ; 4.673      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.753 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.519      ;
; 40.753 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.519      ;
; 40.753 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.519      ;
; 40.753 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.599      ; 1.519      ;
; 40.802 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.607      ; 1.478      ;
; 40.802 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.607      ; 1.478      ;
; 40.802 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.607      ; 1.478      ;
; 40.802 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.607      ; 1.478      ;
; 40.830 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.535      ; 1.378      ;
; 40.830 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.535      ; 1.378      ;
; 40.830 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.535      ; 1.378      ;
; 40.830 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.535      ; 1.378      ;
; 40.873 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.543      ; 1.343      ;
; 40.873 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.543      ; 1.343      ;
; 40.873 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.543      ; 1.343      ;
; 40.873 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.543      ; 1.343      ;
; 40.880 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.590      ; 1.383      ;
; 40.880 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.590      ; 1.383      ;
; 40.880 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.590      ; 1.383      ;
; 40.880 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.590      ; 1.383      ;
; 40.957 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.242      ;
; 40.957 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.242      ;
; 40.957 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.242      ;
; 40.957 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.242      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 40.988 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.623      ; 1.308      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.006 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.615      ; 1.282      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.021 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.596      ; 1.248      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.030 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.604      ; 1.247      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.120 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.587      ; 1.140      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.133 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 1.146      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.182 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.636      ; 1.127      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.204 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.628      ; 1.097      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.327 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.619      ; 0.965      ;
; 41.916 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.889      ; 0.646      ;
; 41.917 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.892      ; 0.648      ;
; 41.918 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.612      ; 0.367      ;
; 41.924 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.889      ; 0.638      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.588      ;
; 48.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.582      ;
; 48.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.556      ;
; 49.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.395      ;
; 49.096 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.357      ;
; 49.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.330      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.294      ;
; 49.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.240      ;
; 49.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.216      ;
; 49.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.215      ;
; 49.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 1.150      ;
; 49.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.120      ;
; 49.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.119      ;
; 49.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.094      ;
; 49.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.979      ;
; 49.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 0.975      ;
; 49.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.847      ;
; 49.984 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.472      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.538      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.538      ;
; 96.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.457      ;
; 96.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.417      ;
; 96.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.351      ;
; 96.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.346      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.345      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.334      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.292      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.197      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.197      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.197      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.197      ;
; 96.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.113      ;
; 96.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.113      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.090      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.090      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.090      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.090      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.090      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 3.226      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 3.226      ;
; 96.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.010      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.006      ;
; 96.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.995      ;
; 96.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.995      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.985      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.985      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.002      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.002      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.002      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.002      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.002      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.943      ;
; 97.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.914      ;
; 97.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.906      ;
; 97.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.906      ;
; 97.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.906      ;
; 97.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.906      ;
; 97.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.899      ;
; 97.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.899      ;
; 97.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.899      ;
; 97.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.877      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.874      ;
; 97.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.864      ;
; 97.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.864      ;
; 97.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.864      ;
; 97.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.860      ;
; 97.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.860      ;
; 97.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.860      ;
; 97.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.860      ;
; 97.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.860      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.848      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.848      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.848      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.848      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.848      ;
; 97.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.820      ;
; 97.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.820      ;
; 97.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.820      ;
; 97.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.820      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.820      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.820      ;
; 97.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.808      ;
; 97.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.803      ;
; 97.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.802      ;
; 97.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.791      ;
; 97.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.791      ;
; 97.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.791      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.151 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[4]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.480      ;
; 0.165 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[0]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.494      ;
; 0.170 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[1]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.499      ;
; 0.178 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                          ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                      ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                         ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                                                                                                                                     ; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                                                                                                                              ; cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                         ; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                                                       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                            ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                           ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                           ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                          ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                              ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                              ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                     ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                     ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                        ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_wr                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_wr                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                                                       ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.154 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.484      ;
; 0.165 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.488      ;
; 0.178 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.501      ;
; 0.182 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                         ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                   ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                             ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                              ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                              ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                             ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                               ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                 ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.511      ;
; 0.192 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[0]                                                                                                                                ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[0]                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                     ; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                  ; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.386      ;
; 0.264 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.315      ;
; 0.205 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.316      ;
; 0.208 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.317      ;
; 0.212 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.317      ;
; 0.212 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.317      ;
; 0.221 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.333      ;
; 0.228 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.339      ;
; 0.229 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.340      ;
; 0.256 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.400      ;
; 0.257 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.045      ; 0.386      ;
; 0.258 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.375      ;
; 0.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.374      ;
; 0.263 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.375      ;
; 0.264 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.372      ;
; 0.268 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.376      ;
; 0.268 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.376      ;
; 0.269 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.377      ;
; 0.271 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.380      ;
; 0.272 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.381      ;
; 0.278 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.388      ;
; 0.283 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.391      ;
; 0.284 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.393      ;
; 0.284 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.393      ;
; 0.284 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.428      ;
; 0.284 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.392      ;
; 0.285 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.394      ;
; 0.285 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.393      ;
; 0.287 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.396      ;
; 0.287 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.392      ;
; 0.288 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.397      ;
; 0.288 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.393      ;
; 0.289 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.398      ;
; 0.289 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.398      ;
; 0.291 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.396      ;
; 0.310 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.427      ;
; 0.310 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.427      ;
; 0.311 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.428      ;
; 0.311 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.428      ;
; 0.311 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.428      ;
; 0.312 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.421      ;
; 0.315 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.021      ; 0.420      ;
; 0.315 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.459      ;
; 0.319 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.033      ; 0.436      ;
; 0.321 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.430      ;
; 0.321 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.430      ;
; 0.322 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.431      ;
; 0.323 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.432      ;
; 0.324 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.433      ;
; 0.328 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.437      ;
; 0.328 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.440      ;
; 0.330 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.442      ;
; 0.332 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.444      ;
; 0.333 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.445      ;
; 0.336 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.445      ;
; 0.338 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.450      ;
; 0.344 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.028      ; 0.456      ;
; 0.357 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.492      ;
; 0.363 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.472      ;
; 0.364 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.473      ;
; 0.373 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.517      ;
; 0.385 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.027      ; 0.496      ;
; 0.411 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.546      ;
; 0.425 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.560      ;
; 0.427 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.536      ;
; 0.434 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.550      ;
; 0.443 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.570      ;
; 0.447 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.556      ;
; 0.456 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.051      ; 0.591      ;
; 0.465 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.592      ;
; 0.469 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.596      ;
; 0.470 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.579      ;
; 0.478 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.622      ;
; 0.481 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.597      ;
; 0.481 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.597      ;
; 0.483 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.060      ; 0.627      ;
; 0.505 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.605      ;
; 0.508 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.608      ;
; 0.510 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.619      ;
; 0.511 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.025      ; 0.620      ;
; 0.511 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.627      ;
; 0.513 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.629      ;
; 0.515 ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.032      ; 0.631      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.054      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.053      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.054      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.054      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.051      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.054      ;
; 7.807 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.051      ;
; 7.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.052      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.051      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.055      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.051      ;
; 7.812 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.055      ;
; 7.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.054      ;
; 7.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.056      ;
; 7.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.055      ;
; 7.813 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.056      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.044      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.044      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.057      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.057      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.056      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.054      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.054      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.057      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.057      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.060      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.060      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.060      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.060      ;
; 7.852 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.043      ;
; 7.853 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.055      ;
; 7.856 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.041      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.044      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.044      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.047      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.054      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.054      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.058      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.058      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.064      ;
; 7.857 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.064      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.057      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.058      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.059      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.059      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.063      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.057      ;
; 7.858 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.043      ;
; 7.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.082      ;
; 7.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.082      ;
; 7.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.082      ;
; 7.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.082      ;
; 7.893 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 2.082      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.958      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.958      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.957      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 1.955      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 1.955      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.958      ;
; 7.941 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 1.958      ;
; 7.942 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 1.956      ;
; 7.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.955      ;
; 7.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 1.955      ;
; 7.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 1.959      ;
; 7.946 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 1.959      ;
; 7.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.960      ;
; 7.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 1.958      ;
; 7.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 1.959      ;
; 7.947 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.960      ;
; 7.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 1.953      ;
; 7.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.950      ;
; 7.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 1.953      ;
; 7.968 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 1.950      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 1.902      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.076 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 1.901      ;
; 8.077 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 1.891      ;
; 8.077 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 1.891      ;
; 8.077 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 1.891      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[17]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[16]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.393 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 1.576      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.395 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.569      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.540 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.124      ; 1.559      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.373      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.373      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[20]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 1.374      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 1.373      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[25]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.375      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[23]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.375      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[21]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.375      ;
; 23.591 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[20]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.375      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.592 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.374      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.594 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.373      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.373      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.373      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_waitrequest                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[6]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.039     ; 1.373      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[4]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[1]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 1.372      ;
; 23.595 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 1.371      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.151      ;
; 49.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 1.161      ;
; 49.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 1.161      ;
; 98.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.337      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.202      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.185      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.161      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.161      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.160      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.145      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.145      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.145      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.145      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.145      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.117      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.983      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 0.944      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.941      ;
; 99.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.929      ;
; 99.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.914      ;
; 99.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.914      ;
; 99.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.914      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.678  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.801      ;
; 0.685  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.804      ;
; 0.685  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.804      ;
; 0.685  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.804      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.820      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.853      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.979      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.998      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.998      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.998      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.998      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.998      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.867  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.003      ;
; 0.871  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.023      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 1.010  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.127      ;
; 50.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.545      ; 1.005      ;
; 50.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.545      ; 1.005      ;
; 50.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.532      ; 0.997      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.228      ;
; 0.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.228      ;
; 0.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.228      ;
; 0.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.228      ;
; 0.915 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.228      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.108 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[14]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[14]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[12]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[15]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[26]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[26]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[24]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[22]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.234      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[19]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[19]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[18]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[17]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[17]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[16]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[16]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[3]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[26]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[24]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[22]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[18]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[17]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.109 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[16]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.235      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 1.657      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 1.682      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 1.681      ;
; 1.344 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 1.682      ;
; 1.345 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.675      ;
; 1.345 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.675      ;
; 1.345 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.675      ;
; 1.345 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 1.683      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.346 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 1.675      ;
; 1.348 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 1.666      ;
; 1.349 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.683      ;
; 1.349 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.683      ;
; 1.361 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.682      ;
; 1.361 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.682      ;
; 1.361 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.682      ;
; 1.364 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 1.665      ;
; 1.364 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 1.665      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[0]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[1]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[2]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[3]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[4]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[5]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[6]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[7]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[8]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[9]                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[10]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[11]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[12]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[13]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[14]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.668      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[22]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.660      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.539 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.001000000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[14]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.662      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000001000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000010000                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_next.000000001                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.667      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.668      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.668      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.668      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.664      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.664      ;
; 1.540 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.668      ;
; 1.541 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_valid                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[30]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.670      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[28]                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.670      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[8]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.671      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[10]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[13]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[11]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[17]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.671      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[18]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.671      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[16]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.671      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[19]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.670      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.670      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[6]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[3]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[2]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[1]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data[0]                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|av_readdata_pre[1]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2]               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.667      ;
; 1.543 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[1]                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.663      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                                                                                           ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                             ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                    ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                        ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                        ;
; 12.270 ; 12.454       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                        ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[11]                                                                                                                                                                                                  ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[13]                                                                                                                                                                                                  ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[14]                                                                                                                                                                                                  ;
; 12.296 ; 12.526       ; 0.230          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.296 ; 12.526       ; 0.230          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[13]                                                                                                                                                                                     ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[2]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[3]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[5]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_h_register[6]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[13]                                                                                                                                                                                     ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[2]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[3]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[5]                                                                                                                                                                                      ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[6]                                                                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]                                                                                                                                                                            ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                                                                                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_write                                                                                                                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[10]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[13]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[3]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[13]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[14]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[3]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[4]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[7]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[9]                                                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]                                                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10]                                                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]                                                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                        ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                          ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                           ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                              ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                              ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                              ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                              ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                      ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 40.814 ; 41.030       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 40.823 ; 41.039       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ;
; 40.825 ; 41.041       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 40.829 ; 41.045       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ;
; 40.835 ; 41.051       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ;
; 40.836 ; 41.052       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 40.836 ; 41.052       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 40.836 ; 41.052       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 40.836 ; 41.052       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ;
; 40.841 ; 41.057       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 40.874 ; 41.058       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ;
; 40.877 ; 41.061       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 40.887 ; 41.071       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 40.887 ; 41.071       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 40.887 ; 41.071       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 40.887 ; 41.071       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 40.896 ; 41.080       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 40.917 ; 41.101       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.319 ; 49.503       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.327 ; 49.511       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36]                                                       ;
; 49.327 ; 49.511       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                           ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                     ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                     ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                     ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                     ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                     ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                          ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 0.831 ; 1.538 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 0.882 ; 1.605 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.388 ; 1.733 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 4.002 ; 4.686 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.337 ; 3.190 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.077 ; 2.898 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.337 ; 3.190 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.068 ; 2.871 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.144 ; 2.966 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 1.976 ; 2.781 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.033 ; 2.858 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 1.797 ; 2.557 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 1.798 ; 2.559 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 1.639 ; 2.372 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 1.871 ; 2.641 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 1.787 ; 2.551 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 1.865 ; 2.636 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 1.893 ; 2.660 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 1.724 ; 2.475 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 1.713 ; 2.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 1.908 ; 2.691 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.089 ; 2.903 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 1.789 ; 2.574 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 1.999 ; 2.806 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 1.996 ; 2.819 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.019 ; 2.849 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.069 ; 2.924 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.042 ; 2.864 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.225 ; 3.088 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.190 ; 3.050 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 2.071 ; 2.913 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.110 ; 2.945 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 2.227 ; 3.079 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 1.894 ; 2.677 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 0.701 ; 1.250 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.630 ; -1.340 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.670 ; -1.394 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.176  ; -0.186 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.420 ; -0.854 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.324 ; -2.043 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.710 ; -2.506 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.959 ; -2.786 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.708 ; -2.488 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.796 ; -2.590 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.648 ; -2.437 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.703 ; -2.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.477 ; -2.221 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.477 ; -2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.324 ; -2.043 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.534 ; -2.277 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.433 ; -2.168 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.507 ; -2.250 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.534 ; -2.273 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.370 ; -2.094 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.358 ; -2.089 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.547 ; -2.302 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.758 ; -2.554 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.469 ; -2.238 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.671 ; -2.461 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.641 ; -2.439 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.691 ; -2.503 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.738 ; -2.574 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.713 ; -2.517 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.860 ; -2.697 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.842 ; -2.666 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.741 ; -2.564 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.776 ; -2.594 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -1.854 ; -2.676 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.562 ; -2.325 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.984 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 4.041  ; 4.007  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.794  ; 3.816  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.598  ; 6.933  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.886  ; 4.750  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.877  ; 2.953  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.180  ; 3.244  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.106  ; 3.171  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.958  ; 3.007  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.210  ; 3.279  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.876  ; 2.917  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.782  ; 2.797  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.774  ; 2.789  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.033  ; 3.780  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.610  ; 2.608  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.594  ; 2.587  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.600  ; 2.596  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.584  ; 2.576  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.461  ; 2.465  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.477  ; 2.484  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.462  ; 2.467  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 3.004  ; 3.068  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.932  ; 2.983  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.370  ; 4.172  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.746  ; 2.777  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.924  ; 2.994  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.950  ; 2.991  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.895  ; 2.958  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.980  ; 3.044  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 3.211  ; 3.282  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.886  ; 4.750  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 3.200  ; 3.322  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.727  ; 4.637  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.716  ; 2.724  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.893  ; 2.955  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 3.522  ; 3.449  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 3.254  ; 3.321  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.521 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.621 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 2.021  ; 1.892  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 2.021  ; 1.892  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.845  ; 1.709  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 2.018  ; 1.889  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.841  ; 1.705  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.849  ; 1.713  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.843  ; 1.707  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.844  ; 1.708  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.844  ; 1.708  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.921  ; 3.890  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.686  ; 3.710  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.410  ; 5.751  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.246  ; 2.248  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.646  ; 2.717  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.940  ; 2.999  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.869  ; 2.929  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.727  ; 2.772  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.970  ; 3.033  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.644  ; 2.681  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.554  ; 2.566  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.546  ; 2.558  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.816  ; 3.562  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.389  ; 2.385  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.373  ; 2.365  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.379  ; 2.373  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.364  ; 2.354  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.246  ; 2.248  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.262  ; 2.267  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.248  ; 2.251  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.767  ; 2.826  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.698  ; 2.745  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.140  ; 3.938  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.520  ; 2.548  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.690  ; 2.754  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.715  ; 2.752  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.662  ; 2.720  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.743  ; 2.803  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.965  ; 3.031  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.635  ; 4.492  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.956  ; 3.071  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.483  ; 4.386  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.495  ; 2.500  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.673  ; 2.733  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 2.702  ; 2.734  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 3.011  ; 3.072  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.756 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.857 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.818  ; 1.690  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.642  ; 1.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.815  ; 1.687  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.640  ; 1.505  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.504 ; 2.439 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.207 ; 3.142 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.063 ; 2.970 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.400 ; 3.307 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.086 ; 2.993 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.100 ; 3.007 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.934 ; 2.860 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.751 ; 2.677 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.757 ; 2.683 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.120 ; 3.804 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.723 ; 2.649 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.641 ; 2.567 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.637 ; 2.563 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.636 ; 2.562 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.504 ; 2.439 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.518 ; 2.453 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.516 ; 2.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 2.989 ; 2.915 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.949 ; 2.875 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.396 ; 4.080 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.063 ; 2.989 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.875 ; 2.801 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.951 ; 2.877 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.104 ; 3.030 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 3.184 ; 3.110 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 3.072 ; 2.998 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.549 ; 4.233 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 3.023 ; 2.958 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.466 ; 4.166 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.767 ; 1.594 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.293 ; 2.228 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 2.969 ; 2.904 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.833 ; 2.740 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.157 ; 3.064 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.856 ; 2.763 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.869 ; 2.776 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.699 ; 2.625 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.524 ; 2.450 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.529 ; 2.455 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.899 ; 3.583 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.497 ; 2.423 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.418 ; 2.344 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.414 ; 2.340 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.413 ; 2.339 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.293 ; 2.228 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.306 ; 2.241 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.305 ; 2.240 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 2.753 ; 2.679 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.714 ; 2.640 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.164 ; 3.848 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 2.823 ; 2.749 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.643 ; 2.569 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.716 ; 2.642 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 2.864 ; 2.790 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.940 ; 2.866 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.832 ; 2.758 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.311 ; 3.995 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.792 ; 2.727 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.238 ; 3.938 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.566 ; 1.393 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.490     ; 2.555     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.309     ; 3.374     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 3.094     ; 3.187     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.473     ; 3.566     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 3.121     ; 3.214     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 3.137     ; 3.230     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.968     ; 3.042     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.742     ; 2.816     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.752     ; 2.826     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.857     ; 4.173     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.718     ; 2.792     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.621     ; 2.695     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.616     ; 2.690     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.616     ; 2.690     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.490     ; 2.555     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.507     ; 2.572     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.505     ; 2.570     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.017     ; 3.091     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.969     ; 3.043     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.178     ; 4.494     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.105     ; 3.179     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.886     ; 2.960     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.973     ; 3.047     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.145     ; 3.219     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 3.225     ; 3.299     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 3.121     ; 3.195     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.345     ; 4.661     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 3.088     ; 3.153     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.292     ; 4.592     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.613     ; 1.786     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.278     ; 2.343     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.063     ; 3.128     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.860     ; 2.953     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 3.224     ; 3.317     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.886     ; 2.979     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.900     ; 2.993     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.729     ; 2.803     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.512     ; 2.586     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.521     ; 2.595     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 3.633     ; 3.949     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 2.489     ; 2.563     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.396     ; 2.470     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 2.391     ; 2.465     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 2.391     ; 2.465     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 2.278     ; 2.343     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 2.293     ; 2.358     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 2.292     ; 2.357     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 2.776     ; 2.850     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.730     ; 2.804     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 3.943     ; 4.259     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 2.861     ; 2.935     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.650     ; 2.724     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.734     ; 2.808     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 2.899     ; 2.973     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.977     ; 3.051     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.876     ; 2.950     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.103     ; 4.419     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.852     ; 2.917     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.059     ; 4.359     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.412     ; 1.585     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.635 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                                                                                             ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                                                     ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 16.635                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.516        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.119        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 16.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.334        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.460        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 16.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.395        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.568        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 17.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 9.529        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 7.541        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 17.123                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 9.595        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 7.528        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                           ; 17.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 9.532        ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 7.711        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 18.117                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.532        ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 8.585        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.587        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.585        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.584        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 19.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.594        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.590        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                        ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.881                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.589        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.702        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 28.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.401        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.596        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.275        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                            ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 28.718                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.597        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.599        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 9.522        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 47.634                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.281       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.353       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                    ; 47.740                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                       ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                             ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                       ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.530       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.210       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 47.893                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.533       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.360       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 47.961                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                           ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.597       ;
;  cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.364       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 165.099                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.942       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 82.157       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 165.242                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.942       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 82.300       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 165.330                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.940       ;
;  cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 82.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.427                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.591       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.836       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.951                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.596       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.355       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.985  ; 0.151 ; 5.214    ; 0.678   ; 4.670               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  SCI_SCLK                                                 ; 38.067 ; 0.199 ; N/A      ; N/A     ; 40.814              ;
;  altera_reserved_tck                                      ; 46.544 ; 0.183 ; 47.745   ; 0.678   ; 49.299              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 13.754 ; 0.154 ; 21.522   ; 0.915   ; 12.172              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.985  ; 0.151 ; 5.214    ; 1.344   ; 4.670               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  SCI_SCLK                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.525 ; 1.862  ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.573 ; 1.877  ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.403 ; 3.515  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 9.848 ; 10.033 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 5.044 ; 5.368  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.429 ; 4.760  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 5.044 ; 5.368  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.406 ; 4.712  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.595 ; 4.938  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 4.177 ; 4.509  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.326 ; 4.688  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.769 ; 4.059  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 3.777 ; 4.054  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.401 ; 3.707  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.977 ; 4.302  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.764 ; 4.108  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 4.002 ; 4.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 4.041 ; 4.336  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.703 ; 4.007  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.668 ; 3.992  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.134 ; 4.414  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.527 ; 4.789  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 3.799 ; 4.102  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.302 ; 4.595  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.189 ; 4.589  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.316 ; 4.657  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.354 ; 4.704  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.337 ; 4.708  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.684 ; 5.082  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.670 ; 5.060  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.387 ; 4.778  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.554 ; 4.884  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.769 ; 5.137  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.090 ; 4.396  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.630 ; -1.039 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.670 ; -1.020 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.256  ; 0.072  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.420 ; -0.854 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.324 ; -2.043 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.710 ; -2.506 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.959 ; -2.786 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.708 ; -2.488 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.796 ; -2.590 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.648 ; -2.437 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.703 ; -2.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.477 ; -2.221 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.477 ; -2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.324 ; -2.043 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.534 ; -2.277 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.433 ; -2.168 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.507 ; -2.250 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.534 ; -2.273 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.370 ; -2.094 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.358 ; -2.089 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.547 ; -2.302 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.758 ; -2.554 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.469 ; -2.238 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.671 ; -2.461 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.641 ; -2.439 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.691 ; -2.503 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.738 ; -2.574 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.713 ; -2.517 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.860 ; -2.697 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.842 ; -2.666 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.741 ; -2.564 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.776 ; -2.594 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -1.854 ; -2.676 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.562 ; -2.325 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 7.272  ; 7.499  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.860  ; 7.014  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.247 ; 13.821 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.485  ; 8.876  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 6.178  ; 6.046  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 6.909  ; 6.635  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 6.701  ; 6.539  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 6.312  ; 6.169  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.936  ; 6.711  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.126  ; 5.962  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.998  ; 5.740  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.984  ; 5.724  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.518  ; 7.010  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.577  ; 5.379  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.565  ; 5.345  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 5.559  ; 5.357  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.527  ; 5.320  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 5.243  ; 5.107  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 5.295  ; 5.147  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 5.242  ; 5.111  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.500  ; 6.287  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.330  ; 6.105  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.308  ; 7.777  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.833  ; 5.690  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.261  ; 6.146  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.374  ; 6.121  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.193  ; 6.079  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.432  ; 6.274  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 7.012  ; 6.693  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 9.485  ; 8.876  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 6.931  ; 6.771  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 9.142  ; 8.705  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.795  ; 5.630  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 6.148  ; 5.986  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 7.415  ; 7.300  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 7.105  ; 6.793  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.318  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.982  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.157  ; 3.830  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.851  ; 3.600  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.154  ; 3.827  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.849  ; 3.598  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.847  ; 3.596  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.921  ; 3.890  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.686  ; 3.710  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.410  ; 5.751  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.246  ; 2.248  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.646  ; 2.717  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.940  ; 2.999  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.869  ; 2.929  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.727  ; 2.772  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.970  ; 3.033  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.644  ; 2.681  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.554  ; 2.566  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.546  ; 2.558  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.816  ; 3.562  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.389  ; 2.385  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.373  ; 2.365  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.379  ; 2.373  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.364  ; 2.354  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.246  ; 2.248  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.262  ; 2.267  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.248  ; 2.251  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.767  ; 2.826  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.698  ; 2.745  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.140  ; 3.938  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.520  ; 2.548  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.690  ; 2.754  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.715  ; 2.752  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 2.662  ; 2.720  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.743  ; 2.803  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.965  ; 3.031  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.635  ; 4.492  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.956  ; 3.071  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.483  ; 4.386  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.495  ; 2.500  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 2.673  ; 2.733  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 2.702  ; 2.734  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 3.011  ; 3.072  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.756 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.857 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.818  ; 1.690  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.642  ; 1.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.815  ; 1.687  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.638  ; 1.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.640  ; 1.505  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.641  ; 1.506  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_LED           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; D[27]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_SCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_RXR_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_TXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1740       ; 0          ; 32         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 32179      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 72006      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1740       ; 0          ; 32         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 32179      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 72006      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 81         ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1074       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 81         ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1074       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 50    ; 50   ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 23 13:27:32 2013
Info: Command: quartus_sta testsuite -c testsuite
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -78.75 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[0]} {inst_syspll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[1]} {inst_syspll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_peripll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst_peripll|altpll_component|auto_generated|pll1|clk[2]} {inst_peripll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.985
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.985         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.754         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    38.067         0.000 SCI_SCLK 
    Info (332119):    46.544         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.429         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.447         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453         0.000 altera_reserved_tck 
    Info (332119):     0.485         0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 5.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.214         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    21.522         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    47.745         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.613         0.000 altera_reserved_tck 
    Info (332119):     2.011         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.005         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.693         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.832         0.000 CLOCK_50 
    Info (332119):    12.208         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.338         0.000 SCI_SCLK 
    Info (332119):    49.449         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.131 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.419         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.390         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    38.117         0.000 SCI_SCLK 
    Info (332119):    46.963         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.382         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401         0.000 altera_reserved_tck 
    Info (332119):     0.430         0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 5.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.554         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    21.832         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.045         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.442         0.000 altera_reserved_tck 
    Info (332119):     1.799         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.673         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.670         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835         0.000 CLOCK_50 
    Info (332119):    12.172         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.249         0.000 SCI_SCLK 
    Info (332119):    49.322         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.594 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.909         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.145         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.753         0.000 SCI_SCLK 
    Info (332119):    48.867         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.154         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.183         0.000 altera_reserved_tck 
    Info (332119):     0.199         0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 7.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.807         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    23.393         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.309         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.678         0.000 altera_reserved_tck 
    Info (332119):     0.915         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.344         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.733         0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423         0.000 CLOCK_50 
    Info (332119):    12.237         0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.814         0.000 SCI_SCLK 
    Info (332119):    49.299         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.635 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 586 megabytes
    Info: Processing ended: Wed Oct 23 13:27:39 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


