timestamp=1533610977199

[~A]
E:/fpgaproject/stepmxo2/swust/4.comparer1/comparer1.v=0*365*794
E:/fpgaproject/stepmxo2/swust/4.comparer1/comparer1_tb.v=0*1678*2190
LastVerilogToplevel=halfadder_tb
ModifyID=2
Version=74

[$root]
A/$root=22|||1*1506
BinI32/$root=3*795
SLP=3*899
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c92168f3924c9e8417817815b5a5ab6cf1a03

[comparer1]
A/comparer1=22|./../../comparer1.v|13|1*374
BinI32/comparer1=3*172
R=./../../comparer1.v|13
SLP=3*595
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|70c16eade138108cb57dab4fb5b66ae066996ddebf3a7057b084f0b99be7c8e0f83139fa6c3e984135b8c51856845a57

[halfadder_tb]
A/halfadder_tb=22|./../../comparer1_tb.v|14|1*1880
BinI32/halfadder_tb=3*967
R=./../../comparer1_tb.v|14
SLP=3*1474
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a5aa50fc6cba4403312fdd03065b39363869e6d445cfedff760bacefc5491cf6175fc200312345d55e7a5f97e9a8d0ef

[~MFT]
0=4|0work.mgf|2190|0
1=3|1work.mgf|1880|374
3=6|3work.mgf|1474|172

[~U]
$root=12|0*1328|
comparer1=12|0*166||0x10
halfadder_tb=12|0*1510||0x10
