# ARM-CPU
Digital Design Lab project
  
  <p>We are computer engineering students from <strong>Kharazmi University Of Tehran</strong></p>
  <p>This project is for <strong>Digital Design Labaratory</strong> in Fall 2018 class presented by proffesor <strong>Laali</strong> @mlaali</p>
  <p>Our team includes  <strong>Saleh Bayat </strong> (@saleh26) and  <strong>Navid Adelpour </strong> (@navidadelpour)</p>
  <p>In this project we implemented a simple ARM CPU with <strong>verilog<strong> language</p>
  <p>We used "computer organization design interface architecture" wrote by David A. Patterson as a refference</p>
  
  <h3>technical information</h3>
  <p> we used these module above for assembling the CPU-OneCycle and CPU-Pipeline<p>
  
    <ul>
    
      <li><strong>Adder: </strong> simple adder<li>
      
      <li><strong>ALU: </strong>simple ALU with some main operations<li>
      
      <li><strong>ALUControl: </strong>ALU Control Unit<li>
      
      <li><strong>Clock: </strong>simple clock<li>
      
      <li><strong>ControlUnit: </strong>for controling the other modules functionality<li>
      
      <li><strong>DataMemory: </strong>D-cache<li>
      
      <li><strong>InstructionMemory: </strong>I-cache<li>
      
      <li><strong>Multiplexer</strong><li>
      
      <li><strong>Register: </strong>a simple register that holds data<li>
      
      <li><strong>RegisterBank: </strong>contains 32 registers<li>
      
      <li><strong>ShiftUnit: </strong>shifts by 2<li>
      
      <li><strong>SignExtend: </strong>extends the input 32bits data to 64bits data<li>

      <li><strong>CPU: </strong>one cycle cpu<li>

      <li><strong>CPU_Pipelined: </strong>pipelined cpu<li>

    </ul>
