// Seed: 2253481880
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5
    , id_7
);
  wire id_8;
endmodule
module module_1 (
    input wor id_0
    , id_9,
    input tri1 id_1,
    output logic id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply1 id_7
);
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_1, id_6, id_3, id_1
  );
  always @(posedge id_1) begin
    id_2 <= 1;
  end
endmodule
