{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.8875",
   "Default View_TopLeft":"-392,-10",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hbm0_refclk -pg 1 -lvl 3 -x 740 -y 220 -defaultsOSRD -right
preplace port AXIS_IN0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port AXIS_IN1 -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port axis_out -pg 1 -lvl 3 -x 740 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_hbm_cattrip -pg 1 -lvl 3 -x 740 -y 260 -defaultsOSRD
preplace port port-id_ram_reader_idle0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD -left
preplace port port-id_start_ram_reader0 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_has_data0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace port port-id_inflow_done0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD -left
preplace port port-id_overflow_0 -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD -left
preplace port port-id_has_data1 -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD -left
preplace port port-id_inflow_done1 -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD -left
preplace port port-id_overflow_1 -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD -left
preplace port port-id_ram_reader_idle1 -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD -left
preplace port port-id_start_ram_reader1 -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 3 -x 740 -y 240 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD -left
preplace portBus hwm_1 -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD -left
preplace inst ram -pg 1 -lvl 2 -x 580 -y 220 -swap {72 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 108 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 0 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 36 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 151 149 150 148 152} -defaultsOSRD -pinDir AXI_WR1 left -pinY AXI_WR1 190L -pinDir AXI_RD1 left -pinY AXI_RD1 210L -pinDir AXI_WR0 left -pinY AXI_WR0 0L -pinDir AXI_RD0 left -pinY AXI_RD0 20L -pinDir hbm_refclk right -pinY hbm_refclk 0R -pinDir axi_nn_aclk left -pinY axi_nn_aclk 230L -pinDir axi_nn_resetn left -pinY axi_nn_resetn 270L -pinBusDir hbm_temp right -pinBusY hbm_temp 20R -pinDir hbm_cattrip right -pinY hbm_cattrip 40R -pinDir aclk left -pinY aclk 250L -pinDir aresetn left -pinY aresetn 290L
preplace inst channel_0 -pg 1 -lvl 1 -x 220 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 82 80 81 83 84 85 86 87 88 89} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI_WR right -pinY M_AXI_WR 160R -pinDir M_AXI_RD right -pinY M_AXI_RD 180R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 40L -pinBusDir inflow_q left -pinBusY inflow_q 60L -pinDir ram_reader_idle left -pinY ram_reader_idle 100L -pinDir start_ram_reader left -pinY start_ram_reader 120L -pinDir has_data left -pinY has_data 140L -pinDir inflow_done left -pinY inflow_done 160L -pinBusDir high_water_mark left -pinBusY high_water_mark 180L -pinDir overflow left -pinY overflow 200L -pinDir mux_select right -pinY mux_select 200R
preplace inst channel_1 -pg 1 -lvl 1 -x 220 -y 390 -swap {0 1 2 3 40 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 4 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 82 80 81 83 87 88 86 85 84} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI_WR right -pinY M_AXI_WR 20R -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI_RD right -pinY M_AXI_RD 40R -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 20L -pinBusDir inflow_q left -pinBusY inflow_q 40L -pinDir has_data left -pinY has_data 80L -pinDir inflow_done left -pinY inflow_done 160L -pinBusDir high_water_mark left -pinBusY high_water_mark 180L -pinDir overflow left -pinY overflow 140L -pinDir ram_reader_idle left -pinY ram_reader_idle 120L -pinDir start_ram_reader left -pinY start_ram_reader 100L
preplace inst output_mux -pg 1 -lvl 2 -x 580 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 15} -defaultsOSRD -pinDir axis0 left -pinY axis0 0L -pinDir axis1 left -pinY axis1 20L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 60L -pinDir input_select left -pinY input_select 40L
preplace netloc channel_0_high_water_mark 1 0 1 NJ 240
preplace netloc channel_0_mux_select 1 1 1 420 100n
preplace netloc channel_0_overflow 1 0 1 NJ 260
preplace netloc channel_0_ram_reader_idle 1 0 1 NJ 160
preplace netloc channel_1_high_water_mark 1 0 1 NJ 570
preplace netloc channel_1_idle 1 0 1 NJ 510
preplace netloc channel_1_overflow 1 0 1 NJ 530
preplace netloc pcie_bridge_axi_aclk 1 0 2 20 310 440
preplace netloc ram_hbm_cattrip 1 2 1 NJ 260
preplace netloc ram_hbm_temp 1 2 1 NJ 240
preplace netloc resetn_1 1 0 2 60 330 380
preplace netloc start_ram_reader_0 1 0 1 NJ 180
preplace netloc stream_to_ram_0_done 1 0 1 NJ 220
preplace netloc stream_to_ram_0_has_data 1 0 1 NJ 200
preplace netloc stream_to_ram_1_done 1 0 1 NJ 550
preplace netloc stream_to_ram_1_has_data 1 0 1 NJ 470
preplace netloc switch_ctrl_0_inflow_q 1 0 1 40 120n
preplace netloc switch_ctrl_ram_reader_start1 1 0 1 NJ 490
preplace netloc Conn1 1 2 1 NJ 60
preplace netloc RD_AXI_1 1 1 1 N 240
preplace netloc RD_AXI_2 1 1 1 N 430
preplace netloc WR_AXI_1 1 1 1 N 220
preplace netloc WR_AXI_2 1 1 1 N 410
preplace netloc axis_switch_axis_out0 1 0 1 NJ 60
preplace netloc axis_switch_axis_out1 1 0 1 NJ 390
preplace netloc channel_0_AXIS_OUT 1 1 1 N 60
preplace netloc channel_1_AXIS_OUT 1 1 1 400 80n
preplace netloc hbm_refclk_1 1 2 1 NJ 220
levelinfo -pg 1 0 220 580 740
pagesize -pg 1 -db -bbox -sgen -190 0 900 620
",
   "No Loops_ScaleFactor":"0.916129",
   "No Loops_TopLeft":"-380,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hbm0_refclk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port AXIS_IN -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port AXIS_OUT -pg 1 -lvl 3 -x 730 -y 420 -defaultsOSRD
preplace port AXIS_IN1 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port AXIS_OUT1 -pg 1 -lvl 3 -x 730 -y 70 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_hbm_cattrip -pg 1 -lvl 3 -x 730 -y 250 -defaultsOSRD
preplace port port-id_ram_reader_idle -pg 1 -lvl 3 -x 730 -y 480 -defaultsOSRD
preplace port port-id_start_ram_reader -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_has_data -pg 1 -lvl 3 -x 730 -y 500 -defaultsOSRD
preplace port port-id_inflow_done -pg 1 -lvl 3 -x 730 -y 520 -defaultsOSRD
preplace port port-id_overflow_0 -pg 1 -lvl 3 -x 730 -y 560 -defaultsOSRD
preplace port port-id_mux_select -pg 1 -lvl 3 -x 730 -y 580 -defaultsOSRD
preplace port port-id_has_data1 -pg 1 -lvl 3 -x 730 -y 100 -defaultsOSRD
preplace port port-id_inflow_done1 -pg 1 -lvl 3 -x 730 -y 340 -defaultsOSRD
preplace port port-id_overflow_1 -pg 1 -lvl 3 -x 730 -y 380 -defaultsOSRD
preplace port port-id_ram_reader_idle1 -pg 1 -lvl 3 -x 730 -y 400 -defaultsOSRD
preplace port port-id_start_ram_reader1 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 3 -x 730 -y 230 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 3 -x 730 -y 540 -defaultsOSRD
preplace portBus hwm_1 -pg 1 -lvl 3 -x 730 -y 360 -defaultsOSRD
preplace inst ram -pg 1 -lvl 2 -x 560 -y 240 -defaultsOSRD
preplace inst channel_0 -pg 1 -lvl 1 -x 200 -y 500 -defaultsOSRD
preplace inst channel_1 -pg 1 -lvl 1 -x 200 -y 120 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 2 40 260 430
preplace netloc resetn_1 1 0 2 30 280 420
preplace netloc ram_hbm_temp 1 2 1 NJ 230
preplace netloc ram_hbm_cattrip 1 2 1 NJ 250
preplace netloc switch_ctrl_0_inflow_q 1 0 1 20 140n
preplace netloc channel_0_ram_reader_idle 1 1 2 NJ 480 NJ
preplace netloc start_ram_reader_0 1 0 1 NJ 540
preplace netloc stream_to_ram_0_has_data 1 1 2 NJ 500 NJ
preplace netloc stream_to_ram_0_done 1 1 2 NJ 520 NJ
preplace netloc channel_0_high_water_mark 1 1 2 NJ 540 NJ
preplace netloc channel_0_overflow 1 1 2 NJ 560 NJ
preplace netloc channel_0_switch_select 1 1 2 NJ 580 NJ
preplace netloc stream_to_ram_1_has_data 1 1 2 380J 100 NJ
preplace netloc stream_to_ram_1_done 1 1 2 390J 370 690J
preplace netloc channel_1_high_water_mark 1 1 2 380J 380 700J
preplace netloc channel_1_overflow 1 1 2 370J 390 710J
preplace netloc channel_1_idle 1 1 2 360J 400 NJ
preplace netloc switch_ctrl_ram_reader_start1 1 0 1 NJ 160
preplace netloc WR_AXI_2 1 1 1 430 50n
preplace netloc RD_AXI_2 1 1 1 420 90n
preplace netloc WR_AXI_1 1 1 1 400 200n
preplace netloc RD_AXI_1 1 1 1 410 220n
preplace netloc hbm_refclk_1 1 0 2 NJ 240 NJ
preplace netloc axis_switch_axis_out0 1 0 1 NJ 460
preplace netloc channel_0_AXIS_OUT 1 1 2 NJ 420 NJ
preplace netloc axis_switch_axis_out1 1 0 1 NJ 80
preplace netloc channel_1_AXIS_OUT 1 1 2 NJ 70 NJ
levelinfo -pg 1 0 200 560 730
pagesize -pg 1 -db -bbox -sgen -180 0 900 630
"
}
0
