****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RRS_1
Version: B-2008.09
Date   : Mon May 14 22:36:16 2012
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dout[0] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RRS_1              8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              1.50       1.50
  counter_reg[1]/CLK (DFFX1)               0.00       1.50 r
  counter_reg[1]/Q (DFFX1)                 0.92       2.42 r
  U28/Q (AND2X1)                           0.68       3.10 r
  U26/Q (OR2X1)                            0.45       3.55 r
  U25/QN (NOR2X2)                          0.37       3.92 f
  U29/Q (AO221X1)                          0.74       4.66 f
  dout[0] (out)                            0.00       4.66 f
  data arrival time                                   4.66

  clock clock (rise edge)                 10.00      10.00
  clock network delay (ideal)              1.50      11.50
  clock uncertainty                       -0.30      11.20
  output external delay                   -1.00      10.20
  data required time                                 10.20
  -----------------------------------------------------------
  data required time                                 10.20
  data arrival time                                  -4.66
  -----------------------------------------------------------
  slack (MET)                                         5.54
