
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_574 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](add12u_574_pdk45.v)] [[C](add12u_574.c)] |
| add12u_88C | 0.0061 | 0.012 | 50.00 | 0.017 | 0.5 |  [[Verilog<sub>generic</sub>](add12u_88C.v)]  [[C](add12u_88C.c)] |
| add12u_4B7 | 0.018 | 0.049 | 81.25 | 0.051 | 3.5 |   [[Verilog<sub>PDK45</sub>](add12u_4B7_pdk45.v)] [[C](add12u_4B7.c)] |
| add12u_767 | 0.049 | 0.098 | 96.88 | 0.14 | 21 |   [[Verilog<sub>PDK45</sub>](add12u_767_pdk45.v)] [[C](add12u_767.c)] |
| add12u_3EC | 0.13 | 0.44 | 97.22 | 0.37 | 180 |  [[Verilog<sub>generic</sub>](add12u_3EC.v)]  [[C](add12u_3EC.c)] |
| add12u_7A5 | 0.39 | 0.78 | 99.95 | 1.08 | 1242 |   [[Verilog<sub>PDK45</sub>](add12u_7A5_pdk45.v)] [[C](add12u_7A5.c)] |
| add12u_FB8 | 0.78 | 1.56 | 99.90 | 2.15 | 4990 |   [[Verilog<sub>PDK45</sub>](add12u_FB8_pdk45.v)] [[C](add12u_FB8.c)] |
| add12u_0A0 | 3.20 | 7.71 | 99.91 | 8.54 | 92047 |  [[Verilog<sub>generic</sub>](add12u_0A0.v)]  [[C](add12u_0A0.c)] |
| add12u_6C0 | 6.25 | 12.50 | 100.00 | 16.24 | 325756 |   [[Verilog<sub>PDK45</sub>](add12u_6C0_pdk45.v)] [[C](add12u_6C0.c)] |
| add12u_B42 | 12.50 | 25.00 | 100.00 | 30.62 | 13015.54e2 |  [[Verilog<sub>generic</sub>](add12u_B42.v)]  [[C](add12u_B42.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             