// Created by IP Generator (Version 2022.1 build 99559)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


udp_shift_register the_instance_name (
  .din(din),      // input [7:0]
  .clk(clk),      // input
  .rst(rst),      // input
  .dout(dout)     // output [7:0]
);
