

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
4c078f3fa8cbfa2a2990ee5962e7bdbb  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x5574a46a9f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x5574a46a9dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 11235
gpu_sim_insn = 1245360
gpu_ipc =     110.8465
gpu_tot_sim_cycle = 11235
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     110.8465
gpu_tot_issued_cta = 128
gpu_occupancy = 62.1563% 
gpu_tot_occupancy = 62.1563% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1875
partiton_level_parallism_total  =       0.1875
partiton_level_parallism_util =       7.9211
partiton_level_parallism_util_total  =       7.9211
L2_BW  =       8.5038 GB/Sec
L2_BW_total  =       8.5038 GB/Sec
gpu_total_sim_rate=415120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
219, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30844	W0_Idle:21782	W0_Scoreboard:25103	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:9381	WS1:9218	WS2:9216	WS3:9252	
dual_issue_nums: WS0:523	WS1:511	WS2:512	WS3:494	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
maxmflatency = 266 
max_icnt2mem_latency = 33 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 139 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	768 	1002 	330 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        3958    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2578    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       149       151       153         0         0         0         0         0         0         0         0
dram[1]:        136         0         0         0       149       139       153       156         0         0         0       136       136       136         0         0
dram[2]:          0         0         0         0         0       155       156       162       136         0         0         0         0       136         0       136
dram[3]:        266         0         0         0       141       141       162       152         0         0         0         0         0         0         0         0
dram[4]:        136         0         0         0       146       142       155       157       136         0       136         0         0         0         0         0
dram[5]:          0         0         0         0       139       137       149       150         0         0       136         0         0         0         0         0
dram[6]:          0         0         0         0       156       140       152       156         0       136         0         0       136         0         0         0
dram[7]:          0         0         0         0       156       141       151       153         0         0       136         0         0         0         0         0
dram[8]:          0         0         0       136       147       138       153       149         0         0         0         0       136         0       136         0
dram[9]:          0         0         0       136       139       149       162       156       136       136         0       136         0         0         0         0
dram[10]:          0         0         0         0       151       139       157       154       136         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       137       140       152       161         0         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19819 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001009
n_activity=52 dram_eff=0.03846
bk0: 0a 19821i bk1: 0a 19822i bk2: 0a 19822i bk3: 0a 19822i bk4: 1a 19805i bk5: 0a 19820i bk6: 0a 19820i bk7: 0a 19820i bk8: 0a 19820i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 19821 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19803 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19819 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19819 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001009
n_activity=52 dram_eff=0.03846
bk0: 1a 19805i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 19821 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19803 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19819 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19821 n_nop=19821 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19821i bk1: 0a 19821i bk2: 0a 19821i bk3: 0a 19821i bk4: 0a 19821i bk5: 0a 19821i bk6: 0a 19821i bk7: 0a 19821i bk8: 0a 19821i bk9: 0a 19821i bk10: 0a 19821i bk11: 0a 19821i bk12: 0a 19821i bk13: 0a 19821i bk14: 0a 19821i bk15: 0a 19821i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19821 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19821 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19821 
n_nop = 19821 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 1, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2107
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2107
icnt_total_pkts_simt_to_mem=2107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.75154
	minimum = 5
	maximum = 31
Network latency average = 6.75154
	minimum = 5
	maximum = 31
Slowest packet = 2126
Flit latency average = 6.75154
	minimum = 5
	maximum = 31
Slowest flit = 2126
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00721304
	minimum = 0.00542946 (at node 38)
	maximum = 0.0109479 (at node 0)
Accepted packet rate average = 0.00721304
	minimum = 0.00542946 (at node 38)
	maximum = 0.0109479 (at node 0)
Injected flit rate average = 0.00721304
	minimum = 0.00542946 (at node 38)
	maximum = 0.0109479 (at node 0)
Accepted flit rate average= 0.00721304
	minimum = 0.00542946 (at node 38)
	maximum = 0.0109479 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.75154 (1 samples)
	minimum = 5 (1 samples)
	maximum = 31 (1 samples)
Network latency average = 6.75154 (1 samples)
	minimum = 5 (1 samples)
	maximum = 31 (1 samples)
Flit latency average = 6.75154 (1 samples)
	minimum = 5 (1 samples)
	maximum = 31 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00721304 (1 samples)
	minimum = 0.00542946 (1 samples)
	maximum = 0.0109479 (1 samples)
Accepted packet rate average = 0.00721304 (1 samples)
	minimum = 0.00542946 (1 samples)
	maximum = 0.0109479 (1 samples)
Injected flit rate average = 0.00721304 (1 samples)
	minimum = 0.00542946 (1 samples)
	maximum = 0.0109479 (1 samples)
Accepted flit rate average = 0.00721304 (1 samples)
	minimum = 0.00542946 (1 samples)
	maximum = 0.0109479 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 415120 (inst/sec)
gpgpu_simulation_rate = 3745 (cycle/sec)
gpgpu_silicon_slowdown = 378371x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5975
gpu_sim_insn = 1114192
gpu_ipc =     186.4756
gpu_tot_sim_cycle = 17210
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     137.1035
gpu_tot_issued_cta = 256
gpu_occupancy = 72.0375% 
gpu_tot_occupancy = 66.2198% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3481
partiton_level_parallism_total  =       0.2433
partiton_level_parallism_util =       5.8924
partiton_level_parallism_util_total  =       6.7641
L2_BW  =      15.7850 GB/Sec
L2_BW_total  =      11.0317 GB/Sec
gpu_total_sim_rate=589888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
238, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 40, 51, 40, 40, 40, 40, 40, 40, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 39, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50212	W0_Idle:27203	W0_Scoreboard:47007	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:17624	WS1:17459	WS2:17453	WS3:17473	
dual_issue_nums: WS0:1026	WS1:1015	WS2:1007	WS3:997	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
maxmflatency = 266 
max_icnt2mem_latency = 33 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 9 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1748 	1832 	600 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        4094    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2578    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       149       151       153       153       150       147       149         0         0         0         0
dram[1]:        136         0         0         0       149       139       153       156       147       155       150       153       136       136         0         0
dram[2]:          0         0         0         0         0       155       156       162       150       153       148       147         0       136         0       136
dram[3]:        266         0         0         0       141       141       162       152       151       149       142       153         0         0         0         0
dram[4]:        136         0         0         0       146       142       155       157       158       157       149       143         0         0         0         0
dram[5]:          0         0         0         0       139       137       149       150       157       153       145       153         0         0         0         0
dram[6]:          0         0         0         0       156       140       152       156       152       153       142       147       136         0         0         0
dram[7]:          0         0         0         0       156       141       151       153       158       148       157       146         0         0         0         0
dram[8]:          0         0         0       136       147       138       153       149       158       158       155       153       136         0       136         0
dram[9]:          0         0         0       136       139       149       162       156       152       158       155       155         0         0         0         0
dram[10]:          0         0         0         0       151       139       157       154       152       159       143       150         0         0         0         0
dram[11]:          0         0         0         0       137       140       152       161       152       144       158       153         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30359 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.587e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30361i bk1: 0a 30362i bk2: 0a 30362i bk3: 0a 30362i bk4: 1a 30345i bk5: 0a 30360i bk6: 0a 30360i bk7: 0a 30360i bk8: 0a 30360i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 30361 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30343 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30359 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30359 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.587e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 30345i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 30361 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30343 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30359 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30361 n_nop=30361 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30361i bk1: 0a 30361i bk2: 0a 30361i bk3: 0a 30361i bk4: 0a 30361i bk5: 0a 30361i bk6: 0a 30361i bk7: 0a 30361i bk8: 0a 30361i bk9: 0a 30361i bk10: 0a 30361i bk11: 0a 30361i bk12: 0a 30361i bk13: 0a 30361i bk14: 0a 30361i bk15: 0a 30361i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30361 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30361 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30361 
n_nop = 30361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 182, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 183, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4187
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4187
icnt_total_pkts_simt_to_mem=4187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.5113
	minimum = 5
	maximum = 28
Network latency average = 6.5113
	minimum = 5
	maximum = 28
Slowest packet = 6270
Flit latency average = 6.5113
	minimum = 5
	maximum = 28
Slowest flit = 6270
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133891
	minimum = 0.0107113 (at node 1)
	maximum = 0.0207531 (at node 43)
Accepted packet rate average = 0.0133891
	minimum = 0.0107113 (at node 1)
	maximum = 0.0207531 (at node 43)
Injected flit rate average = 0.0133891
	minimum = 0.0107113 (at node 1)
	maximum = 0.0207531 (at node 43)
Accepted flit rate average= 0.0133891
	minimum = 0.0107113 (at node 1)
	maximum = 0.0207531 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.63142 (2 samples)
	minimum = 5 (2 samples)
	maximum = 29.5 (2 samples)
Network latency average = 6.63142 (2 samples)
	minimum = 5 (2 samples)
	maximum = 29.5 (2 samples)
Flit latency average = 6.63142 (2 samples)
	minimum = 5 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0103011 (2 samples)
	minimum = 0.00807038 (2 samples)
	maximum = 0.0158505 (2 samples)
Accepted packet rate average = 0.0103011 (2 samples)
	minimum = 0.00807038 (2 samples)
	maximum = 0.0158505 (2 samples)
Injected flit rate average = 0.0103011 (2 samples)
	minimum = 0.00807038 (2 samples)
	maximum = 0.0158505 (2 samples)
Accepted flit rate average = 0.0103011 (2 samples)
	minimum = 0.00807038 (2 samples)
	maximum = 0.0158505 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 589888 (inst/sec)
gpgpu_simulation_rate = 4302 (cycle/sec)
gpgpu_silicon_slowdown = 329381x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12729
gpu_sim_insn = 1246360
gpu_ipc =      97.9150
gpu_tot_sim_cycle = 29939
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     120.4420
gpu_tot_issued_cta = 384
gpu_occupancy = 32.4263% 
gpu_tot_occupancy = 47.9105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1904
partiton_level_parallism_total  =       0.2208
partiton_level_parallism_util =       3.6561
partiton_level_parallism_util_total  =       5.1568
L2_BW  =       8.6349 GB/Sec
L2_BW_total  =      10.0127 GB/Sec
gpu_total_sim_rate=515130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
259, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 61, 72, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81280	W0_Idle:153931	W0_Scoreboard:83629	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:27371	WS1:27067	WS2:26756	WS3:26843	
dual_issue_nums: WS0:1559	WS1:1544	WS2:1522	WS3:1510	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
maxmflatency = 266 
max_icnt2mem_latency = 33 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 139 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6608 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3073 	2519 	1012 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6973    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       25526    none      none      none      none      none      none      none      none  
dram[3]:       2578    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       150       151       158       153       150       147       149       136       136       136       136
dram[1]:        136         0         0         0       151       140       156       156       147       155       150       153       136       136         0         0
dram[2]:        136       136         0         0         0       160       156       258       150       153       148       147         0       136         0       136
dram[3]:        266         0         0       136       145       154       162       154       151       149       142       153       136         0         0       136
dram[4]:        136         0         0         0       146       157       160       157       158       157       149       143       136       136         0         0
dram[5]:          0         0         0       136       143       146       153       160       157       153       145       153       136       136         0         0
dram[6]:          0         0         0         0       156       154       154       158       152       153       142       147       136         0         0       136
dram[7]:          0       136         0       136       158       149       155       154       158       148       157       146       136       136         0         0
dram[8]:          0       136       136       136       155       143       157       156       158       158       155       153       136       136       136       136
dram[9]:          0         0       137       136       150       150       162       156       152       158       155       155       136       136         0         0
dram[10]:          0       136         0         0       151       152       157       154       152       159       143       150       136         0       136       136
dram[11]:          0         0         0       136       141       148       153       161       152       144       158       153       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52815 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.787e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 52817i bk1: 0a 52818i bk2: 0a 52818i bk3: 0a 52818i bk4: 1a 52801i bk5: 0a 52816i bk6: 0a 52816i bk7: 0a 52816i bk8: 0a 52816i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52817 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52799 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52815 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52815 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.787e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 52817i bk1: 0a 52818i bk2: 0a 52818i bk3: 0a 52818i bk4: 0a 52818i bk5: 0a 52818i bk6: 0a 52818i bk7: 1a 52801i bk8: 0a 52816i bk9: 0a 52816i bk10: 0a 52816i bk11: 0a 52816i bk12: 0a 52816i bk13: 0a 52816i bk14: 0a 52816i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52817 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52799 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52815 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52815 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.787e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 52801i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52817 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52799 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52815 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52817 n_nop=52817 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52817i bk1: 0a 52817i bk2: 0a 52817i bk3: 0a 52817i bk4: 0a 52817i bk5: 0a 52817i bk6: 0a 52817i bk7: 0a 52817i bk8: 0a 52817i bk9: 0a 52817i bk10: 0a 52817i bk11: 0a 52817i bk12: 0a 52817i bk13: 0a 52817i bk14: 0a 52817i bk15: 0a 52817i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52817 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52817 
n_nop = 52817 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 297, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 336, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 317, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 275, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6611
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6611
icnt_total_pkts_simt_to_mem=6611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.66295
	minimum = 5
	maximum = 29
Network latency average = 6.66295
	minimum = 5
	maximum = 29
Slowest packet = 10507
Flit latency average = 6.66295
	minimum = 5
	maximum = 29
Slowest flit = 10507
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00732428
	minimum = 0.00502789 (at node 0)
	maximum = 0.0121769 (at node 8)
Accepted packet rate average = 0.00732428
	minimum = 0.00502789 (at node 0)
	maximum = 0.0121769 (at node 8)
Injected flit rate average = 0.00732428
	minimum = 0.00502789 (at node 0)
	maximum = 0.0121769 (at node 8)
Accepted flit rate average= 0.00732428
	minimum = 0.00502789 (at node 0)
	maximum = 0.0121769 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.64193 (3 samples)
	minimum = 5 (3 samples)
	maximum = 29.3333 (3 samples)
Network latency average = 6.64193 (3 samples)
	minimum = 5 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 6.64193 (3 samples)
	minimum = 5 (3 samples)
	maximum = 29.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00930881 (3 samples)
	minimum = 0.00705622 (3 samples)
	maximum = 0.014626 (3 samples)
Accepted packet rate average = 0.00930881 (3 samples)
	minimum = 0.00705622 (3 samples)
	maximum = 0.014626 (3 samples)
Injected flit rate average = 0.00930881 (3 samples)
	minimum = 0.00705622 (3 samples)
	maximum = 0.014626 (3 samples)
Accepted flit rate average = 0.00930881 (3 samples)
	minimum = 0.00705622 (3 samples)
	maximum = 0.014626 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 515130 (inst/sec)
gpgpu_simulation_rate = 4277 (cycle/sec)
gpgpu_silicon_slowdown = 331306x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6067
gpu_sim_insn = 1114592
gpu_ipc =     183.7139
gpu_tot_sim_cycle = 36006
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     131.1033
gpu_tot_issued_cta = 512
gpu_occupancy = 67.1221% 
gpu_tot_occupancy = 51.1595% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3679
partiton_level_parallism_total  =       0.2456
partiton_level_parallism_util =       4.6597
partiton_level_parallism_util_total  =       5.0216
L2_BW  =      16.6817 GB/Sec
L2_BW_total  =      11.1364 GB/Sec
gpu_total_sim_rate=524500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
278, 80, 79, 80, 80, 80, 80, 80, 80, 80, 80, 91, 91, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 91, 80, 80, 80, 80, 80, 91, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 80, 80, 80, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100535	W0_Idle:166018	W0_Scoreboard:105101	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:35708	WS1:35435	WS2:35060	WS3:35196	
dual_issue_nums: WS0:2059	WS1:2045	WS2:2022	WS3:2013	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
maxmflatency = 266 
max_icnt2mem_latency = 33 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 139 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8840 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4310 	3266 	1241 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6973    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       25934    none      none      none      none      none      none      none      none  
dram[3]:       2578    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       150       151       158       160       159       147       153       136       136       136       136
dram[1]:        136         0         0         0       151       140       156       156       161       162       150       153       136       136         0         0
dram[2]:        136       136         0         0         0       160       156       258       162       160       148       147         0       136         0       136
dram[3]:        266         0         0       136       145       154       162       154       153       155       142       153       136         0         0       136
dram[4]:        136         0         0         0       146       157       160       157       162       158       149       143       136       136         0         0
dram[5]:          0         0         0       136       143       146       153       160       162       162       145       153       136       136         0         0
dram[6]:          0         0         0         0       156       154       154       158       159       161       144       150       136         0         0       136
dram[7]:          0       136         0       136       158       149       155       154       162       150       157       146       136       136         0         0
dram[8]:          0       136       136       136       155       143       157       156       159       162       155       153       136       136       136       136
dram[9]:          0         0       137       136       150       150       162       156       158       162       155       155       138       136         0         0
dram[10]:          0       136         0         0       151       152       157       154       154       159       143       150       136         0       136       136
dram[11]:          0         0         0       136       141       148       153       161       161       151       158       153       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63518 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.149e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 63520i bk1: 0a 63521i bk2: 0a 63521i bk3: 0a 63521i bk4: 1a 63504i bk5: 0a 63519i bk6: 0a 63519i bk7: 0a 63519i bk8: 0a 63519i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 63520 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 63502 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63518 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63518 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.149e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 63520i bk1: 0a 63521i bk2: 0a 63521i bk3: 0a 63521i bk4: 0a 63521i bk5: 0a 63521i bk6: 0a 63521i bk7: 1a 63504i bk8: 0a 63519i bk9: 0a 63519i bk10: 0a 63519i bk11: 0a 63519i bk12: 0a 63519i bk13: 0a 63519i bk14: 0a 63519i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 63520 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 63502 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63518 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63518 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.149e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 63504i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 63520 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 63502 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63518 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=63520 n_nop=63520 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 63520i bk1: 0a 63520i bk2: 0a 63520i bk3: 0a 63520i bk4: 0a 63520i bk5: 0a 63520i bk6: 0a 63520i bk7: 0a 63520i bk8: 0a 63520i bk9: 0a 63520i bk10: 0a 63520i bk11: 0a 63520i bk12: 0a 63520i bk13: 0a 63520i bk14: 0a 63520i bk15: 0a 63520i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 63520 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 63520 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63520 
n_nop = 63520 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 379, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 434, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 424, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 319, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8843
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8843
icnt_total_pkts_simt_to_mem=8843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.3862
	minimum = 5
	maximum = 31
Network latency average = 6.3862
	minimum = 5
	maximum = 31
Slowest packet = 14980
Flit latency average = 6.3862
	minimum = 5
	maximum = 31
Slowest flit = 14980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141497
	minimum = 0.0105489 (at node 3)
	maximum = 0.0229108 (at node 41)
Accepted packet rate average = 0.0141497
	minimum = 0.0105489 (at node 3)
	maximum = 0.0229108 (at node 41)
Injected flit rate average = 0.0141497
	minimum = 0.0105489 (at node 3)
	maximum = 0.0229108 (at node 41)
Accepted flit rate average= 0.0141497
	minimum = 0.0105489 (at node 3)
	maximum = 0.0229108 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.578 (4 samples)
	minimum = 5 (4 samples)
	maximum = 29.75 (4 samples)
Network latency average = 6.578 (4 samples)
	minimum = 5 (4 samples)
	maximum = 29.75 (4 samples)
Flit latency average = 6.578 (4 samples)
	minimum = 5 (4 samples)
	maximum = 29.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.010519 (4 samples)
	minimum = 0.00792938 (4 samples)
	maximum = 0.0166972 (4 samples)
Accepted packet rate average = 0.010519 (4 samples)
	minimum = 0.00792938 (4 samples)
	maximum = 0.0166972 (4 samples)
Injected flit rate average = 0.010519 (4 samples)
	minimum = 0.00792938 (4 samples)
	maximum = 0.0166972 (4 samples)
Accepted flit rate average = 0.010519 (4 samples)
	minimum = 0.00792938 (4 samples)
	maximum = 0.0166972 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 524500 (inst/sec)
gpgpu_simulation_rate = 4000 (cycle/sec)
gpgpu_silicon_slowdown = 354250x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14926
gpu_sim_insn = 1252440
gpu_ipc =      83.9100
gpu_tot_sim_cycle = 50932
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     117.2729
gpu_tot_issued_cta = 640
gpu_occupancy = 13.5400% 
gpu_tot_occupancy = 30.3443% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2929
partiton_level_parallism_total  =       0.2595
partiton_level_parallism_util =       1.9234
partiton_level_parallism_util_total  =       3.2759
L2_BW  =      13.2818 GB/Sec
L2_BW_total  =      11.7651 GB/Sec
gpu_total_sim_rate=459457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
299, 101, 100, 101, 354, 101, 101, 101, 101, 101, 101, 112, 112, 101, 101, 101, 101, 101, 101, 101, 100, 101, 101, 112, 101, 101, 101, 101, 101, 112, 101, 101, 101, 178, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 100, 101, 101, 101, 101, 101, 101, 101, 101, 100, 101, 101, 101, 101, 101, 101, 101, 101, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131774	W0_Idle:628244	W0_Scoreboard:210740	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:46665	WS1:46685	WS2:45376	WS3:46287	
dual_issue_nums: WS0:2674	WS1:2674	WS2:2587	WS3:2638	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
maxmflatency = 268 
max_icnt2mem_latency = 44 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 138 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13206 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7499 	4082 	1590 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16790    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2706    none      none      none       18219    none       38155    none      none      none      none      none      none      none      none  
dram[3]:       4618    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       27081    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       19837    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5448    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       150       155       159       160       159       147       153       136       136       136       136
dram[1]:        136       136       136       136       151       141       157       156       161       162       150       153       137       136       136       136
dram[2]:        136       258       144       136       136       259       169       258       162       160       148       147       136       136       136       136
dram[3]:        266       136       136       136       145       154       172       155       153       155       142       153       136       136       136       136
dram[4]:        136       136       136       136       146       157       160       258       162       158       149       143       136       136       136       137
dram[5]:        136       137       136       136       143       155       161       160       162       162       145       153       137       136         0       136
dram[6]:        137       136       136       136       156       163       160       173       159       161       144       150       136       136       136       136
dram[7]:          0       136       137       136       158       268       162       172       162       150       157       146       136       136       136       136
dram[8]:        136       136       136       136       155       143       159       169       159       162       155       153       137       136       136       136
dram[9]:        136         0       137       136       150       156       170       156       158       162       155       155       138       137       258       136
dram[10]:        136       136       137       136       151       152       157       154       154       159       143       150       136       136       136       136
dram[11]:        136       136       136       136       258       148       160       161       161       151       158       153       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 89853i bk1: 0a 89854i bk2: 0a 89854i bk3: 0a 89854i bk4: 1a 89837i bk5: 0a 89852i bk6: 0a 89852i bk7: 0a 89852i bk8: 0a 89852i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89853 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 89853i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 89853 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89847 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.678e-05
n_activity=121 dram_eff=0.04959
bk0: 0a 89854i bk1: 1a 89838i bk2: 0a 89853i bk3: 0a 89854i bk4: 0a 89854i bk5: 1a 89837i bk6: 0a 89852i bk7: 1a 89836i bk8: 0a 89851i bk9: 0a 89852i bk10: 0a 89852i bk11: 0a 89852i bk12: 0a 89852i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 89853 
util_bw = 6 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 89800 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89847 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 89837i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 89853i bk1: 0a 89854i bk2: 0a 89854i bk3: 0a 89854i bk4: 0a 89854i bk5: 0a 89854i bk6: 0a 89854i bk7: 1a 89837i bk8: 0a 89852i bk9: 0a 89852i bk10: 0a 89852i bk11: 0a 89852i bk12: 0a 89852i bk13: 0a 89852i bk14: 0a 89852i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89853 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 89853i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89853 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89853 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 89853i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89853 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 89853i bk1: 0a 89854i bk2: 0a 89854i bk3: 0a 89854i bk4: 0a 89854i bk5: 1a 89837i bk6: 0a 89852i bk7: 0a 89852i bk8: 0a 89852i bk9: 0a 89852i bk10: 0a 89852i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89853 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 89853i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89853 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 89852i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89854i bk14: 1a 89837i bk15: 0a 89852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89853 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 89853i bk1: 0a 89853i bk2: 0a 89853i bk3: 0a 89853i bk4: 0a 89853i bk5: 0a 89853i bk6: 0a 89853i bk7: 0a 89853i bk8: 0a 89853i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89853 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89853 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=89853 n_nop=89851 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.226e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 89853i bk1: 0a 89854i bk2: 0a 89854i bk3: 0a 89854i bk4: 1a 89837i bk5: 0a 89852i bk6: 0a 89852i bk7: 0a 89852i bk8: 0a 89852i bk9: 0a 89853i bk10: 0a 89853i bk11: 0a 89853i bk12: 0a 89853i bk13: 0a 89853i bk14: 0a 89853i bk15: 0a 89853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 89853 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 89835 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89853 
n_nop = 89851 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 513, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 495, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 546, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 572, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 597, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 597, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 614, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 589, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 554, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 651, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 595, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 528, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 525, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13215
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0007
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13215
icnt_total_pkts_simt_to_mem=13215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.9228
	minimum = 5
	maximum = 42
Network latency average = 5.9228
	minimum = 5
	maximum = 42
Slowest packet = 19607
Flit latency average = 5.9228
	minimum = 5
	maximum = 42
Slowest flit = 19607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112658
	minimum = 0.00428782 (at node 23)
	maximum = 0.0190272 (at node 18)
Accepted packet rate average = 0.0112658
	minimum = 0.00428782 (at node 23)
	maximum = 0.0190272 (at node 18)
Injected flit rate average = 0.0112658
	minimum = 0.00428782 (at node 23)
	maximum = 0.0190272 (at node 18)
Accepted flit rate average= 0.0112658
	minimum = 0.00428782 (at node 23)
	maximum = 0.0190272 (at node 18)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.44696 (5 samples)
	minimum = 5 (5 samples)
	maximum = 32.2 (5 samples)
Network latency average = 6.44696 (5 samples)
	minimum = 5 (5 samples)
	maximum = 32.2 (5 samples)
Flit latency average = 6.44696 (5 samples)
	minimum = 5 (5 samples)
	maximum = 32.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0106684 (5 samples)
	minimum = 0.00720107 (5 samples)
	maximum = 0.0171632 (5 samples)
Accepted packet rate average = 0.0106684 (5 samples)
	minimum = 0.00720107 (5 samples)
	maximum = 0.0171632 (5 samples)
Injected flit rate average = 0.0106684 (5 samples)
	minimum = 0.00720107 (5 samples)
	maximum = 0.0171632 (5 samples)
Accepted flit rate average = 0.0106684 (5 samples)
	minimum = 0.00720107 (5 samples)
	maximum = 0.0171632 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 459457 (inst/sec)
gpgpu_simulation_rate = 3917 (cycle/sec)
gpgpu_silicon_slowdown = 361756x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6105
gpu_sim_insn = 1117092
gpu_ipc =     182.9799
gpu_tot_sim_cycle = 57037
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     124.3059
gpu_tot_issued_cta = 768
gpu_occupancy = 62.8857% 
gpu_tot_occupancy = 32.9213% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5111
partiton_level_parallism_total  =       0.2864
partiton_level_parallism_util =       4.4571
partiton_level_parallism_util_total  =       3.4506
L2_BW  =      23.1733 GB/Sec
L2_BW_total  =      12.9862 GB/Sec
gpu_total_sim_rate=472669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
318, 120, 119, 120, 373, 120, 120, 120, 120, 131, 120, 131, 131, 120, 120, 120, 120, 120, 120, 120, 130, 120, 120, 131, 120, 120, 120, 119, 131, 142, 120, 120, 120, 197, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 119, 120, 120, 120, 131, 120, 120, 120, 120, 130, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152061	W0_Idle:649706	W0_Scoreboard:231556	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:55612	WS1:55634	WS2:54373	WS3:55196	
dual_issue_nums: WS0:3177	WS1:3176	WS2:3087	WS3:3138	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
maxmflatency = 268 
max_icnt2mem_latency = 113 
maxmrqlatency = 1 
max_icnt2sh_latency = 7 
averagemflatency = 140 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16326 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8830 	5034 	2076 	271 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16944    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2706    none      none      none       19322    none       39642    none      none      none      none      none      none      none      none  
dram[3]:       4618    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       27766    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       20517    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5601    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       150       155       239       235       192       200       198       189       149       136       136
dram[1]:        136       136       136       136       151       141       157       202       179       199       232       238       224       183       136       136
dram[2]:        136       258       144       136       136       259       169       258       188       167       203       232       151       143       136       136
dram[3]:        266       136       136       136       146       154       205       165       209       229       191       238       199       161       136       136
dram[4]:        136       136       136       136       147       157       228       258       205       190       189       175       173       203       136       137
dram[5]:        136       137       136       136       143       155       161       191       193       236       175       231       167       188         0       136
dram[6]:        137       136       136       136       156       163       219       223       242       239       187       208       216       155       136       136
dram[7]:          0       136       137       136       180       268       193       179       220       238       206       162       204       216       136       136
dram[8]:        136       136       136       136       155       146       159       169       198       237       203       241       178       158       136       136
dram[9]:        136         0       137       136       150       156       183       205       235       189       207       182       186       213       258       136
dram[10]:        136       136       137       136       155       152       217       238       206       193       152       220       205       188       136       136
dram[11]:        136       136       136       136       258       148       160       170       219       155       209       200       136       146         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=93959467219616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 100623i bk1: 0a 100624i bk2: 0a 100624i bk3: 0a 100624i bk4: 1a 100607i bk5: 0a 100622i bk6: 0a 100622i bk7: 0a 100622i bk8: 0a 100622i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 93959467219616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100623 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 100623i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 100623 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100623 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100617 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.963e-05
n_activity=121 dram_eff=0.04959
bk0: 0a 100624i bk1: 1a 100608i bk2: 0a 100623i bk3: 0a 100624i bk4: 0a 100624i bk5: 1a 100607i bk6: 0a 100622i bk7: 1a 100606i bk8: 0a 100621i bk9: 0a 100622i bk10: 0a 100622i bk11: 0a 100622i bk12: 0a 100622i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 100623 
util_bw = 6 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 100570 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100617 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 100607i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 100623i bk1: 0a 100624i bk2: 0a 100624i bk3: 0a 100624i bk4: 0a 100624i bk5: 0a 100624i bk6: 0a 100624i bk7: 1a 100607i bk8: 0a 100622i bk9: 0a 100622i bk10: 0a 100622i bk11: 0a 100622i bk12: 0a 100622i bk13: 0a 100622i bk14: 0a 100622i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100623 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 100623i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 100623 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100623 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100623 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 100623i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 100623 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100623 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 100623i bk1: 0a 100624i bk2: 0a 100624i bk3: 0a 100624i bk4: 0a 100624i bk5: 1a 100607i bk6: 0a 100622i bk7: 0a 100622i bk8: 0a 100622i bk9: 0a 100622i bk10: 0a 100622i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100623 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 100623i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 100623 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100623 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 100622i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100624i bk14: 1a 100607i bk15: 0a 100622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100623 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 100623i bk1: 0a 100623i bk2: 0a 100623i bk3: 0a 100623i bk4: 0a 100623i bk5: 0a 100623i bk6: 0a 100623i bk7: 0a 100623i bk8: 0a 100623i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 100623 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100623 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=100623 n_nop=100621 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.988e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 100623i bk1: 0a 100624i bk2: 0a 100624i bk3: 0a 100624i bk4: 1a 100607i bk5: 0a 100622i bk6: 0a 100622i bk7: 0a 100622i bk8: 0a 100622i bk9: 0a 100623i bk10: 0a 100623i bk11: 0a 100623i bk12: 0a 100623i bk13: 0a 100623i bk14: 0a 100623i bk15: 0a 100623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 100623 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 100605 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 100623 
n_nop = 100621 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 611, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 681, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 679, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 637, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 727, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 785, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 723, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 591, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1057, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 747, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 789, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 575, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 728, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 703, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 612, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16335
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16335
icnt_total_pkts_simt_to_mem=16335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.56891
	minimum = 5
	maximum = 111
Network latency average = 9.56891
	minimum = 5
	maximum = 111
Slowest packet = 30817
Flit latency average = 9.56891
	minimum = 5
	maximum = 111
Slowest flit = 30817
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.019656
	minimum = 0.013104 (at node 37)
	maximum = 0.0640459 (at node 41)
Accepted packet rate average = 0.019656
	minimum = 0.013104 (at node 37)
	maximum = 0.0640459 (at node 41)
Injected flit rate average = 0.019656
	minimum = 0.013104 (at node 37)
	maximum = 0.0640459 (at node 41)
Accepted flit rate average= 0.019656
	minimum = 0.013104 (at node 37)
	maximum = 0.0640459 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.96728 (6 samples)
	minimum = 5 (6 samples)
	maximum = 45.3333 (6 samples)
Network latency average = 6.96728 (6 samples)
	minimum = 5 (6 samples)
	maximum = 45.3333 (6 samples)
Flit latency average = 6.96728 (6 samples)
	minimum = 5 (6 samples)
	maximum = 45.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0121663 (6 samples)
	minimum = 0.00818489 (6 samples)
	maximum = 0.024977 (6 samples)
Accepted packet rate average = 0.0121663 (6 samples)
	minimum = 0.00818489 (6 samples)
	maximum = 0.024977 (6 samples)
Injected flit rate average = 0.0121663 (6 samples)
	minimum = 0.00818489 (6 samples)
	maximum = 0.024977 (6 samples)
Accepted flit rate average = 0.0121663 (6 samples)
	minimum = 0.00818489 (6 samples)
	maximum = 0.024977 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 472669 (inst/sec)
gpgpu_simulation_rate = 3802 (cycle/sec)
gpgpu_silicon_slowdown = 372698x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 15935
gpu_sim_insn = 1290400
gpu_ipc =      80.9790
gpu_tot_sim_cycle = 72972
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     114.8445
gpu_tot_issued_cta = 896
gpu_occupancy = 16.1655% 
gpu_tot_occupancy = 25.6880% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0324
partiton_level_parallism_total  =       0.4493
partiton_level_parallism_util =       2.6654
partiton_level_parallism_util_total  =       3.0062
L2_BW  =      46.8123 GB/Sec
L2_BW_total  =      20.3729 GB/Sec
gpu_total_sim_rate=419021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
459, 141, 305, 141, 394, 141, 141, 141, 438, 152, 141, 152, 151, 141, 141, 141, 162, 162, 161, 162, 172, 162, 162, 250, 162, 162, 162, 161, 173, 184, 162, 162, 141, 218, 141, 141, 141, 141, 141, 284, 141, 141, 141, 141, 141, 141, 140, 141, 141, 141, 152, 141, 141, 283, 283, 151, 141, 141, 141, 141, 141, 141, 141, 141, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:183966	W0_Idle:1113593	W0_Scoreboard:616651	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:74029	WS1:75334	WS2:74346	WS3:73483	
dual_issue_nums: WS0:4267	WS1:4339	WS2:4273	WS3:4227	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
maxmflatency = 270 
max_icnt2mem_latency = 113 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 138 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32737 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22458 	7459 	2472 	273 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32775 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5933         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5920         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6230         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6263         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5930         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7205    none       11564    none       29941     27271     34841    none      none      none      none      none      none        9388    none      none  
dram[1]:      20811    none       11282    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4674    none      none        9103     17875    none       62221    none       45542    none      none      none      none      none      none  
dram[3]:      14292    none      none      none       21734    none       65154    none      none       41745    none      none      none      none      none        8291
dram[4]:     none      none      none       11976     13524    none      none       49222    none       42899     25388     34399    none      none      none      none  
dram[5]:     none      none       16197      4175    none      none       23125    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       53484    none       97358    none      none      none      none      none      none      none  
dram[7]:       5806    none      none       10075    none       30956    none      none      none      none      none      none      none      none      none        6518
dram[8]:     none      none      none      none      none       15009    none      none       46222     69784    none      none      none       18391    none      none  
dram[9]:      11441    none      none      none      none      none      none       58449    none      none      none      none      none      none       14011    none  
dram[10]:      15099    none      none        9110    none      none      none      none      none      none       20755    none      none      none      none      none  
dram[11]:     none      none      none      none       13239    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       137       266       138       258       258       258       239       235       192       200       198       189       258       137       137
dram[1]:        258       137       258       138       153       141       158       202       179       199       232       238       224       183       137       139
dram[2]:        141       258       144       138       258       259       169       258       188       258       203       232       151       143       139       139
dram[3]:        266       140       139       138       258       154       258       165       209       258       191       238       199       161       138       258
dram[4]:        151       138       144       259       258       157       228       258       205       258       258       258       173       203       139       138
dram[5]:        136       139       258       270       147       155       258       191       193       236       175       231       167       188       140       140
dram[6]:        137       139       137       138       156       163       258       223       258       239       187       208       216       155       136       137
dram[7]:        267       137       139       263       180       268       193       179       220       238       206       162       204       216       137       259
dram[8]:        140       138       139       144       155       258       159       169       258       258       203       241       178       258       139       139
dram[9]:        258       151       138       139       150       156       183       259       235       189       207       182       186       213       258       137
dram[10]:        258       138       139       258       155       152       217       238       206       193       258       220       205       188       137       137
dram[11]:        138       138       138       139       258       152       160       170       219       155       209       200       145       146       137       146
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128721 n_act=7 n_pre=1 n_ref_event=93959467219616 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001087
n_activity=301 dram_eff=0.04651
bk0: 2a 128688i bk1: 0a 128734i bk2: 1a 128720i bk3: 0a 128736i bk4: 1a 128720i bk5: 1a 128718i bk6: 1a 128718i bk7: 0a 128733i bk8: 0a 128733i bk9: 0a 128734i bk10: 0a 128736i bk11: 0a 128737i bk12: 0a 128738i bk13: 1a 128721i bk14: 0a 128737i bk15: 0a 128738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144068
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 128736 
util_bw = 14 
Wasted_Col = 103 
Wasted_Row = 7 
Idle = 128612 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128721 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 93959467219616 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128732 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.107e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 128720i bk1: 0a 128736i bk2: 1a 128719i bk3: 0a 128734i bk4: 0a 128735i bk5: 0a 128736i bk6: 0a 128736i bk7: 0a 128736i bk8: 0a 128736i bk9: 0a 128736i bk10: 0a 128736i bk11: 0a 128736i bk12: 0a 128736i bk13: 0a 128736i bk14: 0a 128737i bk15: 0a 128737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 128736 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 128700 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128732 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128724 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001087
n_activity=253 dram_eff=0.05534
bk0: 0a 128738i bk1: 2a 128722i bk2: 0a 128737i bk3: 0a 128738i bk4: 1a 128721i bk5: 2a 128720i bk6: 0a 128735i bk7: 1a 128719i bk8: 0a 128734i bk9: 1a 128718i bk10: 0a 128733i bk11: 0a 128734i bk12: 0a 128734i bk13: 0a 128735i bk14: 0a 128735i bk15: 0a 128738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 128736 
util_bw = 14 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 128643 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128724 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128726 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.768e-05
n_activity=196 dram_eff=0.05102
bk0: 1a 128718i bk1: 0a 128734i bk2: 0a 128737i bk3: 0a 128738i bk4: 1a 128721i bk5: 0a 128736i bk6: 1a 128720i bk7: 0a 128735i bk8: 0a 128736i bk9: 1a 128719i bk10: 0a 128735i bk11: 0a 128736i bk12: 0a 128736i bk13: 0a 128736i bk14: 0a 128736i bk15: 1a 128719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000078 
total_CMD = 128736 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 128646 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128726 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128723 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001087
n_activity=235 dram_eff=0.05957
bk0: 0a 128738i bk1: 0a 128739i bk2: 0a 128739i bk3: 1a 128722i bk4: 2a 128720i bk5: 0a 128736i bk6: 0a 128736i bk7: 1a 128719i bk8: 0a 128734i bk9: 1a 128718i bk10: 1a 128716i bk11: 1a 128715i bk12: 0a 128732i bk13: 0a 128736i bk14: 0a 128736i bk15: 0a 128738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030000
Bank_Level_Parallism_Col = 1.021053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021053 

BW Util details:
bwutil = 0.000109 
total_CMD = 128736 
util_bw = 14 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 128630 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128723 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128725 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.321e-05
n_activity=224 dram_eff=0.05357
bk0: 0a 128738i bk1: 0a 128739i bk2: 1a 128722i bk3: 3a 128684i bk4: 0a 128734i bk5: 0a 128734i bk6: 2a 128718i bk7: 0a 128734i bk8: 0a 128735i bk9: 0a 128735i bk10: 0a 128736i bk11: 0a 128736i bk12: 0a 128736i bk13: 0a 128736i bk14: 0a 128736i bk15: 0a 128736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011364
Bank_Level_Parallism_Col = 1.014706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014706 

BW Util details:
bwutil = 0.000093 
total_CMD = 128736 
util_bw = 12 
Wasted_Col = 64 
Wasted_Row = 16 
Idle = 128644 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128725 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.76783e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128732 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.107e-05
n_activity=104 dram_eff=0.03846
bk0: 0a 128736i bk1: 0a 128737i bk2: 0a 128737i bk3: 0a 128737i bk4: 0a 128737i bk5: 0a 128737i bk6: 1a 128720i bk7: 0a 128735i bk8: 1a 128719i bk9: 0a 128734i bk10: 0a 128735i bk11: 0a 128735i bk12: 0a 128735i bk13: 0a 128736i bk14: 0a 128736i bk15: 0a 128736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 128736 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 128700 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128732 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128724 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.321e-05
n_activity=248 dram_eff=0.04839
bk0: 3a 128684i bk1: 0a 128736i bk2: 0a 128736i bk3: 1a 128720i bk4: 0a 128735i bk5: 1a 128719i bk6: 0a 128734i bk7: 0a 128735i bk8: 0a 128735i bk9: 0a 128735i bk10: 0a 128735i bk11: 0a 128736i bk12: 0a 128736i bk13: 0a 128738i bk14: 0a 128738i bk15: 1a 128721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 128736 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 128626 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128724 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128728 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.214e-05
n_activity=180 dram_eff=0.04444
bk0: 0a 128734i bk1: 0a 128736i bk2: 0a 128736i bk3: 0a 128738i bk4: 0a 128738i bk5: 1a 128722i bk6: 0a 128737i bk7: 0a 128738i bk8: 1a 128721i bk9: 1a 128719i bk10: 0a 128734i bk11: 0a 128735i bk12: 0a 128735i bk13: 1a 128718i bk14: 0a 128733i bk15: 0a 128734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 128736 
util_bw = 8 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 128664 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128728 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128730 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.661e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 128719i bk1: 0a 128735i bk2: 0a 128737i bk3: 0a 128737i bk4: 0a 128737i bk5: 0a 128737i bk6: 0a 128737i bk7: 1a 128720i bk8: 0a 128735i bk9: 0a 128735i bk10: 0a 128735i bk11: 0a 128735i bk12: 0a 128735i bk13: 0a 128736i bk14: 1a 128720i bk15: 0a 128735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 128736 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 128682 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128730 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128730 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.661e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 128719i bk1: 0a 128736i bk2: 0a 128737i bk3: 1a 128720i bk4: 0a 128735i bk5: 0a 128736i bk6: 0a 128737i bk7: 0a 128737i bk8: 0a 128737i bk9: 0a 128737i bk10: 1a 128720i bk11: 0a 128735i bk12: 0a 128735i bk13: 0a 128735i bk14: 0a 128735i bk15: 0a 128735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 128736 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 128682 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128730 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128736 n_nop=128734 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.554e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 128736i bk1: 0a 128737i bk2: 0a 128737i bk3: 0a 128737i bk4: 1a 128720i bk5: 0a 128735i bk6: 0a 128735i bk7: 0a 128735i bk8: 0a 128735i bk9: 0a 128736i bk10: 0a 128736i bk11: 0a 128736i bk12: 0a 128736i bk13: 0a 128736i bk14: 0a 128736i bk15: 0a 128736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000016 
total_CMD = 128736 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 128718 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128736 
n_nop = 128734 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1422, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1364, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1409, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1150, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1531, Miss = 6, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1357, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1340, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1418, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1717, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1160, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1307, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1683, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1346, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1357, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1435, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1333, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1514, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1261, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1372, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1374, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1458, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32786
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32786
icnt_total_pkts_simt_to_mem=32786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.31332
	minimum = 5
	maximum = 32
Network latency average = 5.31332
	minimum = 5
	maximum = 32
Slowest packet = 34633
Flit latency average = 5.31332
	minimum = 5
	maximum = 32
Slowest flit = 34633
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039707
	minimum = 0.0243489 (at node 0)
	maximum = 0.0584876 (at node 36)
Accepted packet rate average = 0.039707
	minimum = 0.0243489 (at node 0)
	maximum = 0.0584876 (at node 36)
Injected flit rate average = 0.039707
	minimum = 0.0243489 (at node 0)
	maximum = 0.0584876 (at node 36)
Accepted flit rate average= 0.039707
	minimum = 0.0243489 (at node 0)
	maximum = 0.0584876 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.731 (7 samples)
	minimum = 5 (7 samples)
	maximum = 43.4286 (7 samples)
Network latency average = 6.731 (7 samples)
	minimum = 5 (7 samples)
	maximum = 43.4286 (7 samples)
Flit latency average = 6.731 (7 samples)
	minimum = 5 (7 samples)
	maximum = 43.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0161007 (7 samples)
	minimum = 0.010494 (7 samples)
	maximum = 0.0297642 (7 samples)
Accepted packet rate average = 0.0161007 (7 samples)
	minimum = 0.010494 (7 samples)
	maximum = 0.0297642 (7 samples)
Injected flit rate average = 0.0161007 (7 samples)
	minimum = 0.010494 (7 samples)
	maximum = 0.0297642 (7 samples)
Accepted flit rate average = 0.0161007 (7 samples)
	minimum = 0.010494 (7 samples)
	maximum = 0.0297642 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 419021 (inst/sec)
gpgpu_simulation_rate = 3648 (cycle/sec)
gpgpu_silicon_slowdown = 388432x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 6945
gpu_sim_insn = 1132352
gpu_ipc =     163.0456
gpu_tot_sim_cycle = 79917
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     119.0333
gpu_tot_issued_cta = 1024
gpu_occupancy = 54.7595% 
gpu_tot_occupancy = 28.0455% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9826
partiton_level_parallism_total  =       0.4956
partiton_level_parallism_util =       4.1635
partiton_level_parallism_util_total  =       3.1574
L2_BW  =      44.5540 GB/Sec
L2_BW_total  =      22.4743 GB/Sec
gpu_total_sim_rate=413599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
478, 171, 335, 160, 424, 160, 171, 171, 468, 182, 160, 182, 181, 171, 160, 160, 192, 181, 191, 192, 202, 192, 192, 269, 192, 181, 192, 180, 192, 203, 181, 192, 160, 237, 171, 160, 171, 160, 171, 314, 171, 160, 170, 160, 160, 171, 170, 171, 171, 171, 171, 171, 171, 302, 313, 181, 171, 160, 171, 171, 171, 160, 171, 160, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:204321	W0_Idle:1210644	W0_Scoreboard:647956	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:85455	WS1:86857	WS2:85709	WS3:85151	
dual_issue_nums: WS0:4768	WS1:4841	WS2:4778	WS3:4728	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
maxmflatency = 1094 
max_icnt2mem_latency = 965 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 170 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35955 	1435 	2068 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23479 	8441 	3057 	583 	448 	689 	1324 	1589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39595 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5933         0         0         0      6221         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5920         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6230         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6263         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5930         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7205    none       11564    none       33173     31597     46363    none      none      none      none      none      none       15393    none      none  
dram[1]:      20811    none       11282    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4674    none      none        9103     21015    none       81693    none       76078    none      none      none      none      none      none  
dram[3]:      14292    none      none      none       25529    none       94956    none      none       75721    none      none      none      none      none        8291
dram[4]:     none      none      none       11976     16049    none      none       62430    none       71875     44899     62297    none      none      none      none  
dram[5]:     none      none       16197      4175    none      none       29968    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       72827    none      757804    none      none      none      none      none      none      none  
dram[7]:       5806    none      none       10075    none       35790    none      none      none      none      none      none      none      none      none        6518
dram[8]:     none      none      none      none      none       18040    none      none       80428    125767    none      none      none       29232    none      none  
dram[9]:      11441    none      none      none      none      none      none       79323    none      none      none      none      none      none       14011    none  
dram[10]:      15099    none      none        9110    none      none      none      none      none      none       37276    none      none      none      none      none  
dram[11]:     none      none      none      none       15751    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       137       266       138       672       619       908      1048      1044      1032      1014      1067      1081      1054       137       137
dram[1]:        258       137       258       138       845       514       981      1030      1080      1090      1035      1060      1092       988       137       139
dram[2]:        141       258       144       138       258       880      1046      1028      1081      1034      1048      1035      1061       929       139       139
dram[3]:        266       140       139       138       771       437      1048       993       987      1034      1054      1062      1059       929       138       258
dram[4]:        151       138       144       259       786       646      1092       889      1092      1046      1062       929       977       935       139       138
dram[5]:        136       139       258       270       821       588       918       889      1088      1092       941      1017       920      1091       140       140
dram[6]:        137       139       137       138       984       845      1087       935      1094      1065      1070      1060      1028      1025       136       137
dram[7]:        267       137       139       263       686       534      1023      1014      1070      1050      1027       953      1023       969       137       259
dram[8]:        140       138       139       144       984       514      1038      1070      1030      1081       988      1067      1037      1091       139       139
dram[9]:        258       151       138       139       367      1036      1030      1070      1015      1091      1035      1029       954      1062       258       137
dram[10]:        258       138       139       258       887       845      1062      1075      1044      1049      1069      1050      1014       903       137       137
dram[11]:        138       138       138       139       531       907       956      1023      1051      1000      1023       962      1090      1027       137       146
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140973 n_act=7 n_pre=1 n_ref_event=93959467219616 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.93e-05
n_activity=301 dram_eff=0.04651
bk0: 2a 140940i bk1: 0a 140986i bk2: 1a 140972i bk3: 0a 140988i bk4: 1a 140972i bk5: 1a 140970i bk6: 1a 140970i bk7: 0a 140985i bk8: 0a 140985i bk9: 0a 140986i bk10: 0a 140988i bk11: 0a 140989i bk12: 0a 140990i bk13: 1a 140973i bk14: 0a 140989i bk15: 0a 140990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144068
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 140988 
util_bw = 14 
Wasted_Col = 103 
Wasted_Row = 7 
Idle = 140864 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140973 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 93959467219616 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140984 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.837e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 140972i bk1: 0a 140988i bk2: 1a 140971i bk3: 0a 140986i bk4: 0a 140987i bk5: 0a 140988i bk6: 0a 140988i bk7: 0a 140988i bk8: 0a 140988i bk9: 0a 140988i bk10: 0a 140988i bk11: 0a 140988i bk12: 0a 140988i bk13: 0a 140988i bk14: 0a 140989i bk15: 0a 140989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 140988 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140952 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140984 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140976 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.93e-05
n_activity=253 dram_eff=0.05534
bk0: 0a 140990i bk1: 2a 140974i bk2: 0a 140989i bk3: 0a 140990i bk4: 1a 140973i bk5: 2a 140972i bk6: 0a 140987i bk7: 1a 140971i bk8: 0a 140986i bk9: 1a 140970i bk10: 0a 140985i bk11: 0a 140986i bk12: 0a 140986i bk13: 0a 140987i bk14: 0a 140987i bk15: 0a 140990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 140988 
util_bw = 14 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 140895 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140976 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140978 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.093e-05
n_activity=196 dram_eff=0.05102
bk0: 1a 140970i bk1: 0a 140986i bk2: 0a 140989i bk3: 0a 140990i bk4: 1a 140973i bk5: 0a 140988i bk6: 1a 140972i bk7: 0a 140987i bk8: 0a 140988i bk9: 1a 140971i bk10: 0a 140987i bk11: 0a 140988i bk12: 0a 140988i bk13: 0a 140988i bk14: 0a 140988i bk15: 1a 140971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 140988 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 140898 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140978 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140975 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.93e-05
n_activity=235 dram_eff=0.05957
bk0: 0a 140990i bk1: 0a 140991i bk2: 0a 140991i bk3: 1a 140974i bk4: 2a 140972i bk5: 0a 140988i bk6: 0a 140988i bk7: 1a 140971i bk8: 0a 140986i bk9: 1a 140970i bk10: 1a 140968i bk11: 1a 140967i bk12: 0a 140984i bk13: 0a 140988i bk14: 0a 140988i bk15: 0a 140990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030000
Bank_Level_Parallism_Col = 1.021053
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021053 

BW Util details:
bwutil = 0.000099 
total_CMD = 140988 
util_bw = 14 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 140882 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140975 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140977 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.511e-05
n_activity=224 dram_eff=0.05357
bk0: 0a 140990i bk1: 0a 140991i bk2: 1a 140974i bk3: 3a 140936i bk4: 0a 140986i bk5: 0a 140986i bk6: 2a 140970i bk7: 0a 140986i bk8: 0a 140987i bk9: 0a 140987i bk10: 0a 140988i bk11: 0a 140988i bk12: 0a 140988i bk13: 0a 140988i bk14: 0a 140988i bk15: 0a 140988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011364
Bank_Level_Parallism_Col = 1.014706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014706 

BW Util details:
bwutil = 0.000085 
total_CMD = 140988 
util_bw = 12 
Wasted_Col = 64 
Wasted_Row = 16 
Idle = 140896 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140977 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.0928e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140984 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.837e-05
n_activity=104 dram_eff=0.03846
bk0: 0a 140988i bk1: 0a 140989i bk2: 0a 140989i bk3: 0a 140989i bk4: 0a 140989i bk5: 0a 140989i bk6: 1a 140972i bk7: 0a 140987i bk8: 1a 140971i bk9: 0a 140986i bk10: 0a 140987i bk11: 0a 140987i bk12: 0a 140987i bk13: 0a 140988i bk14: 0a 140988i bk15: 0a 140988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 140988 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140952 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140984 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140976 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.511e-05
n_activity=248 dram_eff=0.04839
bk0: 3a 140936i bk1: 0a 140988i bk2: 0a 140988i bk3: 1a 140972i bk4: 0a 140987i bk5: 1a 140971i bk6: 0a 140986i bk7: 0a 140987i bk8: 0a 140987i bk9: 0a 140987i bk10: 0a 140987i bk11: 0a 140988i bk12: 0a 140988i bk13: 0a 140990i bk14: 0a 140990i bk15: 1a 140973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 140988 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 140878 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140976 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000106392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140980 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.674e-05
n_activity=180 dram_eff=0.04444
bk0: 0a 140986i bk1: 0a 140988i bk2: 0a 140988i bk3: 0a 140990i bk4: 0a 140990i bk5: 1a 140974i bk6: 0a 140989i bk7: 0a 140990i bk8: 1a 140973i bk9: 1a 140971i bk10: 0a 140986i bk11: 0a 140987i bk12: 0a 140987i bk13: 1a 140970i bk14: 0a 140985i bk15: 0a 140986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000057 
total_CMD = 140988 
util_bw = 8 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 140916 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140980 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140982 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.256e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 140971i bk1: 0a 140987i bk2: 0a 140989i bk3: 0a 140989i bk4: 0a 140989i bk5: 0a 140989i bk6: 0a 140989i bk7: 1a 140972i bk8: 0a 140987i bk9: 0a 140987i bk10: 0a 140987i bk11: 0a 140987i bk12: 0a 140987i bk13: 0a 140988i bk14: 1a 140972i bk15: 0a 140987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 140988 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 140934 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140982 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140982 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.256e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 140971i bk1: 0a 140988i bk2: 0a 140989i bk3: 1a 140972i bk4: 0a 140987i bk5: 0a 140988i bk6: 0a 140989i bk7: 0a 140989i bk8: 0a 140989i bk9: 0a 140989i bk10: 1a 140972i bk11: 0a 140987i bk12: 0a 140987i bk13: 0a 140987i bk14: 0a 140987i bk15: 0a 140987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 140988 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 140934 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140982 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=140988 n_nop=140986 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.419e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 140988i bk1: 0a 140989i bk2: 0a 140989i bk3: 0a 140989i bk4: 1a 140972i bk5: 0a 140987i bk6: 0a 140987i bk7: 0a 140987i bk8: 0a 140987i bk9: 0a 140988i bk10: 0a 140988i bk11: 0a 140988i bk12: 0a 140988i bk13: 0a 140988i bk14: 0a 140988i bk15: 0a 140988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000014 
total_CMD = 140988 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 140970 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140988 
n_nop = 140986 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1624, Miss = 4, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1350, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1785, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1578, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1568, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1681, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2027, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1334, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1424, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1546, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3104, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1541, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1625, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1685, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1777, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1470, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1634, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1642, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1702, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39610
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39610
icnt_total_pkts_simt_to_mem=39610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 136.676
	minimum = 5
	maximum = 963
Network latency average = 111.077
	minimum = 5
	maximum = 679
Slowest packet = 71302
Flit latency average = 111.077
	minimum = 5
	maximum = 679
Slowest flit = 72920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377914
	minimum = 0.025054 (at node 37)
	maximum = 0.204608 (at node 41)
Accepted packet rate average = 0.0377914
	minimum = 0.025054 (at node 37)
	maximum = 0.204608 (at node 41)
Injected flit rate average = 0.0377914
	minimum = 0.025054 (at node 37)
	maximum = 0.204608 (at node 41)
Accepted flit rate average= 0.0377914
	minimum = 0.025054 (at node 37)
	maximum = 0.204608 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9741 (8 samples)
	minimum = 5 (8 samples)
	maximum = 158.375 (8 samples)
Network latency average = 19.7742 (8 samples)
	minimum = 5 (8 samples)
	maximum = 122.875 (8 samples)
Flit latency average = 19.7742 (8 samples)
	minimum = 5 (8 samples)
	maximum = 122.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0188121 (8 samples)
	minimum = 0.012314 (8 samples)
	maximum = 0.0516196 (8 samples)
Accepted packet rate average = 0.0188121 (8 samples)
	minimum = 0.012314 (8 samples)
	maximum = 0.0516196 (8 samples)
Injected flit rate average = 0.0188121 (8 samples)
	minimum = 0.012314 (8 samples)
	maximum = 0.0516196 (8 samples)
Accepted flit rate average = 0.0188121 (8 samples)
	minimum = 0.012314 (8 samples)
	maximum = 0.0516196 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 413599 (inst/sec)
gpgpu_simulation_rate = 3474 (cycle/sec)
gpgpu_silicon_slowdown = 407887x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 23071
gpu_sim_insn = 1510919
gpu_ipc =      65.4900
gpu_tot_sim_cycle = 102988
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     107.0387
gpu_tot_issued_cta = 1152
gpu_occupancy = 32.9877% 
gpu_tot_occupancy = 29.8976% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6348
partiton_level_parallism_total  =       1.1989
partiton_level_parallism_util =       6.6927
partiton_level_parallism_util_total  =       4.9240
L2_BW  =     164.8174 GB/Sec
L2_BW_total  =      54.3615 GB/Sec
gpu_total_sim_rate=334051

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
664, 192, 543, 401, 599, 522, 456, 335, 687, 203, 181, 489, 433, 390, 181, 500, 290, 202, 212, 455, 223, 378, 433, 290, 213, 356, 213, 520, 213, 224, 202, 213, 576, 477, 609, 345, 367, 477, 213, 642, 213, 334, 575, 323, 389, 356, 784, 565, 192, 489, 379, 192, 423, 444, 411, 411, 192, 324, 192, 192, 401, 181, 291, 389, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238017	W0_Idle:1568721	W0_Scoreboard:1477120	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:138827	WS1:142394	WS2:140063	WS3:140464	
dual_issue_nums: WS0:8110	WS1:8319	WS2:8160	WS3:8209	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
maxmflatency = 1094 
max_icnt2mem_latency = 965 
maxmrqlatency = 31 
max_icnt2sh_latency = 46 
averagemflatency = 160 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:377 	1 	16 	19 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118833 	2416 	2068 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55791 	37192 	12610 	7738 	5899 	1326 	1324 	1589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	108557 	13060 	1733 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         1         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         1         0         0 
dram[2]:         5         3         0         0         5         6         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         1         0         0         0         2         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         2         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5933         0     12543         0      6221         0         0      6098      6062      6141         0         0         0      6300         0         0 
dram[1]:      5920      5911         0         0      6238      6260         0         0         0      6403         0         0         0      7040         0         0 
dram[2]:      6310      5883         0         0      6860     12708      6228      6146         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0      6162         0         0         0         0      6235         0         0         0         0 
dram[4]:         0         0      5966         0      6263     12848         0         0         0         0      9999      6051      6333      6146         0         0 
dram[5]:         0         0         0      5930         0         0         0         0         0         0         0         0         0      9446         0         0 
dram[6]:      5730      5890         0     11965         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5943      5977      5894         0         0         0      6196         0         0      6164      6073      6145         0         0         0         0 
dram[8]:      5966         0         0         0     12746     12845      9373         0         0      6167         0         0         0         0         0         0 
dram[9]:      5780         0      5924         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5726      5967         0         0         0      6240      6239         0         0         0      6062         0      6162         0         0 
dram[11]:         0         0         0         0         0         0      6268         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  4.000000       inf       inf 
dram[1]:  1.000000  2.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  3.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333  9.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan       inf       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:      -nan       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  2.500000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333  1.000000 10.000000       inf      -nan       inf  4.000000       inf      -nan  2.000000  3.000000  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf  3.000000      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  1.000000       inf  1.500000       inf      -nan       inf       inf       inf      -nan       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  2.000000  5.000000       inf       inf      -nan  2.666667  4.000000      -nan       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 423/76 = 5.565790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         4         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         3         0         0 
dram[2]:         7         5         0         1        10         9         4         4         2         3         0         0         8         1         2         2 
dram[3]:         2         0         0         2         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         0         2         5         4         4         2         1         1         0         1         7         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         3         0         0         1         1         1         1         1         3 
dram[6]:         5         4         2         3         0         0         4         3         2         4         4         1         0         0         2         1 
dram[7]:         7         1        10         2         0         2         4         3         0         2         3         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         8         3         1         3         0         0         0         4         1         0 
dram[9]:         1         2         3         2         0         1         1         4         0         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         0         1         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         2 
total dram reads = 423
min_bank_accesses = 0!
chip skew: 58/15 = 3.87
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      19021    none       22533     74326     21920     94271     23869     88199     56154     44509     51782    none       27352     19158     27371     62804
dram[1]:      24447     14676     69390     37508     55192     11134    none       74429     60954     42382     75959     49644    none       44595    none      none  
dram[2]:      12538     13008    none       82255      7748     12566     31141     39981     64888     47256    none      none       10908     91311     24542     22642
dram[3]:      36250    none      none       41334     85041     30641     47895    none       43945     49465    none       27297    none      none       20665     21034
dram[4]:     none       39518     16637     19510     19986     46253    139415    132568    none      143565     20101     39924     22778     13462    none      none  
dram[5]:     none       26001     25683     23227    none       65164     27103     44339    none      none       72799    111868    116439     86576     66760     25039
dram[6]:      16087     17492     36263     26673    none      none       31461     51088    418916     38473     18857     98004    none      none       30042     56366
dram[7]:       9178     83875      9066     36103    none       52458     32856     45181    none       74591     58368     18462    none      none       18574     26392
dram[8]:      48136    none      none      none       59668     24623     15224     36340    166754     80945    none      none      none       25140     42728    none  
dram[9]:      76058     30047     22462     24518    none       72787    129929     37529    none       72183     58414     76988    108088    147772     26355     34367
dram[10]:      24973     12640     17758     21294     29858    none       19476     25428    none      138386     20657     88748    none       92379     32436     47472
dram[11]:     none      none       40935    none       32225     25862     53901    139017    none      none      none      none       49221    107190    none       28260
maximum mf latency per bank:
dram[0]:        289       302       303       272       672       619       908      1048      1044      1032      1014      1067      1081      1054       288       272
dram[1]:        292       300       302       284       845       514       981      1030      1080      1090      1035      1060      1092       988       294       268
dram[2]:        282       299       280       277       269       880      1046      1028      1081      1034      1048      1035      1061       929       282       280
dram[3]:        288       285       272       286       771       437      1048       993       987      1034      1054      1062      1059       929       302       303
dram[4]:        291       297       279       277       786       646      1092       889      1092      1046      1062       929       977       935       274       272
dram[5]:        274       285       287       279       821       588       918       889      1088      1092       941      1017       920      1091       263       294
dram[6]:        290       289       280       303       984       845      1087       935      1094      1065      1070      1060      1028      1025       296       298
dram[7]:        281       274       280       268       686       534      1023      1014      1070      1050      1027       953      1023       969       296       295
dram[8]:        298       309       283       259       984       514      1038      1070      1030      1081       988      1067      1037      1091       264       290
dram[9]:        268       289       311       281       367      1036      1030      1070      1015      1091      1035      1029       954      1062       310       297
dram[10]:        288       296       289       268       887       845      1062      1075      1044      1049      1069      1050      1014       903       288       267
dram[11]:        283       295       301       303       531       907       956      1023      1051      1000      1023       962      1090      1027       291       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181620 n_act=23 n_pre=9 n_ref_event=93959467219616 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004293
n_activity=1137 dram_eff=0.0686
bk0: 4a 181576i bk1: 0a 181688i bk2: 3a 181644i bk3: 1a 181675i bk4: 4a 181639i bk5: 1a 181673i bk6: 4a 181672i bk7: 2a 181674i bk8: 3a 181640i bk9: 3a 181607i bk10: 3a 181662i bk11: 0a 181691i bk12: 4a 181677i bk13: 4a 181642i bk14: 2a 181671i bk15: 1a 181676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717949
Row_Buffer_Locality_read = 0.717949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090038
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000429 
total_CMD = 181691 
util_bw = 78 
Wasted_Col = 335 
Wasted_Row = 136 
Idle = 181142 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181620 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 93959467219616 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 39 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181628 n_act=20 n_pre=8 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003853
n_activity=791 dram_eff=0.0885
bk0: 4a 181579i bk1: 4a 181615i bk2: 1a 181670i bk3: 2a 181671i bk4: 2a 181641i bk5: 9a 181634i bk6: 0a 181689i bk7: 1a 181666i bk8: 2a 181673i bk9: 3a 181641i bk10: 2a 181670i bk11: 2a 181672i bk12: 0a 181692i bk13: 3a 181642i bk14: 0a 181694i bk15: 0a 181695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 181691 
util_bw = 70 
Wasted_Col = 273 
Wasted_Row = 107 
Idle = 181241 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181628 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 35 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000594416
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181606 n_act=20 n_pre=7 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006384
n_activity=1077 dram_eff=0.1077
bk0: 7a 181638i bk1: 5a 181636i bk2: 0a 181689i bk3: 1a 181675i bk4: 10a 181606i bk5: 9a 181635i bk6: 4a 181639i bk7: 4a 181639i bk8: 2a 181669i bk9: 3a 181670i bk10: 0a 181689i bk11: 0a 181692i bk12: 8a 181674i bk13: 1a 181673i bk14: 2a 181675i bk15: 2a 181676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094340
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000638 
total_CMD = 181691 
util_bw = 116 
Wasted_Col = 294 
Wasted_Row = 104 
Idle = 181177 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181606 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 58 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000165116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181649 n_act=12 n_pre=2 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003082
n_activity=609 dram_eff=0.09195
bk0: 2a 181672i bk1: 0a 181688i bk2: 0a 181694i bk3: 2a 181679i bk4: 1a 181677i bk5: 4a 181667i bk6: 3a 181643i bk7: 0a 181689i bk8: 3a 181662i bk9: 3a 181671i bk10: 0a 181689i bk11: 5a 181641i bk12: 0a 181689i bk13: 0a 181691i bk14: 3a 181671i bk15: 2a 181672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069231
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 181691 
util_bw = 56 
Wasted_Col = 192 
Wasted_Row = 32 
Idle = 181411 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181649 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 28 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000462323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181616 n_act=22 n_pre=10 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004733
n_activity=1135 dram_eff=0.07577
bk0: 0a 181696i bk1: 2a 181679i bk2: 5a 181629i bk3: 4a 181675i bk4: 4a 181636i bk5: 2a 181638i bk6: 1a 181671i bk7: 1a 181671i bk8: 0a 181690i bk9: 1a 181674i bk10: 7a 181638i bk11: 4a 181640i bk12: 4a 181573i bk13: 8a 181601i bk14: 0a 181685i bk15: 0a 181693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744186
Row_Buffer_Locality_read = 0.744186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055655
Bank_Level_Parallism_Col = 1.052219
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039165 

BW Util details:
bwutil = 0.000473 
total_CMD = 181691 
util_bw = 86 
Wasted_Col = 347 
Wasted_Row = 153 
Idle = 181105 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181616 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 43 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000809066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181650 n_act=13 n_pre=1 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002972
n_activity=590 dram_eff=0.09153
bk0: 0a 181690i bk1: 4a 181669i bk2: 3a 181672i bk3: 3a 181638i bk4: 0a 181689i bk5: 1a 181672i bk6: 5a 181673i bk7: 3a 181674i bk8: 0a 181691i bk9: 0a 181691i bk10: 1a 181678i bk11: 1a 181677i bk12: 1a 181676i bk13: 1a 181674i bk14: 1a 181673i bk15: 3a 181668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068548
Bank_Level_Parallism_Col = 1.072727
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000297 
total_CMD = 181691 
util_bw = 54 
Wasted_Col = 193 
Wasted_Row = 16 
Idle = 181428 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181650 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 27 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000280696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181638 n_act=15 n_pre=3 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003853
n_activity=593 dram_eff=0.118
bk0: 5a 181644i bk1: 4a 181639i bk2: 2a 181669i bk3: 3a 181635i bk4: 0a 181688i bk5: 0a 181690i bk6: 4a 181674i bk7: 3a 181673i bk8: 2a 181675i bk9: 4a 181670i bk10: 4a 181673i bk11: 1a 181667i bk12: 0a 181691i bk13: 0a 181692i bk14: 2a 181676i bk15: 1a 181676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201389
Bank_Level_Parallism_Col = 1.175214
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170940 

BW Util details:
bwutil = 0.000385 
total_CMD = 181691 
util_bw = 70 
Wasted_Col = 191 
Wasted_Row = 41 
Idle = 181389 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181638 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 35 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00021465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181621 n_act=19 n_pre=7 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004953
n_activity=832 dram_eff=0.1082
bk0: 7a 181565i bk1: 1a 181664i bk2: 10a 181632i bk3: 2a 181670i bk4: 0a 181688i bk5: 2a 181673i bk6: 4a 181633i bk7: 3a 181673i bk8: 0a 181691i bk9: 2a 181674i bk10: 3a 181641i bk11: 5a 181635i bk12: 0a 181689i bk13: 0a 181693i bk14: 4a 181673i bk15: 2a 181678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299492
Bank_Level_Parallism_Col = 1.186275
Bank_Level_Parallism_Ready = 1.022222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153595 

BW Util details:
bwutil = 0.000495 
total_CMD = 181691 
util_bw = 90 
Wasted_Col = 256 
Wasted_Row = 70 
Idle = 181275 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181621 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 7 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 45 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.014286 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000721004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181645 n_act=14 n_pre=5 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002972
n_activity=761 dram_eff=0.07096
bk0: 2a 181640i bk1: 0a 181687i bk2: 0a 181692i bk3: 0a 181695i bk4: 2a 181646i bk5: 3a 181645i bk6: 8a 181643i bk7: 3a 181671i bk8: 1a 181674i bk9: 3a 181638i bk10: 0a 181687i bk11: 0a 181690i bk12: 0a 181691i bk13: 4a 181672i bk14: 1a 181673i bk15: 0a 181689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814815
Row_Buffer_Locality_read = 0.814815
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018182
Bank_Level_Parallism_Col = 1.021097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021097 

BW Util details:
bwutil = 0.000297 
total_CMD = 181691 
util_bw = 54 
Wasted_Col = 220 
Wasted_Row = 78 
Idle = 181339 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181645 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 27 
Row_Bus_Util =  0.000105 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181653 n_act=15 n_pre=1 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002862
n_activity=484 dram_eff=0.1074
bk0: 1a 181677i bk1: 2a 181677i bk2: 3a 181606i bk3: 2a 181674i bk4: 0a 181689i bk5: 1a 181672i bk6: 1a 181668i bk7: 4a 181671i bk8: 0a 181688i bk9: 2a 181670i bk10: 2a 181671i bk11: 2a 181671i bk12: 1a 181673i bk13: 1a 181673i bk14: 3a 181674i bk15: 1a 181674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527027
Bank_Level_Parallism_Col = 1.236967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227488 

BW Util details:
bwutil = 0.000286 
total_CMD = 181691 
util_bw = 52 
Wasted_Col = 183 
Wasted_Row = 1 
Idle = 181455 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181653 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 1 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 26 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.105263 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00035775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181620 n_act=20 n_pre=7 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004953
n_activity=841 dram_eff=0.107
bk0: 3a 181675i bk1: 6a 181606i bk2: 5a 181631i bk3: 3a 181671i bk4: 4a 181668i bk5: 0a 181691i bk6: 8a 181562i bk7: 4a 181636i bk8: 0a 181688i bk9: 1a 181675i bk10: 5a 181672i bk11: 2a 181672i bk12: 0a 181689i bk13: 1a 181676i bk14: 2a 181668i bk15: 1a 181674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295122
Bank_Level_Parallism_Col = 1.212219
Bank_Level_Parallism_Ready = 1.088889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192926 

BW Util details:
bwutil = 0.000495 
total_CMD = 181691 
util_bw = 90 
Wasted_Col = 261 
Wasted_Row = 83 
Idle = 181257 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181620 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 45 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.014085 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000506354
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=181691 n_nop=181668 n_act=8 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001651
n_activity=340 dram_eff=0.08824
bk0: 0a 181690i bk1: 0a 181692i bk2: 2a 181675i bk3: 0a 181691i bk4: 2a 181676i bk5: 3a 181672i bk6: 2a 181674i bk7: 1a 181672i bk8: 0a 181688i bk9: 0a 181689i bk10: 0a 181692i bk11: 0a 181693i bk12: 2a 181670i bk13: 1a 181675i bk14: 0a 181689i bk15: 2a 181672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123188
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.000165 
total_CMD = 181691 
util_bw = 30 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 181544 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 181691 
n_nop = 181668 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 15 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000203642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5074, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5329, Miss = 23, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5324, Miss = 19, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4577, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5663, Miss = 37, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4794, Miss = 21, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5101, Miss = 12, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5232, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6197, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4379, Miss = 9, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4773, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5036, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4463, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6698, Miss = 25, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4895, Miss = 26, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5272, Miss = 19, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5363, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5193, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5591, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4655, Miss = 12, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5408, Miss = 25, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5222, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4999, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4231, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123469
L2_total_cache_misses = 423
L2_total_cache_miss_rate = 0.0034
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=123469
icnt_total_pkts_simt_to_mem=123469
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.509
	minimum = 5
	maximum = 180
Network latency average = 11.3881
	minimum = 5
	maximum = 146
Slowest packet = 102871
Flit latency average = 11.3881
	minimum = 5
	maximum = 146
Slowest flit = 105306
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.139801
	minimum = 0.106541 (at node 26)
	maximum = 0.180746 (at node 36)
Accepted packet rate average = 0.139801
	minimum = 0.106541 (at node 26)
	maximum = 0.180746 (at node 36)
Injected flit rate average = 0.139801
	minimum = 0.106541 (at node 26)
	maximum = 0.180746 (at node 36)
Accepted flit rate average= 0.139801
	minimum = 0.106541 (at node 26)
	maximum = 0.180746 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7002 (9 samples)
	minimum = 5 (9 samples)
	maximum = 160.778 (9 samples)
Network latency average = 18.8424 (9 samples)
	minimum = 5 (9 samples)
	maximum = 125.444 (9 samples)
Flit latency average = 18.8424 (9 samples)
	minimum = 5 (9 samples)
	maximum = 125.444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0322553 (9 samples)
	minimum = 0.0227837 (9 samples)
	maximum = 0.0659671 (9 samples)
Accepted packet rate average = 0.0322553 (9 samples)
	minimum = 0.0227837 (9 samples)
	maximum = 0.0659671 (9 samples)
Injected flit rate average = 0.0322553 (9 samples)
	minimum = 0.0227837 (9 samples)
	maximum = 0.0659671 (9 samples)
Accepted flit rate average = 0.0322553 (9 samples)
	minimum = 0.0227837 (9 samples)
	maximum = 0.0659671 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 334051 (inst/sec)
gpgpu_simulation_rate = 3120 (cycle/sec)
gpgpu_silicon_slowdown = 454166x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7833
gpu_sim_insn = 1211812
gpu_ipc =     154.7060
gpu_tot_sim_cycle = 110821
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     110.4079
gpu_tot_issued_cta = 1280
gpu_occupancy = 65.4936% 
gpu_tot_occupancy = 32.4129% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2981
partiton_level_parallism_total  =       1.2059
partiton_level_parallism_util =       4.0126
partiton_level_parallism_util_total  =       4.8403
L2_BW  =      58.8609 GB/Sec
L2_BW_total  =      54.6795 GB/Sec
gpu_total_sim_rate=349586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
694, 222, 573, 431, 629, 552, 486, 365, 717, 233, 211, 519, 463, 420, 211, 530, 320, 232, 242, 485, 253, 408, 463, 320, 243, 386, 243, 550, 242, 254, 232, 243, 606, 507, 639, 375, 397, 496, 243, 672, 243, 364, 605, 353, 419, 386, 814, 595, 222, 519, 409, 222, 453, 474, 441, 441, 222, 354, 222, 222, 431, 211, 321, 419, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:258854	W0_Idle:1743140	W0_Scoreboard:1519624	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:152611	WS1:156192	WS2:153850	WS3:154245	
dual_issue_nums: WS0:8620	WS1:8822	WS2:8663	WS3:8715	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
maxmflatency = 1894 
max_icnt2mem_latency = 1765 
maxmrqlatency = 31 
max_icnt2sh_latency = 46 
averagemflatency = 201 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:377 	1 	16 	19 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122430 	3399 	4459 	3349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56703 	38015 	13345 	8293 	6475 	1823 	2456 	3861 	2666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	118716 	13069 	1733 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         1         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         1         0         0 
dram[2]:         5         3         0         0         5         6         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         1         0         0         0         2         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         2         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5933         0     12543         0      6221         0         0      6098      6062      6141         0         0         0      6300         0         0 
dram[1]:      5920      5911         0         0      6238      6260         0         0         0      6403         0         0         0      7040         0         0 
dram[2]:      6310      5883         0         0      6860     12708      6228      6146         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0      6162         0         0         0         0      6235         0         0         0         0 
dram[4]:         0         0      5966         0      6263     12848         0         0         0         0      9999      6051      6333      6146         0         0 
dram[5]:         0         0         0      5930         0         0         0         0         0         0         0         0         0      9446         0         0 
dram[6]:      5730      5890         0     11965         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5943      5977      5894         0         0         0      6196         0         0      6164      6073      6145         0         0         0         0 
dram[8]:      5966         0         0         0     12746     12845      9373         0         0      6167         0         0         0         0         0         0 
dram[9]:      5780         0      5924         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5726      5967         0         0         0      6240      6239         0         0         0      6062         0      6162         0         0 
dram[11]:         0         0         0         0         0         0      6268         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  4.000000       inf       inf 
dram[1]:  1.000000  2.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  3.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333  9.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan       inf       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:      -nan       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  2.500000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333  1.000000 10.000000       inf      -nan       inf  4.000000       inf      -nan  2.000000  3.000000  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf  3.000000      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  1.000000       inf  1.500000       inf      -nan       inf       inf       inf      -nan       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  2.000000  5.000000       inf       inf      -nan  2.666667  4.000000      -nan       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 423/76 = 5.565790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         4         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         3         0         0 
dram[2]:         7         5         0         1        10         9         4         4         2         3         0         0         8         1         2         2 
dram[3]:         2         0         0         2         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         0         2         5         4         4         2         1         1         0         1         7         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         3         0         0         1         1         1         1         1         3 
dram[6]:         5         4         2         3         0         0         4         3         2         4         4         1         0         0         2         1 
dram[7]:         7         1        10         2         0         2         4         3         0         2         3         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         8         3         1         3         0         0         0         4         1         0 
dram[9]:         1         2         3         2         0         1         1         4         0         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         0         1         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         2 
total dram reads = 423
min_bank_accesses = 0!
chip skew: 58/15 = 3.87
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      19021    none       22533     74326     24082    113044     30536    122894     86624     65181     74526    none       37493     25809     27371     62804
dram[1]:      24447     14676     69390     37508     61197     11674    none       96846     90280     63998    115037     68556    none       61289    none      none  
dram[2]:      12538     13008    none       82255      7748     14753     40116     53971     96238     69342    none      none       13424    117578     24542     22642
dram[3]:      36250    none      none       41334     94874     33002     75075    none       65365     72040    none       39459    none      none       20665     21034
dram[4]:     none       39518     16637     19510     23424     49909    190531    190422    none      218194     26443     57070     31429     17742    none      none  
dram[5]:     none       26001     25683     23227    none       71803     36125     63781    none      none      113397    156742    148587    118159     66760     25039
dram[6]:      16087     17492     36263     26673    none      none       45048     77575   1359018     55893     23609    137813    none      none       30042     56366
dram[7]:       9178     83875      9066     36103    none       60234     46528     59645    none      109610     84036     23490    none      none       18574     26392
dram[8]:      48136    none      none      none       68102     26931     22087     49656    247722    124763    none      none      none       35685     42728    none  
dram[9]:      76058     30047     22462     24518    none       85563    184351     54522    none      105300     90782    109022    145806    208122     26355     34367
dram[10]:      24973     12640     17758     21294     35442    none       27665     34327    none      204571     29859    129889    none      126734     32436     47472
dram[11]:     none      none       40935    none       34547     30191     77778    194804    none      none      none      none       73979    146876    none       28260
maximum mf latency per bank:
dram[0]:        289       302       303       272      1586      1258      1745      1811      1827      1833      1872      1803      1867      1799       288       272
dram[1]:        292       300       302       284      1623      1017      1759      1798      1811      1891      1852      1867      1890      1736       294       268
dram[2]:        282       299       280       277       269      1491      1647      1651      1890      1818      1729      1869      1637      1681       282       280
dram[3]:        288       285       272       286      1492      1009      1732      1744      1822      1818      1786      1876      1780      1811       302       303
dram[4]:        291       297       279       277       942      1018      1824      1789      1778      1878      1789      1782      1676      1800       274       272
dram[5]:        274       285       287       279      1408       994      1694      1853      1893      1887      1852      1824      1650      1878       263       294
dram[6]:        290       289       280       303      1816       906      1882      1867      1894      1807      1698      1884      1893      1877       296       298
dram[7]:        281       274       280       268      1560      1287      1827      1878      1878      1877      1796      1554      1833      1765       296       295
dram[8]:        298       309       283       259      1793      1109      1742      1878      1807      1869      1797      1853      1766      1878       264       290
dram[9]:        268       289       311       281      1384      1338      1853      1873      1867      1891      1757      1811      1736      1827       310       297
dram[10]:        288       296       289       268      1873      1258      1882      1799      1867      1777      1876      1806      1869      1840       288       267
dram[11]:        283       295       301       303      1410      1540      1812      1871      1869      1800      1827      1776      1863      1789       291       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195438 n_act=23 n_pre=9 n_ref_event=93959467219616 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000399
n_activity=1137 dram_eff=0.0686
bk0: 4a 195394i bk1: 0a 195506i bk2: 3a 195462i bk3: 1a 195493i bk4: 4a 195457i bk5: 1a 195491i bk6: 4a 195490i bk7: 2a 195492i bk8: 3a 195458i bk9: 3a 195425i bk10: 3a 195480i bk11: 0a 195509i bk12: 4a 195495i bk13: 4a 195460i bk14: 2a 195489i bk15: 1a 195494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717949
Row_Buffer_Locality_read = 0.717949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090038
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 195509 
util_bw = 78 
Wasted_Col = 335 
Wasted_Row = 136 
Idle = 194960 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195438 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 93959467219616 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 39 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00018925
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195446 n_act=20 n_pre=8 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000358
n_activity=791 dram_eff=0.0885
bk0: 4a 195397i bk1: 4a 195433i bk2: 1a 195488i bk3: 2a 195489i bk4: 2a 195459i bk5: 9a 195452i bk6: 0a 195507i bk7: 1a 195484i bk8: 2a 195491i bk9: 3a 195459i bk10: 2a 195488i bk11: 2a 195490i bk12: 0a 195510i bk13: 3a 195460i bk14: 0a 195512i bk15: 0a 195513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230233
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 195509 
util_bw = 70 
Wasted_Col = 273 
Wasted_Row = 107 
Idle = 195059 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195446 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 35 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000552404
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195424 n_act=20 n_pre=7 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005933
n_activity=1077 dram_eff=0.1077
bk0: 7a 195456i bk1: 5a 195454i bk2: 0a 195507i bk3: 1a 195493i bk4: 10a 195424i bk5: 9a 195453i bk6: 4a 195457i bk7: 4a 195457i bk8: 2a 195487i bk9: 3a 195488i bk10: 0a 195507i bk11: 0a 195510i bk12: 8a 195492i bk13: 1a 195491i bk14: 2a 195493i bk15: 2a 195494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094340
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000593 
total_CMD = 195509 
util_bw = 116 
Wasted_Col = 294 
Wasted_Row = 104 
Idle = 194995 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195424 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 58 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195467 n_act=12 n_pre=2 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002864
n_activity=609 dram_eff=0.09195
bk0: 2a 195490i bk1: 0a 195506i bk2: 0a 195512i bk3: 2a 195497i bk4: 1a 195495i bk5: 4a 195485i bk6: 3a 195461i bk7: 0a 195507i bk8: 3a 195480i bk9: 3a 195489i bk10: 0a 195507i bk11: 5a 195459i bk12: 0a 195507i bk13: 0a 195509i bk14: 3a 195489i bk15: 2a 195490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069231
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000286 
total_CMD = 195509 
util_bw = 56 
Wasted_Col = 192 
Wasted_Row = 32 
Idle = 195229 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195467 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 28 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000429648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195434 n_act=22 n_pre=10 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004399
n_activity=1135 dram_eff=0.07577
bk0: 0a 195514i bk1: 2a 195497i bk2: 5a 195447i bk3: 4a 195493i bk4: 4a 195454i bk5: 2a 195456i bk6: 1a 195489i bk7: 1a 195489i bk8: 0a 195508i bk9: 1a 195492i bk10: 7a 195456i bk11: 4a 195458i bk12: 4a 195391i bk13: 8a 195419i bk14: 0a 195503i bk15: 0a 195511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744186
Row_Buffer_Locality_read = 0.744186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055655
Bank_Level_Parallism_Col = 1.052219
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039165 

BW Util details:
bwutil = 0.000440 
total_CMD = 195509 
util_bw = 86 
Wasted_Col = 347 
Wasted_Row = 153 
Idle = 194923 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195434 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 43 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000751884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195468 n_act=13 n_pre=1 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002762
n_activity=590 dram_eff=0.09153
bk0: 0a 195508i bk1: 4a 195487i bk2: 3a 195490i bk3: 3a 195456i bk4: 0a 195507i bk5: 1a 195490i bk6: 5a 195491i bk7: 3a 195492i bk8: 0a 195509i bk9: 0a 195509i bk10: 1a 195496i bk11: 1a 195495i bk12: 1a 195494i bk13: 1a 195492i bk14: 1a 195491i bk15: 3a 195486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068548
Bank_Level_Parallism_Col = 1.072727
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000276 
total_CMD = 195509 
util_bw = 54 
Wasted_Col = 193 
Wasted_Row = 16 
Idle = 195246 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195468 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 27 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195456 n_act=15 n_pre=3 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000358
n_activity=593 dram_eff=0.118
bk0: 5a 195462i bk1: 4a 195457i bk2: 2a 195487i bk3: 3a 195453i bk4: 0a 195506i bk5: 0a 195508i bk6: 4a 195492i bk7: 3a 195491i bk8: 2a 195493i bk9: 4a 195488i bk10: 4a 195491i bk11: 1a 195485i bk12: 0a 195509i bk13: 0a 195510i bk14: 2a 195494i bk15: 1a 195494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201389
Bank_Level_Parallism_Col = 1.175214
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170940 

BW Util details:
bwutil = 0.000358 
total_CMD = 195509 
util_bw = 70 
Wasted_Col = 191 
Wasted_Row = 41 
Idle = 195207 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195456 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 35 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000199479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195439 n_act=19 n_pre=7 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004603
n_activity=832 dram_eff=0.1082
bk0: 7a 195383i bk1: 1a 195482i bk2: 10a 195450i bk3: 2a 195488i bk4: 0a 195506i bk5: 2a 195491i bk6: 4a 195451i bk7: 3a 195491i bk8: 0a 195509i bk9: 2a 195492i bk10: 3a 195459i bk11: 5a 195453i bk12: 0a 195507i bk13: 0a 195511i bk14: 4a 195491i bk15: 2a 195496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299492
Bank_Level_Parallism_Col = 1.186275
Bank_Level_Parallism_Ready = 1.022222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153595 

BW Util details:
bwutil = 0.000460 
total_CMD = 195509 
util_bw = 90 
Wasted_Col = 256 
Wasted_Row = 70 
Idle = 195093 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195439 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 7 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 45 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.014286 
queue_avg = 0.000670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000670046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195463 n_act=14 n_pre=5 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002762
n_activity=761 dram_eff=0.07096
bk0: 2a 195458i bk1: 0a 195505i bk2: 0a 195510i bk3: 0a 195513i bk4: 2a 195464i bk5: 3a 195463i bk6: 8a 195461i bk7: 3a 195489i bk8: 1a 195492i bk9: 3a 195456i bk10: 0a 195505i bk11: 0a 195508i bk12: 0a 195509i bk13: 4a 195490i bk14: 1a 195491i bk15: 0a 195507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814815
Row_Buffer_Locality_read = 0.814815
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018182
Bank_Level_Parallism_Col = 1.021097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021097 

BW Util details:
bwutil = 0.000276 
total_CMD = 195509 
util_bw = 54 
Wasted_Col = 220 
Wasted_Row = 78 
Idle = 195157 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195463 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 27 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195471 n_act=15 n_pre=1 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000266
n_activity=484 dram_eff=0.1074
bk0: 1a 195495i bk1: 2a 195495i bk2: 3a 195424i bk3: 2a 195492i bk4: 0a 195507i bk5: 1a 195490i bk6: 1a 195486i bk7: 4a 195489i bk8: 0a 195506i bk9: 2a 195488i bk10: 2a 195489i bk11: 2a 195489i bk12: 1a 195491i bk13: 1a 195491i bk14: 3a 195492i bk15: 1a 195492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527027
Bank_Level_Parallism_Col = 1.236967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227488 

BW Util details:
bwutil = 0.000266 
total_CMD = 195509 
util_bw = 52 
Wasted_Col = 183 
Wasted_Row = 1 
Idle = 195273 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195471 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 1 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 26 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.105263 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000332466
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195438 n_act=20 n_pre=7 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004603
n_activity=841 dram_eff=0.107
bk0: 3a 195493i bk1: 6a 195424i bk2: 5a 195449i bk3: 3a 195489i bk4: 4a 195486i bk5: 0a 195509i bk6: 8a 195380i bk7: 4a 195454i bk8: 0a 195506i bk9: 1a 195493i bk10: 5a 195490i bk11: 2a 195490i bk12: 0a 195507i bk13: 1a 195494i bk14: 2a 195486i bk15: 1a 195492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295122
Bank_Level_Parallism_Col = 1.212219
Bank_Level_Parallism_Ready = 1.088889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192926 

BW Util details:
bwutil = 0.000460 
total_CMD = 195509 
util_bw = 90 
Wasted_Col = 261 
Wasted_Row = 83 
Idle = 195075 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195438 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 45 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.014085 
queue_avg = 0.000471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000470567
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=195509 n_nop=195486 n_act=8 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001534
n_activity=340 dram_eff=0.08824
bk0: 0a 195508i bk1: 0a 195510i bk2: 2a 195493i bk3: 0a 195509i bk4: 2a 195494i bk5: 3a 195490i bk6: 2a 195492i bk7: 1a 195490i bk8: 0a 195506i bk9: 0a 195507i bk10: 0a 195510i bk11: 0a 195511i bk12: 2a 195488i bk13: 1a 195493i bk14: 0a 195507i bk15: 2a 195490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123188
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.000153 
total_CMD = 195509 
util_bw = 30 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 195362 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195509 
n_nop = 195486 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 15 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5457, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5671, Miss = 23, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5678, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4854, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6046, Miss = 37, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5095, Miss = 21, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5431, Miss = 12, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5619, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6636, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4628, Miss = 9, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5069, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5378, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4747, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9069, Miss = 25, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5182, Miss = 26, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5652, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5719, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5539, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5978, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4965, Miss = 12, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5785, Miss = 25, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5605, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5340, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4494, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 133637
L2_total_cache_misses = 423
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=133637
icnt_total_pkts_simt_to_mem=133637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 296.705
	minimum = 5
	maximum = 1763
Network latency average = 156.205
	minimum = 5
	maximum = 826
Slowest packet = 251834
Flit latency average = 156.205
	minimum = 5
	maximum = 826
Slowest flit = 256513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499268
	minimum = 0.0317886 (at node 37)
	maximum = 0.302694 (at node 41)
Accepted packet rate average = 0.0499268
	minimum = 0.0317886 (at node 37)
	maximum = 0.302694 (at node 41)
Injected flit rate average = 0.0499268
	minimum = 0.0317886 (at node 37)
	maximum = 0.302694 (at node 41)
Accepted flit rate average= 0.0499268
	minimum = 0.0317886 (at node 37)
	maximum = 0.302694 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 49.2006 (10 samples)
	minimum = 5 (10 samples)
	maximum = 321 (10 samples)
Network latency average = 32.5787 (10 samples)
	minimum = 5 (10 samples)
	maximum = 195.5 (10 samples)
Flit latency average = 32.5787 (10 samples)
	minimum = 5 (10 samples)
	maximum = 195.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0340224 (10 samples)
	minimum = 0.0236842 (10 samples)
	maximum = 0.0896397 (10 samples)
Accepted packet rate average = 0.0340224 (10 samples)
	minimum = 0.0236842 (10 samples)
	maximum = 0.0896397 (10 samples)
Injected flit rate average = 0.0340224 (10 samples)
	minimum = 0.0236842 (10 samples)
	maximum = 0.0896397 (10 samples)
Accepted flit rate average = 0.0340224 (10 samples)
	minimum = 0.0236842 (10 samples)
	maximum = 0.0896397 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 349586 (inst/sec)
gpgpu_simulation_rate = 3166 (cycle/sec)
gpgpu_silicon_slowdown = 447567x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 44201
gpu_sim_insn = 2569542
gpu_ipc =      58.1331
gpu_tot_sim_cycle = 155022
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      95.5030
gpu_tot_issued_cta = 1408
gpu_occupancy = 73.1501% 
gpu_tot_occupancy = 50.6425% 
max_total_param_size = 0
gpu_stall_dramfull = 2194
gpu_stall_icnt2sh    = 2931
partiton_level_parallism =       8.3237
partiton_level_parallism_total  =       3.2354
partiton_level_parallism_util =      11.2125
partiton_level_parallism_util_total  =       8.3009
L2_BW  =     377.4310 GB/Sec
L2_BW_total  =     146.7048 GB/Sec
gpu_total_sim_rate=246751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
957, 463, 857, 616, 903, 936, 793, 540, 881, 517, 540, 749, 638, 693, 528, 825, 868, 702, 779, 956, 789, 846, 912, 956, 724, 812, 736, 965, 823, 691, 691, 768, 858, 702, 858, 604, 682, 803, 450, 989, 483, 670, 702, 582, 660, 736, 1021, 791, 429, 803, 638, 450, 661, 714, 726, 649, 484, 627, 485, 462, 737, 451, 472, 605, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 282224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:450508	W0_Idle:2050747	W0_Scoreboard:3947391	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:259922	WS1:261176	WS2:260335	WS3:262588	
dual_issue_nums: WS0:14940	WS1:15044	WS2:14934	WS3:15079	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
maxmflatency = 1894 
max_icnt2mem_latency = 1765 
maxmrqlatency = 50 
max_icnt2sh_latency = 539 
averagemflatency = 384 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 36 
mrq_lat_table:3126 	31 	42 	155 	297 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	217944 	135732 	140821 	7057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	82352 	67532 	27643 	21736 	27443 	62331 	147005 	62846 	2666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197179 	133850 	69851 	36478 	24258 	27057 	12612 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	160 	18 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         6         8         4        13         9         5         4         4        17        13         5        10         6         5         5 
dram[1]:        12        12         8        12         5         7         7         7         9         3         5        10         2         4        12         3 
dram[2]:        10        14         7         3        10         8         4        10        11        11         0         4        21         7         5        12 
dram[3]:        12         8         6        10         0         6         8         5        11        10        10        10         3         1         0         6 
dram[4]:         7        20         3        12         9         7         9         4        10         5         6         9        13         7         6         4 
dram[5]:         8         0         6         2         8        11        23        13         0         1         5         0         2         3        15         9 
dram[6]:        13        11        10         9         5         2        13         8         4         7        10         3         5         5        13         6 
dram[7]:        10         5        10         7         6         8         8         7         6         5         8         3         4         0        10        14 
dram[8]:         7         5         0         4         3         7         9        12         4         4         0         0         2        10         7         5 
dram[9]:         3         6         4        14         7         3         7        19         1         6        23         9         4         6        10         4 
dram[10]:        13         4        10        12         8         2        12        12         1         4        17         6         4         4         7         6 
dram[11]:         3         0         0         0         0        10         4         6         0         2         3         0         0         0         6        11 
maximum service time to same row:
dram[0]:      7104      6934     12543      9860      9080      7280      6881     14662      6584      6336      9913      6977      7125      6300      7103      7309 
dram[1]:      8713      5911     15049     17633      7879     11416      9732     12754      6941      9280      8596      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858         0     15894     21730     21739     14144     12253 
dram[3]:      6259      7164     13177     14946         0      6973     17299      7083      7803      6754      7910     12503      7235     21575         0      7616 
dram[4]:      6399      6794     22374      6200      6263     12848     10823      9955     11710      8953      9999     17166      7584      6146     20674     17063 
dram[5]:      6299         0      6208      5930     10405     16537      6904     12190         0      7095      7314         0     10833     11356     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6196      8452      7792      6164      6073      6956     13461         0      7140      6955 
dram[8]:      5966     10691         0     21739     13188     16032      9373     10173     11584      6679         0      7339      8619      6757      6806     13957 
dram[9]:      5780     22350      5924      9176     13179     22094      6942     22437      8041      7062     16347      6851     21599     15500      6775     14947 
dram[10]:     22297      5726     11885     15722      7838      7084      6240      6239      6976      6837      7057      6534      6685     10818      6809     12359 
dram[11]:      6358         0         0      7411         0     23086     10248     10045     22331     10304      6961         0         0         0      6741     11503 
average row accesses per activate:
dram[0]:  2.450000  1.909091  2.307692  2.777778  4.250000  2.875000  2.500000  2.000000  1.533333  4.888889  4.500000  4.400000  3.142857  3.000000  4.000000  4.500000 
dram[1]:  2.250000  3.000000  3.714286  9.333333  2.000000  3.833333  2.400000  2.600000  2.500000  2.000000  1.857143 13.000000  9.000000  3.666667  4.750000  3.500000 
dram[2]:  3.444444  5.000000  2.187500  2.250000  3.900000  3.666667  1.857143  2.500000  5.000000  7.000000       inf  2.666667 16.000000  7.500000  2.500000  5.250000 
dram[3]:  3.083333  6.000000  3.800000  3.285714       inf  8.000000  2.111111  4.500000  3.142857  4.200000  3.000000  3.250000  4.000000  2.500000       inf  3.000000 
dram[4]:  4.000000  3.666667  3.200000 16.000000  2.875000  2.222222  3.200000  2.428571  5.750000  2.000000  4.333333  4.666667  2.769231  4.285714  3.333333  3.666667 
dram[5]:  9.000000       inf 15.000000  2.666667  2.500000  4.000000  6.200000  4.250000       inf  4.000000  7.000000       inf  1.666667  1.857143  3.500000  2.416667 
dram[6]:  3.888889  4.222222  4.600000  2.333333  2.000000  1.333333  4.111111  2.777778  2.600000  3.200000 11.000000  2.500000  3.250000  3.500000 15.000000  3.500000 
dram[7]:  2.600000  1.785714  3.846154  4.000000  3.000000  5.666667  4.333333  2.857143  2.000000  1.625000  2.250000  2.000000  2.750000       inf  2.625000 18.000000 
dram[8]:  3.000000  2.500000      -nan  3.666667  1.571429  3.857143  2.333333  2.600000  2.166667  3.000000      -nan  4.000000  1.750000 16.000000  2.800000  2.428571 
dram[9]: 18.666666  5.666667  1.800000  3.083333  2.500000  3.500000  3.666667  9.333333  1.000000  7.000000  9.250000  2.409091  4.000000  4.000000  2.375000  2.250000 
dram[10]:  7.000000  3.000000  3.363636  3.555556  3.000000  2.000000  2.363636  1.741935  2.000000  2.250000 21.000000  1.846154  2.000000  1.636364  2.909091  2.250000 
dram[11]:  4.500000       inf       inf  2.000000       inf  7.500000  1.833333  2.200000  1.000000  2.000000  5.000000      -nan       inf       inf  7.000000  8.000000 
average row locality = 3665/1157 = 3.167675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        21        29        22        34        23        15        14        23        44        18        22        22        21        11        16 
dram[1]:        36        42        25        26        20        23        23        24        25        18        13        13         9        11        16        14 
dram[2]:        31        30        34         9        39        33        13        24        25        14         3         8        32        15        15        21 
dram[3]:        37        24        19        22         4         8        19         9        22        21        14        26         4         5         8         9 
dram[4]:        12        33        16        16        23        20        14        14        23        12        13        14        36        30         9        10 
dram[5]:        18        16        15         8        23        19        31        17         5         4         7         2         5        12        28        29 
dram[6]:        35        38        20        21         6         3        37        25        13        16        11        10        12        14        15        14 
dram[7]:        50        24        48        16        15        17        13        20        20        13        27        20        11         4        21        18 
dram[8]:        15        10         0        11        11        27        35        38        13        12         0         4         7        16        28        17 
dram[9]:        41        17        27        37        18         7        11        27         1        14        37        53         8         8        19         9 
dram[10]:        21        27        37        32        24        17        50        48         4        18        21        24        28        18        30        27 
dram[11]:         9        12         3         2         4        15        11        11         1         6         5         0         4         1         7        16 
total dram reads = 3591
min_bank_accesses = 0!
chip skew: 426/107 = 3.98
number of total write accesses:
dram[0]:         0         0         2         9         0         0         0         0         0         0         0         0         0         0         3         8 
dram[1]:         0         0         4         4         0         0         4         8         0         0         0         0         0         0        10         0 
dram[2]:         0         0         3         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         3         0         0         0         0         0         0         4         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8        12         0         0         0         0         0         0         4         3 
dram[5]:         0         0         0         0         7         4         0         0         0         0         0         0         0         2         0         0 
dram[6]:         0         0         7         0         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         5         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        34         0         0         0         5         0         0         4         4         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         3         8        18         0         0         0         0         0         0         6         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 230
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15731     36110     26372     22772     20613     34175     43276     55801     60783     26626     92207     70228     62156     45488     46731     28757
dram[1]:      26760     18390     32069     24417     49475     35265     31785     20222     48131     61254    141512     77749    151182    130649     23126     37432
dram[2]:      33635     26367     23613     94875     20994     27465     65791     34033     56318    101137    698195    194719     31125     81366     45462     33437
dram[3]:      24340     37946     50195     35546    173148    109878     40469     73552     53489     65557     83052     53839    332818    290243     84112     76599
dram[4]:      79997     44505     60149     63828     34130     40627     42761     44038     74672    120452    127525    188610     49255     61988     50541     50222
dram[5]:      41745     62755     46383     91416     23574     24566     27890     50969    231035    270497    148919    526773    257827     68415     21991     31623
dram[6]:      25606     26480     27016     39990     59360     95136     20310     31459    289879     74450     65540    107193     62225     79067     48479     46537
dram[7]:      16696     33638     13388     39031     48052     53614     61649     37463     54403     99411     60737     48722     82053    203038     33430     35991
dram[8]:      60088     98391    none       83001     81980     28985     22825     19984     98774    141812    none      343590    119467     78724     19822     40444
dram[9]:      10466     44336     28519     16277     38223     90969     71754     30448    204022     82484     34158     28262    149901    191201     43360     49099
dram[10]:      51284     36310     29026     24383     39414     41034     16509     10863    383599     70139     59915     82661     57223     73928     22223     29851
dram[11]:      69735     60825    223937    373768    129473     47707     60170     77141   1045374    177704    256465    none      284016   1104879    108432     41941
maximum mf latency per bank:
dram[0]:        912       940       968       865      1586      1258      1745      1811      1827      1833      1872      1803      1867      1799       930       935
dram[1]:       1095      1007       975       960      1623      1017      1759      1798      1811      1891      1852      1867      1890      1736       969       977
dram[2]:       1091      1037      1041      1038      1088      1491      1647      1651      1890      1818      1729      1869      1637      1681      1044      1049
dram[3]:        983       996       932       940      1492      1009      1732      1744      1822      1818      1786      1876      1780      1811       997       965
dram[4]:       1235      1310      1273      1302      1310      1275      1824      1789      1778      1878      1789      1782      1676      1800      1300      1353
dram[5]:        857       908       865       857      1408       994      1694      1853      1893      1887      1852      1824      1650      1878       914       938
dram[6]:        903       970       847       886      1816       906      1882      1867      1894      1807      1698      1884      1893      1877       850       867
dram[7]:        905       915       898       919      1560      1287      1827      1878      1878      1877      1796      1554      1833      1765       920       941
dram[8]:        898       896       843       875      1793      1109      1742      1878      1807      1869      1797      1853      1766      1878       942       885
dram[9]:        950       926       930       902      1384      1338      1853      1873      1867      1891      1757      1811      1736      1827       908       879
dram[10]:        996       970       994      1020      1873      1258      1882      1799      1867      1777      1876      1806      1869      1840      1008      1059
dram[11]:        895       917       850       899      1410      1540      1812      1871      1869      1800      1827      1776      1863      1789       901       853
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272806 n_act=150 n_pre=134 n_ref_event=93959467219616 n_req=391 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002969
n_activity=8796 dram_eff=0.09231
bk0: 49a 272786i bk1: 21a 273069i bk2: 29a 272985i bk3: 22a 273105i bk4: 34a 273202i bk5: 23a 273175i bk6: 15a 273241i bk7: 14a 273260i bk8: 23a 272962i bk9: 44a 273111i bk10: 18a 273315i bk11: 22a 273290i bk12: 22a 273231i bk13: 21a 273233i bk14: 11a 273331i bk15: 16a 273310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652174
Row_Buffer_Locality_read = 0.661458
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.219756
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.009756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002969 
total_CMD = 273491 
util_bw = 812 
Wasted_Col = 2307 
Wasted_Row = 1628 
Idle = 268744 

BW Util Bottlenecks: 
RCDc_limit = 2197 
RCDWRc_limit = 48 
WTRc_limit = 56 
RTWc_limit = 75 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 54 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 273491 
n_nop = 272806 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 150 
n_pre = 134 
n_ref = 93959467219616 
n_req = 391 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 406 
Row_Bus_Util =  0.001038 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002505 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.007299 
queue_avg = 0.005660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00566015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272883 n_act=128 n_pre=112 n_ref_event=0 n_req=347 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.002691
n_activity=7018 dram_eff=0.1049
bk0: 36a 272936i bk1: 42a 272971i bk2: 25a 273141i bk3: 26a 273340i bk4: 20a 273135i bk5: 23a 273231i bk6: 23a 273083i bk7: 24a 273067i bk8: 25a 273123i bk9: 18a 273108i bk10: 13a 273220i bk11: 13a 273411i bk12: 9a 273444i bk13: 11a 273388i bk14: 16a 273277i bk15: 14a 273346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668588
Row_Buffer_Locality_read = 0.677515
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.297838
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.018817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002691 
total_CMD = 273491 
util_bw = 736 
Wasted_Col = 1951 
Wasted_Row = 1260 
Idle = 269544 

BW Util Bottlenecks: 
RCDc_limit = 1807 
RCDWRc_limit = 39 
WTRc_limit = 108 
RTWc_limit = 82 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 96 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 273491 
n_nop = 272883 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 347 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 368 
Row_Bus_Util =  0.000878 
CoL_Bus_Util = 0.001346 
Either_Row_CoL_Bus_Util = 0.002223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00510437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272935 n_act=110 n_pre=94 n_ref_event=0 n_req=348 n_rd=346 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.002581
n_activity=6378 dram_eff=0.1107
bk0: 31a 273124i bk1: 30a 273255i bk2: 34a 272854i bk3: 9a 273310i bk4: 39a 273135i bk5: 33a 273107i bk6: 13a 273215i bk7: 24a 273117i bk8: 25a 273263i bk9: 14a 273388i bk10: 3a 273473i bk11: 8a 273378i bk12: 32a 273397i bk13: 15a 273421i bk14: 15a 273281i bk15: 21a 273328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727012
Row_Buffer_Locality_read = 0.731214
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.244397
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002581 
total_CMD = 273491 
util_bw = 706 
Wasted_Col = 1626 
Wasted_Row = 1119 
Idle = 270040 

BW Util Bottlenecks: 
RCDc_limit = 1588 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 15 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 273491 
n_nop = 272935 
Read = 346 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 348 
total_req = 353 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 353 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.001291 
Either_Row_CoL_Bus_Util = 0.002033 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001799 
queue_avg = 0.005382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=273077 n_act=86 n_pre=70 n_ref_event=0 n_req=253 n_rd=251 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001887
n_activity=5053 dram_eff=0.1021
bk0: 37a 273081i bk1: 24a 273317i bk2: 19a 273285i bk3: 22a 273211i bk4: 4a 273463i bk5: 8a 273435i bk6: 19a 273117i bk7: 9a 273390i bk8: 22a 273210i bk9: 21a 273268i bk10: 14a 273259i bk11: 26a 273195i bk12: 4a 273417i bk13: 5a 273436i bk14: 8a 273477i bk15: 9a 273389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719368
Row_Buffer_Locality_read = 0.725100
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.164964
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.030888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001887 
total_CMD = 273491 
util_bw = 516 
Wasted_Col = 1346 
Wasted_Row = 921 
Idle = 270708 

BW Util Bottlenecks: 
RCDc_limit = 1279 
RCDWRc_limit = 15 
WTRc_limit = 2 
RTWc_limit = 28 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 2 
RTWc_limit_alone = 28 

Commands details: 
total_CMD = 273491 
n_nop = 273077 
Read = 251 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 253 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 258 
Row_Bus_Util =  0.000570 
CoL_Bus_Util = 0.000943 
Either_Row_CoL_Bus_Util = 0.001514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00387216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272979 n_act=104 n_pre=88 n_ref_event=0 n_req=302 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.002355
n_activity=6046 dram_eff=0.1065
bk0: 12a 273369i bk1: 33a 273163i bk2: 16a 273284i bk3: 16a 273432i bk4: 23a 273211i bk5: 20a 273163i bk6: 14a 273252i bk7: 14a 273203i bk8: 23a 273303i bk9: 12a 273251i bk10: 13a 273356i bk11: 14a 273358i bk12: 36a 273027i bk13: 30a 273208i bk14: 9a 273354i bk15: 10a 273344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705298
Row_Buffer_Locality_read = 0.718644
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.183962
Bank_Level_Parallism_Col = 1.108409
Bank_Level_Parallism_Ready = 1.034161
write_to_read_ratio_blp_rw_average = 0.073708
GrpLevelPara = 1.083587 

BW Util details:
bwutil = 0.002355 
total_CMD = 273491 
util_bw = 644 
Wasted_Col = 1598 
Wasted_Row = 1101 
Idle = 270148 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 52 
WTRc_limit = 32 
RTWc_limit = 36 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 32 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 273491 
n_nop = 272979 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 302 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 322 
Row_Bus_Util =  0.000702 
CoL_Bus_Util = 0.001177 
Either_Row_CoL_Bus_Util = 0.001872 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003906 
queue_avg = 0.003715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00371493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=273104 n_act=76 n_pre=60 n_ref_event=0 n_req=243 n_rd=239 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.001843
n_activity=4522 dram_eff=0.1115
bk0: 18a 273378i bk1: 16a 273454i bk2: 15a 273436i bk3: 8a 273370i bk4: 23a 273120i bk5: 19a 273262i bk6: 31a 273274i bk7: 17a 273313i bk8: 5a 273457i bk9: 4a 273424i bk10: 7a 273446i bk11: 2a 273484i bk12: 5a 273391i bk13: 12a 273279i bk14: 28a 273168i bk15: 29a 273028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744856
Row_Buffer_Locality_read = 0.753138
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.200440
Bank_Level_Parallism_Col = 1.101626
Bank_Level_Parallism_Ready = 1.015873
write_to_read_ratio_blp_rw_average = 0.058943
GrpLevelPara = 1.087398 

BW Util details:
bwutil = 0.001843 
total_CMD = 273491 
util_bw = 504 
Wasted_Col = 1195 
Wasted_Row = 722 
Idle = 271070 

BW Util Bottlenecks: 
RCDc_limit = 1097 
RCDWRc_limit = 20 
WTRc_limit = 28 
RTWc_limit = 44 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 26 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 273491 
n_nop = 273104 
Read = 239 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 243 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 252 
Row_Bus_Util =  0.000497 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001415 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002584 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236205
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272999 n_act=98 n_pre=82 n_ref_event=0 n_req=297 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.002289
n_activity=5600 dram_eff=0.1118
bk0: 35a 273201i bk1: 38a 273127i bk2: 20a 273241i bk3: 21a 273146i bk4: 6a 273325i bk5: 3a 273376i bk6: 37a 273164i bk7: 25a 273158i bk8: 13a 273287i bk9: 16a 273284i bk10: 11a 273428i bk11: 10a 273334i bk12: 12a 273313i bk13: 14a 273342i bk14: 15a 273440i bk15: 14a 273349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713805
Row_Buffer_Locality_read = 0.724138
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.207695
Bank_Level_Parallism_Col = 1.132086
Bank_Level_Parallism_Ready = 1.025478
write_to_read_ratio_blp_rw_average = 0.094111
GrpLevelPara = 1.116125 

BW Util details:
bwutil = 0.002289 
total_CMD = 273491 
util_bw = 626 
Wasted_Col = 1455 
Wasted_Row = 1018 
Idle = 270392 

BW Util Bottlenecks: 
RCDc_limit = 1351 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 273491 
n_nop = 272999 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 297 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 313 
Row_Bus_Util =  0.000658 
CoL_Bus_Util = 0.001144 
Either_Row_CoL_Bus_Util = 0.001799 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002033 
queue_avg = 0.003280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00327982
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272885 n_act=136 n_pre=120 n_ref_event=0 n_req=342 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.002574
n_activity=7484 dram_eff=0.09407
bk0: 50a 272729i bk1: 24a 272968i bk2: 48a 272950i bk3: 16a 273306i bk4: 15a 273281i bk5: 17a 273318i bk6: 13a 273351i bk7: 20a 273240i bk8: 20a 273113i bk9: 13a 273220i bk10: 27a 273054i bk11: 20a 273098i bk12: 11a 273325i bk13: 4a 273467i bk14: 21a 273219i bk15: 18a 273424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643275
Row_Buffer_Locality_read = 0.646884
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.220190
Bank_Level_Parallism_Col = 1.124747
Bank_Level_Parallism_Ready = 1.031161
write_to_read_ratio_blp_rw_average = 0.044485
GrpLevelPara = 1.092345 

BW Util details:
bwutil = 0.002574 
total_CMD = 273491 
util_bw = 704 
Wasted_Col = 2078 
Wasted_Row = 1491 
Idle = 269218 

BW Util Bottlenecks: 
RCDc_limit = 1998 
RCDWRc_limit = 25 
WTRc_limit = 9 
RTWc_limit = 56 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 9 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 273491 
n_nop = 272885 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 342 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 352 
Row_Bus_Util =  0.000936 
CoL_Bus_Util = 0.001287 
Either_Row_CoL_Bus_Util = 0.002216 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003300 
queue_avg = 0.005792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00579178
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=273056 n_act=102 n_pre=88 n_ref_event=0 n_req=245 n_rd=244 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.001814
n_activity=5721 dram_eff=0.0867
bk0: 15a 273284i bk1: 10a 273311i bk2: 0a 273493i bk3: 11a 273375i bk4: 11a 273258i bk5: 27a 273232i bk6: 35a 272948i bk7: 38a 272928i bk8: 13a 273246i bk9: 12a 273318i bk10: 0a 273483i bk11: 4a 273474i bk12: 7a 273344i bk13: 16a 273437i bk14: 28a 273137i bk15: 17a 273198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636735
Row_Buffer_Locality_read = 0.639344
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.113507
Bank_Level_Parallism_Ready = 1.015936
write_to_read_ratio_blp_rw_average = 0.008229
GrpLevelPara = 1.085131 

BW Util details:
bwutil = 0.001814 
total_CMD = 273491 
util_bw = 496 
Wasted_Col = 1510 
Wasted_Row = 1072 
Idle = 270413 

BW Util Bottlenecks: 
RCDc_limit = 1508 
RCDWRc_limit = 9 
WTRc_limit = 19 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 11 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273491 
n_nop = 273056 
Read = 244 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 102 
n_pre = 88 
n_ref = 0 
n_req = 245 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 248 
Row_Bus_Util =  0.000695 
CoL_Bus_Util = 0.000907 
Either_Row_CoL_Bus_Util = 0.001591 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.006897 
queue_avg = 0.003170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00317012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272915 n_act=108 n_pre=92 n_ref_event=0 n_req=353 n_rd=334 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.002786
n_activity=6848 dram_eff=0.1113
bk0: 41a 273166i bk1: 17a 273362i bk2: 27a 272942i bk3: 37a 273019i bk4: 18a 273106i bk5: 7a 273377i bk6: 11a 273351i bk7: 27a 273331i bk8: 1a 273421i bk9: 14a 273418i bk10: 37a 273337i bk11: 53a 272701i bk12: 8a 273377i bk13: 8a 273391i bk14: 19a 273208i bk15: 9a 273341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730878
Row_Buffer_Locality_read = 0.730539
Row_Buffer_Locality_write = 0.736842
Bank_Level_Parallism = 1.228944
Bank_Level_Parallism_Col = 1.123379
Bank_Level_Parallism_Ready = 1.034121
write_to_read_ratio_blp_rw_average = 0.147146
GrpLevelPara = 1.085829 

BW Util details:
bwutil = 0.002786 
total_CMD = 273491 
util_bw = 762 
Wasted_Col = 1790 
Wasted_Row = 1114 
Idle = 269825 

BW Util Bottlenecks: 
RCDc_limit = 1523 
RCDWRc_limit = 39 
WTRc_limit = 58 
RTWc_limit = 188 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 54 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 273491 
n_nop = 272915 
Read = 334 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 353 
total_req = 381 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 381 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.001393 
Either_Row_CoL_Bus_Util = 0.002106 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.008681 
queue_avg = 0.004830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00483014
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=272676 n_act=187 n_pre=171 n_ref_event=0 n_req=437 n_rd=426 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.003371
n_activity=9876 dram_eff=0.09336
bk0: 21a 273347i bk1: 27a 273200i bk2: 37a 273068i bk3: 32a 273145i bk4: 24a 273182i bk5: 17a 273146i bk6: 50a 272679i bk7: 48a 272338i bk8: 4a 273352i bk9: 18a 273182i bk10: 21a 273424i bk11: 24a 273074i bk12: 28a 272997i bk13: 18a 273110i bk14: 30a 273011i bk15: 27a 273045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601831
Row_Buffer_Locality_read = 0.615023
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.275075
Bank_Level_Parallism_Col = 1.149798
Bank_Level_Parallism_Ready = 1.036403
write_to_read_ratio_blp_rw_average = 0.071940
GrpLevelPara = 1.127063 

BW Util details:
bwutil = 0.003371 
total_CMD = 273491 
util_bw = 922 
Wasted_Col = 2697 
Wasted_Row = 1955 
Idle = 267917 

BW Util Bottlenecks: 
RCDc_limit = 2616 
RCDWRc_limit = 86 
WTRc_limit = 48 
RTWc_limit = 76 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 48 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 273491 
n_nop = 272676 
Read = 426 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 437 
total_req = 461 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 461 
Row_Bus_Util =  0.001309 
CoL_Bus_Util = 0.001686 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004908 
queue_avg = 0.007061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00706056
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=273491 n_nop=273327 n_act=36 n_pre=21 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007825
n_activity=2142 dram_eff=0.09991
bk0: 9a 273396i bk1: 12a 273457i bk2: 3a 273473i bk3: 2a 273477i bk4: 4a 273480i bk5: 15a 273404i bk6: 11a 273296i bk7: 11a 273293i bk8: 1a 273464i bk9: 6a 273363i bk10: 5a 273426i bk11: 0a 273486i bk12: 4a 273470i bk13: 1a 273479i bk14: 7a 273437i bk15: 16a 273405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775701
Row_Buffer_Locality_read = 0.775701
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189418
Bank_Level_Parallism_Col = 1.124031
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086822 

BW Util details:
bwutil = 0.000782 
total_CMD = 273491 
util_bw = 214 
Wasted_Col = 532 
Wasted_Row = 268 
Idle = 272477 

BW Util Bottlenecks: 
RCDc_limit = 548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 273491 
n_nop = 273327 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 21 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 107 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00106402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21008, Miss = 161, Miss_rate = 0.008, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 21819, Miss = 263, Miss_rate = 0.012, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[2]: Access = 22550, Miss = 261, Miss_rate = 0.012, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 18319, Miss = 142, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22827, Miss = 192, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19646, Miss = 161, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 21953, Miss = 219, Miss_rate = 0.010, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 20998, Miss = 122, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24543, Miss = 164, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17515, Miss = 159, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 20125, Miss = 127, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19860, Miss = 136, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18927, Miss = 115, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24120, Miss = 227, Miss_rate = 0.009, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 19214, Miss = 155, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21061, Miss = 233, Miss_rate = 0.011, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[16]: Access = 21145, Miss = 132, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[17]: Access = 21487, Miss = 112, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22201, Miss = 449, Miss_rate = 0.020, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 19591, Miss = 68, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21498, Miss = 355, Miss_rate = 0.017, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[21]: Access = 22668, Miss = 162, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21221, Miss = 78, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17258, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501554
L2_total_cache_misses = 4222
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1850
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 611
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.134
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=501554
icnt_total_pkts_simt_to_mem=501554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 160.718
	minimum = 5
	maximum = 767
Network latency average = 62.5577
	minimum = 5
	maximum = 294
Slowest packet = 273061
Flit latency average = 62.5577
	minimum = 5
	maximum = 294
Slowest flit = 728644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.320143
	minimum = 0.246985 (at node 15)
	maximum = 0.419267 (at node 25)
Accepted packet rate average = 0.320143
	minimum = 0.246985 (at node 15)
	maximum = 0.419267 (at node 25)
Injected flit rate average = 0.320143
	minimum = 0.246985 (at node 15)
	maximum = 0.419267 (at node 25)
Accepted flit rate average= 0.320143
	minimum = 0.246985 (at node 15)
	maximum = 0.419267 (at node 25)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 59.3385 (11 samples)
	minimum = 5 (11 samples)
	maximum = 361.545 (11 samples)
Network latency average = 35.304 (11 samples)
	minimum = 5 (11 samples)
	maximum = 204.455 (11 samples)
Flit latency average = 35.304 (11 samples)
	minimum = 5 (11 samples)
	maximum = 204.455 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0600334 (11 samples)
	minimum = 0.0439843 (11 samples)
	maximum = 0.119606 (11 samples)
Accepted packet rate average = 0.0600334 (11 samples)
	minimum = 0.0439843 (11 samples)
	maximum = 0.119606 (11 samples)
Injected flit rate average = 0.0600334 (11 samples)
	minimum = 0.0439843 (11 samples)
	maximum = 0.119606 (11 samples)
Accepted flit rate average = 0.0600334 (11 samples)
	minimum = 0.0439843 (11 samples)
	maximum = 0.119606 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 246751 (inst/sec)
gpgpu_simulation_rate = 2583 (cycle/sec)
gpgpu_silicon_slowdown = 548586x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 7942
gpu_sim_insn = 1431682
gpu_ipc =     180.2672
gpu_tot_sim_cycle = 162964
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      99.6339
gpu_tot_issued_cta = 1536
gpu_occupancy = 65.4313% 
gpu_tot_occupancy = 51.2007% 
max_total_param_size = 0
gpu_stall_dramfull = 2194
gpu_stall_icnt2sh    = 2931
partiton_level_parallism =       1.2893
partiton_level_parallism_total  =       3.1405
partiton_level_parallism_util =       3.9537
partiton_level_parallism_util_total  =       8.1222
L2_BW  =      58.4642 GB/Sec
L2_BW_total  =     142.4044 GB/Sec
gpu_total_sim_rate=257726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
987, 493, 887, 646, 933, 966, 823, 569, 911, 547, 570, 779, 668, 723, 558, 855, 898, 732, 809, 986, 819, 876, 942, 986, 754, 842, 766, 994, 853, 721, 721, 798, 888, 732, 888, 634, 712, 833, 480, 1019, 513, 700, 732, 612, 690, 766, 1051, 821, 459, 833, 668, 480, 691, 744, 756, 679, 514, 657, 515, 492, 767, 481, 502, 635, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 282224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:471382	W0_Idle:2234224	W0_Scoreboard:3981979	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:273760	WS1:275012	WS2:274175	WS3:276428	
dual_issue_nums: WS0:15445	WS1:15550	WS2:15438	WS3:15583	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
maxmflatency = 1928 
max_icnt2mem_latency = 1799 
maxmrqlatency = 50 
max_icnt2sh_latency = 539 
averagemflatency = 391 
avg_icnt2mem_latency = 232 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 35 
mrq_lat_table:3135 	31 	42 	155 	300 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	221535 	136829 	143106 	10324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	83293 	68347 	28336 	22355 	27971 	62874 	148165 	65035 	5418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	207353 	133916 	69851 	36478 	24258 	27057 	12612 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	162 	19 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         6         8         4        13         9         5         4         4        17        13         5        10         6         5         5 
dram[1]:        12        12         8        12         5         7         7         7         9         3         5        10         2         4        12         3 
dram[2]:        10        14         7         3        10         8         4        10        11        11         0         4        21         7         5        12 
dram[3]:        12         8         6        10         0         6         8         5        11        10        10        10         3         1         0         6 
dram[4]:         7        20         3        12         9         7         9         4        10         5         6         9        13         7         6         4 
dram[5]:         8         0         6         2         8        11        23        13         0         1         5         0         2         3        15         9 
dram[6]:        13        11        10         9         5         2        13         8         4         7        10         3         5         5        13         6 
dram[7]:        10         5        10         7         6         8         8         7         6         5         8         3         4         0        10        14 
dram[8]:         7         5         0         4         3         7         9        12         4         4         0         0         2        10         7         5 
dram[9]:         3         6         4        14         7         3         7        19         1         6        23         9         4         6        10         4 
dram[10]:        13         4        10        12         8         2        12        12         1         4        17         6         4         4         7         6 
dram[11]:         3         0         0         0         0        10         4         6         0         2         3         0         0         0         6        11 
maximum service time to same row:
dram[0]:      7104      6934     12543      9860      9080      7280      6881     14662      6584      6336      9913      6977      7125      6300      7103      7309 
dram[1]:      8713      5911     15049     17633      7879     11416      9732     12754      6941      9280      8596      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858         0     15894     21730     21739     14144     12253 
dram[3]:      6259      7164     13177     14946         0      6973     17299      7083      7803      6754      7910     12503      7235     21575         0      7616 
dram[4]:      6399      6794     22374      6200      6263     12848     10823      9955     11710      8953      9999     17166      7584      6146     20674     17063 
dram[5]:      6299         0      6208      5930     10405     16537      6904     12190         0      7095      7314         0     10833     11356     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6196      8452      7792      6164      6073      6956     13461         0      7140      6955 
dram[8]:      5966     10691         0     21739     13188     16032      9373     10173     11584      6679         0      7339      8619      6757      6806     13957 
dram[9]:      5780     22350      5924      9176     13179     22094      6942     22437      8041      7062     16347      6851     21599     15500      6775     14947 
dram[10]:     22297      5726     11885     15722      7838      7084      6240      6239      6976      6837      7057      6534      6685     10818      6809     12359 
dram[11]:      6358         0         0      7411         0     23086     10248     10045     22331     10304      6961         0         0         0      6741     11503 
average row accesses per activate:
dram[0]:  2.450000  1.909091  2.307692  2.777778  4.250000  2.875000  2.500000  2.000000  1.533333  4.888889  4.500000  4.400000  3.142857  3.000000  4.000000  4.500000 
dram[1]:  2.250000  3.000000  3.714286  9.333333  2.000000  3.833333  2.400000  2.600000  2.500000  2.000000  1.857143 13.000000  9.000000  3.666667  4.750000  3.500000 
dram[2]:  3.444444  5.000000  2.187500  2.250000  3.900000  3.666667  1.857143  2.600000  5.000000  7.000000       inf  2.666667 16.000000  7.500000  2.500000  5.250000 
dram[3]:  3.083333  6.000000  3.800000  3.285714       inf  8.000000  2.111111  4.500000  3.142857  4.200000  3.166667  3.250000  4.000000  2.500000       inf  3.000000 
dram[4]:  4.000000  3.666667  3.200000 16.000000  2.875000  2.222222  3.400000  2.428571  5.750000  2.000000  4.333333  4.666667  2.769231  4.285714  3.333333  3.666667 
dram[5]:  9.000000       inf 15.000000  2.666667  2.600000  4.000000  6.200000  4.250000       inf  4.000000  7.000000       inf  1.666667  1.857143  3.500000  2.416667 
dram[6]:  3.888889  4.222222  4.600000  2.333333  2.000000  1.333333  4.111111  2.777778  2.600000  3.200000 11.000000  2.500000  3.250000  3.500000 15.000000  3.500000 
dram[7]:  2.600000  1.785714  3.846154  4.000000  3.000000  5.666667  4.333333  2.857143  2.000000  1.625000  2.250000  2.000000  2.750000       inf  2.625000 18.000000 
dram[8]:  3.000000  2.500000      -nan  3.666667  1.571429  3.857143  2.333333  2.600000  2.166667  3.000000      -nan  4.000000  1.750000 16.000000  2.800000  2.428571 
dram[9]: 18.666666  5.666667  1.800000  3.083333  2.625000  3.500000  3.666667  9.333333  2.000000  7.000000  9.250000  2.409091  4.000000  4.000000  2.375000  2.250000 
dram[10]:  7.000000  3.000000  3.363636  3.555556  3.000000  2.000000  2.363636  1.741935  2.000000  2.250000 21.000000  1.846154  2.000000  1.636364  2.909091  2.250000 
dram[11]:  4.500000       inf       inf  2.000000       inf  7.500000  1.833333  2.200000  1.000000  2.000000  5.000000      -nan       inf       inf  7.000000  8.000000 
average row locality = 3677/1159 = 3.172563
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        21        29        22        34        23        15        14        23        44        18        22        22        21        11        16 
dram[1]:        36        42        25        26        20        23        23        24        25        18        13        13         9        11        16        14 
dram[2]:        31        30        34         9        39        33        13        24        25        14         3         8        32        15        15        21 
dram[3]:        37        24        19        22         4         8        19         9        22        21        18        26         4         5         8         9 
dram[4]:        12        33        16        16        23        20        14        14        23        12        13        14        36        30         9        10 
dram[5]:        18        16        15         8        23        19        31        17         5         4         7         2         5        12        28        29 
dram[6]:        35        38        20        21         6         3        37        25        13        16        11        10        12        14        15        14 
dram[7]:        50        24        48        16        15        17        13        20        20        13        27        20        11         4        21        18 
dram[8]:        15        10         0        11        11        27        35        38        13        12         0         4         7        16        28        17 
dram[9]:        41        17        27        37        18         7        11        27         5        14        37        53         8         8        19         9 
dram[10]:        21        27        37        32        24        17        50        48         4        18        21        24        28        18        30        27 
dram[11]:         9        12         3         2         4        15        11        11         1         6         5         0         4         1         7        16 
total dram reads = 3599
min_bank_accesses = 0!
chip skew: 426/107 = 3.98
number of total write accesses:
dram[0]:         0         0         2         9         0         0         0         0         0         0         0         0         0         0         3         8 
dram[1]:         0         0         4         4         0         0         4         8         0         0         0         0         0         0        10         0 
dram[2]:         0         0         3         0         0         0         0         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         3         0         0         0         0         0         0         4         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        12        12         0         0         0         0         0         0         4         3 
dram[5]:         0         0         0         0        11         4         0         0         0         0         0         0         0         2         0         0 
dram[6]:         0         0         7         0         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         5         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        34         0         0         0         9         0         0         4         4         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         3         8        18         0         0         0         0         0         0         6         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 246
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15731     36110     26372     22772     20924     34865     45147     60996     64772     27956     95787     73205     64186     46753     46731     28757
dram[1]:      26760     18390     32069     24417     50088     35601     33764     20907     50804     64911    147215     80340    155720    134864     23126     37432
dram[2]:      33635     26367     23613     94875     20994     28179     68679     31544     58705    105963    726262    203111     31930     83316     45462     33437
dram[3]:      24340     37946     50195     35546    176468    111129     45093     79512     56573     68808     70359     56127    344842    297731     84112     76599
dram[4]:      79997     44505     60149     63828     34627     41068     38415     46193     77394    126751    131263    193461     50375     63312     50541     50222
dram[5]:      41745     62755     46383     91416     21094     24991     29002     54401    245926    287130    154755    546556    264752     70925     21991     31623
dram[6]:      25606     26480     27016     39990     60337     96162     22049     34927    437398     79363     67496    111899     64275     82419     48479     46537
dram[7]:      16696     33638     13388     39031     49495     54739     65823     39535     57974    104855     63703     50061     84823    210329     33430     35991
dram[8]:      60088     98391    none       83001     83850     29243     24156     20785    105218    153074    none      354570    122129     81139     19822     40444
dram[9]:      10466     44336     28519     16277     32925     92723     77654     32301    121353     86956     35661     29535    154832    198662     43360     49099
dram[10]:      51284     36310     29026     24383     40434     41538     17674     11460    406859     73770     62014     86121     59491     75631     22223     29851
dram[11]:      69735     60825    223937    373768    130399     48719     64891     82241   1109777    187135    266974    none      294663   1143812    108432     41941
maximum mf latency per bank:
dram[0]:        912       940       968       865      1852      1507      1745      1866      1883      1852      1915      1855      1886      1927       930       935
dram[1]:       1095      1007       975       960      1623      1561      1851      1798      1835      1894      1852      1867      1915      1806       969       977
dram[2]:       1091      1037      1041      1038      1088      1684      1886      1651      1925      1818      1808      1869      1849      1835      1044      1049
dram[3]:        983       996       932       940      1492      1009      1857      1921      1849      1868      1889      1892      1852      1811       997       965
dram[4]:       1235      1310      1273      1302      1310      1830      1824      1789      1912      1915      1839      1876      1699      1807      1300      1353
dram[5]:        857       908       865       857      1408      1559      1694      1853      1927      1927      1888      1824      1789      1888       914       938
dram[6]:        903       970       847       886      1816       906      1913      1884      1928      1870      1848      1894      1914      1891       850       867
dram[7]:        905       915       898       919      1560      1419      1827      1878      1878      1881      1838      1793      1839      1830       920       941
dram[8]:        898       896       843       875      1793      1203      1742      1878      1861      1925      1808      1853      1766      1914       942       885
dram[9]:        950       926       930       902      1384      1338      1853      1915      1870      1891      1853      1851      1752      1884       908       879
dram[10]:        996       970       994      1020      1873      1879      1894      1806      1867      1797      1888      1835      1886      1879      1008      1059
dram[11]:        895       917       850       899      1410      1661      1849      1914      1927      1800      1848      1776      1863      1913       901       853
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286817 n_act=150 n_pre=134 n_ref_event=93959467219616 n_req=391 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002824
n_activity=8796 dram_eff=0.09231
bk0: 49a 286797i bk1: 21a 287080i bk2: 29a 286996i bk3: 22a 287116i bk4: 34a 287213i bk5: 23a 287186i bk6: 15a 287252i bk7: 14a 287271i bk8: 23a 286973i bk9: 44a 287122i bk10: 18a 287326i bk11: 22a 287301i bk12: 22a 287242i bk13: 21a 287244i bk14: 11a 287342i bk15: 16a 287321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652174
Row_Buffer_Locality_read = 0.661458
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.219756
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.009756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002824 
total_CMD = 287502 
util_bw = 812 
Wasted_Col = 2307 
Wasted_Row = 1628 
Idle = 282755 

BW Util Bottlenecks: 
RCDc_limit = 2197 
RCDWRc_limit = 48 
WTRc_limit = 56 
RTWc_limit = 75 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 54 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 287502 
n_nop = 286817 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 150 
n_pre = 134 
n_ref = 93959467219616 
n_req = 391 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 406 
Row_Bus_Util =  0.000988 
CoL_Bus_Util = 0.001412 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.007299 
queue_avg = 0.005384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00538431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286894 n_act=128 n_pre=112 n_ref_event=0 n_req=347 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.00256
n_activity=7018 dram_eff=0.1049
bk0: 36a 286947i bk1: 42a 286982i bk2: 25a 287152i bk3: 26a 287351i bk4: 20a 287146i bk5: 23a 287242i bk6: 23a 287094i bk7: 24a 287078i bk8: 25a 287134i bk9: 18a 287119i bk10: 13a 287231i bk11: 13a 287422i bk12: 9a 287455i bk13: 11a 287399i bk14: 16a 287288i bk15: 14a 287357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668588
Row_Buffer_Locality_read = 0.677515
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.297838
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.018817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002560 
total_CMD = 287502 
util_bw = 736 
Wasted_Col = 1951 
Wasted_Row = 1260 
Idle = 283555 

BW Util Bottlenecks: 
RCDc_limit = 1807 
RCDWRc_limit = 39 
WTRc_limit = 108 
RTWc_limit = 82 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 96 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 287502 
n_nop = 286894 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 347 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 368 
Row_Bus_Util =  0.000835 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.002115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00485562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286942 n_act=110 n_pre=94 n_ref_event=0 n_req=349 n_rd=346 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.002483
n_activity=6405 dram_eff=0.1115
bk0: 31a 287135i bk1: 30a 287266i bk2: 34a 286865i bk3: 9a 287321i bk4: 39a 287146i bk5: 33a 287118i bk6: 13a 287226i bk7: 24a 287116i bk8: 25a 287274i bk9: 14a 287399i bk10: 3a 287484i bk11: 8a 287389i bk12: 32a 287408i bk13: 15a 287432i bk14: 15a 287292i bk15: 21a 287339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727794
Row_Buffer_Locality_read = 0.731214
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.243425
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.038781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002483 
total_CMD = 287502 
util_bw = 714 
Wasted_Col = 1632 
Wasted_Row = 1119 
Idle = 284037 

BW Util Bottlenecks: 
RCDc_limit = 1588 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 15 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 287502 
n_nop = 286942 
Read = 346 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 349 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 357 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.001242 
Either_Row_CoL_Bus_Util = 0.001948 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001786 
queue_avg = 0.005120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00511996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=287082 n_act=87 n_pre=71 n_ref_event=0 n_req=257 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001823
n_activity=5121 dram_eff=0.1023
bk0: 37a 287092i bk1: 24a 287328i bk2: 19a 287296i bk3: 22a 287222i bk4: 4a 287474i bk5: 8a 287446i bk6: 19a 287129i bk7: 9a 287402i bk8: 22a 287222i bk9: 21a 287280i bk10: 18a 287229i bk11: 26a 287205i bk12: 4a 287427i bk13: 5a 287446i bk14: 8a 287487i bk15: 9a 287399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719844
Row_Buffer_Locality_read = 0.725490
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.162202
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.030418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001823 
total_CMD = 287502 
util_bw = 524 
Wasted_Col = 1368 
Wasted_Row = 937 
Idle = 284673 

BW Util Bottlenecks: 
RCDc_limit = 1295 
RCDWRc_limit = 15 
WTRc_limit = 2 
RTWc_limit = 28 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 2 
RTWc_limit_alone = 28 

Commands details: 
total_CMD = 287502 
n_nop = 287082 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 257 
total_req = 262 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 262 
Row_Bus_Util =  0.000550 
CoL_Bus_Util = 0.000911 
Either_Row_CoL_Bus_Util = 0.001461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00398954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286986 n_act=104 n_pre=88 n_ref_event=0 n_req=303 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.002268
n_activity=6073 dram_eff=0.1074
bk0: 12a 287380i bk1: 33a 287174i bk2: 16a 287295i bk3: 16a 287443i bk4: 23a 287222i bk5: 20a 287174i bk6: 14a 287251i bk7: 14a 287214i bk8: 23a 287314i bk9: 12a 287262i bk10: 13a 287367i bk11: 14a 287369i bk12: 36a 287038i bk13: 30a 287219i bk14: 9a 287365i bk15: 10a 287355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706271
Row_Buffer_Locality_read = 0.718644
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.183213
Bank_Level_Parallism_Col = 1.107700
Bank_Level_Parallism_Ready = 1.033742
write_to_read_ratio_blp_rw_average = 0.079768
GrpLevelPara = 1.083040 

BW Util details:
bwutil = 0.002268 
total_CMD = 287502 
util_bw = 652 
Wasted_Col = 1604 
Wasted_Row = 1101 
Idle = 284145 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 52 
WTRc_limit = 32 
RTWc_limit = 36 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 32 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 287502 
n_nop = 286986 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 303 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 326 
Row_Bus_Util =  0.000668 
CoL_Bus_Util = 0.001134 
Either_Row_CoL_Bus_Util = 0.001795 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003876 
queue_avg = 0.003534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00353389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=287111 n_act=76 n_pre=60 n_ref_event=0 n_req=244 n_rd=239 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.001781
n_activity=4549 dram_eff=0.1126
bk0: 18a 287389i bk1: 16a 287465i bk2: 15a 287447i bk3: 8a 287381i bk4: 23a 287119i bk5: 19a 287273i bk6: 31a 287285i bk7: 17a 287324i bk8: 5a 287468i bk9: 4a 287435i bk10: 7a 287457i bk11: 2a 287495i bk12: 5a 287402i bk13: 12a 287290i bk14: 28a 287179i bk15: 29a 287039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745902
Row_Buffer_Locality_read = 0.753138
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.199301
Bank_Level_Parallism_Col = 1.100739
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.067159
GrpLevelPara = 1.086635 

BW Util details:
bwutil = 0.001781 
total_CMD = 287502 
util_bw = 512 
Wasted_Col = 1201 
Wasted_Row = 722 
Idle = 285067 

BW Util Bottlenecks: 
RCDc_limit = 1097 
RCDWRc_limit = 20 
WTRc_limit = 28 
RTWc_limit = 44 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 26 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 287502 
n_nop = 287111 
Read = 239 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 244 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 256 
Row_Bus_Util =  0.000473 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001360 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002558 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00224694
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=287010 n_act=98 n_pre=82 n_ref_event=0 n_req=297 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.002177
n_activity=5600 dram_eff=0.1118
bk0: 35a 287212i bk1: 38a 287138i bk2: 20a 287252i bk3: 21a 287157i bk4: 6a 287336i bk5: 3a 287387i bk6: 37a 287175i bk7: 25a 287169i bk8: 13a 287298i bk9: 16a 287295i bk10: 11a 287439i bk11: 10a 287345i bk12: 12a 287324i bk13: 14a 287353i bk14: 15a 287451i bk15: 14a 287360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713805
Row_Buffer_Locality_read = 0.724138
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.207695
Bank_Level_Parallism_Col = 1.132086
Bank_Level_Parallism_Ready = 1.025478
write_to_read_ratio_blp_rw_average = 0.094111
GrpLevelPara = 1.116125 

BW Util details:
bwutil = 0.002177 
total_CMD = 287502 
util_bw = 626 
Wasted_Col = 1455 
Wasted_Row = 1018 
Idle = 284403 

BW Util Bottlenecks: 
RCDc_limit = 1351 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 76 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 287502 
n_nop = 287010 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 297 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 313 
Row_Bus_Util =  0.000626 
CoL_Bus_Util = 0.001089 
Either_Row_CoL_Bus_Util = 0.001711 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002033 
queue_avg = 0.003120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00311998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286896 n_act=136 n_pre=120 n_ref_event=0 n_req=342 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.002449
n_activity=7484 dram_eff=0.09407
bk0: 50a 286740i bk1: 24a 286979i bk2: 48a 286961i bk3: 16a 287317i bk4: 15a 287292i bk5: 17a 287329i bk6: 13a 287362i bk7: 20a 287251i bk8: 20a 287124i bk9: 13a 287231i bk10: 27a 287065i bk11: 20a 287109i bk12: 11a 287336i bk13: 4a 287478i bk14: 21a 287230i bk15: 18a 287435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643275
Row_Buffer_Locality_read = 0.646884
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.220190
Bank_Level_Parallism_Col = 1.124747
Bank_Level_Parallism_Ready = 1.031161
write_to_read_ratio_blp_rw_average = 0.044485
GrpLevelPara = 1.092345 

BW Util details:
bwutil = 0.002449 
total_CMD = 287502 
util_bw = 704 
Wasted_Col = 2078 
Wasted_Row = 1491 
Idle = 283229 

BW Util Bottlenecks: 
RCDc_limit = 1998 
RCDWRc_limit = 25 
WTRc_limit = 9 
RTWc_limit = 56 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 9 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 287502 
n_nop = 286896 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 342 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 352 
Row_Bus_Util =  0.000890 
CoL_Bus_Util = 0.001224 
Either_Row_CoL_Bus_Util = 0.002108 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003300 
queue_avg = 0.005510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00550953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=287067 n_act=102 n_pre=88 n_ref_event=0 n_req=245 n_rd=244 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.001725
n_activity=5721 dram_eff=0.0867
bk0: 15a 287295i bk1: 10a 287322i bk2: 0a 287504i bk3: 11a 287386i bk4: 11a 287269i bk5: 27a 287243i bk6: 35a 286959i bk7: 38a 286939i bk8: 13a 287257i bk9: 12a 287329i bk10: 0a 287494i bk11: 4a 287485i bk12: 7a 287355i bk13: 16a 287448i bk14: 28a 287148i bk15: 17a 287209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636735
Row_Buffer_Locality_read = 0.639344
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.205862
Bank_Level_Parallism_Col = 1.113507
Bank_Level_Parallism_Ready = 1.015936
write_to_read_ratio_blp_rw_average = 0.008229
GrpLevelPara = 1.085131 

BW Util details:
bwutil = 0.001725 
total_CMD = 287502 
util_bw = 496 
Wasted_Col = 1510 
Wasted_Row = 1072 
Idle = 284424 

BW Util Bottlenecks: 
RCDc_limit = 1508 
RCDWRc_limit = 9 
WTRc_limit = 19 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 11 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 287502 
n_nop = 287067 
Read = 244 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 102 
n_pre = 88 
n_ref = 0 
n_req = 245 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 248 
Row_Bus_Util =  0.000661 
CoL_Bus_Util = 0.000863 
Either_Row_CoL_Bus_Util = 0.001513 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.006897 
queue_avg = 0.003016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00301563
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286916 n_act=109 n_pre=93 n_ref_event=0 n_req=358 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=51 bw_util=0.002706
n_activity=6985 dram_eff=0.1114
bk0: 41a 287177i bk1: 17a 287373i bk2: 27a 286953i bk3: 37a 287030i bk4: 18a 287105i bk5: 7a 287388i bk6: 11a 287362i bk7: 27a 287343i bk8: 5a 287400i bk9: 14a 287428i bk10: 37a 287347i bk11: 53a 286712i bk12: 8a 287388i bk13: 8a 287402i bk14: 19a 287219i bk15: 9a 287352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731844
Row_Buffer_Locality_read = 0.730769
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.225742
Bank_Level_Parallism_Col = 1.121639
Bank_Level_Parallism_Ready = 1.033419
write_to_read_ratio_blp_rw_average = 0.150801
GrpLevelPara = 1.084619 

BW Util details:
bwutil = 0.002706 
total_CMD = 287502 
util_bw = 778 
Wasted_Col = 1812 
Wasted_Row = 1130 
Idle = 283782 

BW Util Bottlenecks: 
RCDc_limit = 1539 
RCDWRc_limit = 39 
WTRc_limit = 58 
RTWc_limit = 188 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 54 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 287502 
n_nop = 286916 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 51 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 358 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 389 
Row_Bus_Util =  0.000703 
CoL_Bus_Util = 0.001353 
Either_Row_CoL_Bus_Util = 0.002038 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.008532 
queue_avg = 0.004595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00459475
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=286687 n_act=187 n_pre=171 n_ref_event=0 n_req=437 n_rd=426 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.003207
n_activity=9876 dram_eff=0.09336
bk0: 21a 287358i bk1: 27a 287211i bk2: 37a 287079i bk3: 32a 287156i bk4: 24a 287193i bk5: 17a 287157i bk6: 50a 286690i bk7: 48a 286349i bk8: 4a 287363i bk9: 18a 287193i bk10: 21a 287435i bk11: 24a 287085i bk12: 28a 287008i bk13: 18a 287121i bk14: 30a 287022i bk15: 27a 287056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601831
Row_Buffer_Locality_read = 0.615023
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.275075
Bank_Level_Parallism_Col = 1.149798
Bank_Level_Parallism_Ready = 1.036403
write_to_read_ratio_blp_rw_average = 0.071940
GrpLevelPara = 1.127063 

BW Util details:
bwutil = 0.003207 
total_CMD = 287502 
util_bw = 922 
Wasted_Col = 2697 
Wasted_Row = 1955 
Idle = 281928 

BW Util Bottlenecks: 
RCDc_limit = 2616 
RCDWRc_limit = 86 
WTRc_limit = 48 
RTWc_limit = 76 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 48 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 287502 
n_nop = 286687 
Read = 426 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 437 
total_req = 461 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 461 
Row_Bus_Util =  0.001245 
CoL_Bus_Util = 0.001603 
Either_Row_CoL_Bus_Util = 0.002835 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.004908 
queue_avg = 0.006716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00671647
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=287502 n_nop=287338 n_act=36 n_pre=21 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007443
n_activity=2142 dram_eff=0.09991
bk0: 9a 287407i bk1: 12a 287468i bk2: 3a 287484i bk3: 2a 287488i bk4: 4a 287491i bk5: 15a 287415i bk6: 11a 287307i bk7: 11a 287304i bk8: 1a 287475i bk9: 6a 287374i bk10: 5a 287437i bk11: 0a 287497i bk12: 4a 287481i bk13: 1a 287490i bk14: 7a 287448i bk15: 16a 287416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775701
Row_Buffer_Locality_read = 0.775701
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189418
Bank_Level_Parallism_Col = 1.124031
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086822 

BW Util details:
bwutil = 0.000744 
total_CMD = 287502 
util_bw = 214 
Wasted_Col = 532 
Wasted_Row = 268 
Idle = 286488 

BW Util Bottlenecks: 
RCDc_limit = 548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 287502 
n_nop = 287338 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 21 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 107 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000372 
Either_Row_CoL_Bus_Util = 0.000570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00101217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21392, Miss = 161, Miss_rate = 0.008, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 22167, Miss = 263, Miss_rate = 0.012, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[2]: Access = 22906, Miss = 265, Miss_rate = 0.012, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 18599, Miss = 142, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23211, Miss = 200, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19950, Miss = 161, Miss_rate = 0.008, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 22285, Miss = 223, Miss_rate = 0.010, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 21386, Miss = 122, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24983, Miss = 172, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17767, Miss = 171, Miss_rate = 0.010, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 20425, Miss = 135, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20204, Miss = 136, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19215, Miss = 123, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26512, Miss = 227, Miss_rate = 0.009, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 19502, Miss = 155, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21445, Miss = 233, Miss_rate = 0.011, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[16]: Access = 21501, Miss = 136, Miss_rate = 0.006, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[17]: Access = 21835, Miss = 112, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22589, Miss = 465, Miss_rate = 0.021, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 19903, Miss = 68, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21878, Miss = 359, Miss_rate = 0.016, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[21]: Access = 23052, Miss = 166, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21565, Miss = 78, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17522, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 511794
L2_total_cache_misses = 4302
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1858
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 665
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=511794
icnt_total_pkts_simt_to_mem=511794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 298.679
	minimum = 5
	maximum = 1797
Network latency average = 155.306
	minimum = 5
	maximum = 799
Slowest packet = 1007748
Flit latency average = 155.306
	minimum = 5
	maximum = 799
Slowest flit = 1013233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0495903
	minimum = 0.03173 (at node 37)
	maximum = 0.301184 (at node 41)
Accepted packet rate average = 0.0495903
	minimum = 0.03173 (at node 37)
	maximum = 0.301184 (at node 41)
Injected flit rate average = 0.0495903
	minimum = 0.03173 (at node 37)
	maximum = 0.301184 (at node 41)
Accepted flit rate average= 0.0495903
	minimum = 0.03173 (at node 37)
	maximum = 0.301184 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 79.2836 (12 samples)
	minimum = 5 (12 samples)
	maximum = 481.167 (12 samples)
Network latency average = 45.3042 (12 samples)
	minimum = 5 (12 samples)
	maximum = 254 (12 samples)
Flit latency average = 45.3042 (12 samples)
	minimum = 5 (12 samples)
	maximum = 254 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0591631 (12 samples)
	minimum = 0.0429631 (12 samples)
	maximum = 0.134737 (12 samples)
Accepted packet rate average = 0.0591631 (12 samples)
	minimum = 0.0429631 (12 samples)
	maximum = 0.134737 (12 samples)
Injected flit rate average = 0.0591631 (12 samples)
	minimum = 0.0429631 (12 samples)
	maximum = 0.134737 (12 samples)
Accepted flit rate average = 0.0591631 (12 samples)
	minimum = 0.0429631 (12 samples)
	maximum = 0.134737 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 257726 (inst/sec)
gpgpu_simulation_rate = 2586 (cycle/sec)
gpgpu_silicon_slowdown = 547950x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 77321
gpu_sim_insn = 4557217
gpu_ipc =      58.9389
gpu_tot_sim_cycle = 240285
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      86.5387
gpu_tot_issued_cta = 1664
gpu_occupancy = 87.9469% 
gpu_tot_occupancy = 66.8634% 
max_total_param_size = 0
gpu_stall_dramfull = 12438
gpu_stall_icnt2sh    = 14815
partiton_level_parallism =       9.0677
partiton_level_parallism_total  =       5.0478
partiton_level_parallism_util =      10.1977
partiton_level_parallism_util_total  =       9.2052
L2_BW  =     411.1654 GB/Sec
L2_BW_total  =     228.8886 GB/Sec
gpu_total_sim_rate=196169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1248, 711, 1171, 974, 1117, 1217, 1096, 864, 1129, 798, 798, 1008, 930, 1018, 776, 1128, 1434, 1224, 1333, 1500, 1410, 1390, 1554, 1532, 1268, 1332, 1279, 1563, 1433, 1311, 1191, 1333, 1139, 949, 1151, 907, 940, 1073, 731, 1336, 840, 973, 1037, 896, 941, 1072, 1281, 1138, 731, 1084, 996, 720, 931, 984, 996, 964, 764, 919, 766, 831, 963, 743, 720, 842, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 1301339
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2975156	W0_Idle:2431025	W0_Scoreboard:6622259	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:390006	WS1:389905	WS2:390388	WS3:393820	
dual_issue_nums: WS0:21567	WS1:21599	WS2:21566	WS3:21725	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
maxmflatency = 1928 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 570 
avg_icnt2mem_latency = 393 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 51 
mrq_lat_table:16306 	218 	313 	1872 	4954 	333 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	307581 	212247 	622691 	70398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	103775 	91349 	41669 	38441 	49418 	97795 	227018 	558002 	5450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	321994 	409851 	202946 	93892 	51607 	53333 	78133 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	65 	102 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13         8        12        11        17         9         9        27        12        17        13        33        12        10         8        28 
dram[1]:        12        12        13        14        20        11        10         9        13         8        11        10         7        12        12         9 
dram[2]:        10        14        19         7        15        17         6        10        11        11         8        12        21        13        16        12 
dram[3]:        12         8         8        14         8        11        11         6        11        10        10        10         5         4        12        12 
dram[4]:         7        20         7        12        11         8        14         8        10         6         8         9        14        13        18         5 
dram[5]:         8        24         9         9         8        11        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        13        11        24        17        13        16        15         9        10         7         8         6        13         6 
dram[7]:        12        12        17         7        11        10         8         7         6        13        11         4        11         8        10        14 
dram[8]:         7         7        20         7         7        10         9        12         4        10         0         6        10        10         8         9 
dram[9]:        52         6         8        14        14        11         7        19         7         7        23        13        42         6        14         9 
dram[10]:        13         9        11        12        13        10        16        13         6         7        17         7         8         7         9         9 
dram[11]:         4        16        12        23        20        10         8         6         6         9        24         0        11         7        11        12 
maximum service time to same row:
dram[0]:      7104     12848     12543      9860     11242      7280      9321     14662      6584      6336     11484     27996      7125      6300     24681      8616 
dram[1]:      8713      6568     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299      7083      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:      6399      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14322     10405     16537      6904     12190      8792      7095      7314     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6073      7299     13461      8280      7140      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      6679      9786     16338      8619      7955      6806     13957 
dram[9]:      6481     22350      5924      9176     13179     22094      6942     22437     28485      7062     16347      6851     28445     15500      6775     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7057      6534      6685     10818      6809     12359 
dram[11]:     20118      7329     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      6741     11912 
average row accesses per activate:
dram[0]:  3.171429  2.729730  3.000000  3.777778  3.800000  2.420000  3.147059  4.884615  2.097222  2.777778  3.615385  5.428571  3.037037  2.800000  3.727273  4.200000 
dram[1]:  2.395062  2.825397  3.787234  5.181818  2.897436  2.784314  2.402597  2.661017  2.961039  2.884615  2.680000  4.272727  2.523077  2.549020  3.392857  3.181818 
dram[2]:  2.626374  2.954023  2.137931  2.652174  3.350000  3.189655  2.524590  2.691489  2.573333  3.125000  2.451613  2.619048  4.413793  2.629032  2.883721  3.687500 
dram[3]:  3.388889  3.375000  2.837209  3.191489  3.500000  3.833333  2.967742  2.655172  2.296875  2.428571  2.650000  2.764706  3.200000  3.900000  6.400000  2.648649 
dram[4]:  2.444444  3.161765  2.980392  3.035088  2.804348  2.903226  2.928571  3.100000  2.654546  2.509804  2.395833  2.565217  3.315789  3.344828  3.842105  3.250000 
dram[5]:  2.957447  4.250000  3.428571  2.571429  3.290323  4.136364  2.583333  3.115385  3.600000  3.388889  2.538461  2.666667  2.944444  2.590909  3.375000  3.000000 
dram[6]:  2.952381  3.131148  3.489362  2.878049  3.344828  4.000000  2.792683  2.780822  2.791667  2.622222  3.150000  2.125000  3.421053  3.800000  3.150000  2.176471 
dram[7]:  3.040540  2.472727  3.390625  2.474576  2.906977  2.877551  2.651163  2.333333  2.588235  2.885714  2.333333  2.135593  3.183673  3.518518  2.424658  3.050000 
dram[8]:  2.534884  2.258065 14.000000  3.400000  2.451613  3.225000  2.266667  2.318182  2.032258  2.600000  8.000000  3.500000  2.676471  3.160000  2.520548  3.500000 
dram[9]:  3.981482  2.488372  2.566038  3.169231  3.774194  3.772727  2.303571  3.543478  2.666667  2.500000  3.187500  3.068493  6.900000  2.823529  2.967742  2.862069 
dram[10]:  4.290323  2.606557  3.120690  2.793651  2.518518  3.023809  2.223881  2.322314  1.843750  2.694915  2.980000  2.066667  2.373134  2.581818  2.580247  2.677778 
dram[11]:  2.333333  3.090909  6.285714  5.454545 15.500000  2.589744  2.676471  2.250000  1.791667  3.629630  5.571429  6.000000  5.166667  2.400000  2.925926  4.736842 
average row locality = 24019/8349 = 2.876872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       222       101       110       127       129       117       104       119       151       225        47        76       162       181        38       110 
dram[1]:       193       177       168       108       220       141       173       151       228       150        62        45       159       130        87       137 
dram[2]:       234       257       175       178       197       179       145       243       192       175        73       108       127       163       119       173 
dram[3]:       240       159       119       143        32        40        91        77       147       136       103       141        30        37        32        98 
dram[4]:       195       214       152       167       126        90       110        83       145       126       115       118       126        97        65        85 
dram[5]:       137       116        94        52        95        87       120        78        53        61        33        15        53        55       133       100 
dram[6]:       185       189       151       112        90        90       228       200       134       118        63        67        61        55       187        73 
dram[7]:       217       128       212       145       120       130       110       106        88        99       158       126       149        95       172       121 
dram[8]:       109        70        28        49        73       126       167       199        63       104         8        14        91        78       182       133 
dram[9]:       180       105       136       205       109        78       125       160        22        76       202       222        69        48       183        82 
dram[10]:       129       158       180       172       195       118       285       267        57       157       148       153       158       142       200       237 
dram[11]:        21       102        43        58        31        94        89        62        43        98        39         6        60        58        77        90 
total dram reads = 23409
bank skew: 285/6 = 47.50
chip skew: 2756/971 = 2.84
number of total write accesses:
dram[0]:         0         0        26        32        16        16        12        31         0         0         0         0         8         4         9        51 
dram[1]:         4         4        35        20        22         4        35        24         0         0        19         8        15         0        28        12 
dram[2]:        15         0        40        18        16        23        36        40         4         0        12         8         4         0        20        16 
dram[3]:        16        10        12        25        11        22         4         0         0         0        12         0         5         8         0         0 
dram[4]:        11         4         0        23        10         0        49        40         4         8         0         0         0         0        29        22 
dram[5]:         7        10         8         8        27        16        16        12         4         0         0         4         0         6         8         8 
dram[6]:         4         8        41        18        27        24         4        12         0         0         0         4        16         8         8         4 
dram[7]:        29        30        17         4        20        37        16        21         0         8        12         0        24         0        13         4 
dram[8]:         0         0         0         8        12        10        12        14         0         0         0         0         0         4         8         0 
dram[9]:        97         8         0         4        29        18        16        12         8        16         8         8         0         0         4         4 
dram[10]:        12         4         4        14        34        31        41        43         8         8         4         8         4         0        31        16 
dram[11]:         0         0         4         5         0        27         8         4         0         0         0         0         8         8         8         0 
total dram writes = 2193
min_bank_accesses = 0!
chip skew: 262/68 = 3.85
average mf latency per bank:
dram[0]:      11982     25623     19707     15750     14438     18789     19988     15212     28076     15589    165296     94888     37807     25075     43295     13888
dram[1]:      16816     15405     14932     20236     13166     17640     13169     12466     16435     25157    109759     73415     37258     56525     18155     13415
dram[2]:      13803     10736     14106     15952     13372     15855     15302     11310     23888     25283    113213     64495     36677     40196     18080     14035
dram[3]:      11081     15684     22571     16243     51550     43673     24695     26455     24442     28364     53759     44384    168057    132245     69890     23210
dram[4]:      14909     19631     20326     17769     18014     30715     16934     28673     35519     33413     58762     98569     65623     86783     24788     21447
dram[5]:      17414     25398     20338     37472     20455     18509     19688     28486     62351     54221    129315    221454    111574     74864     14700     26685
dram[6]:      15833     15812     13435     20250     21151     18401     10137     11061     61989     30274     46761     70170     57037     80844     12987     28082
dram[7]:      11935     19041     11222     14729     17060     17709     19948     18469     37470     35710     38289     28081     21767     38509     13485     17938
dram[8]:      26536     41184     65305     50100     33101     18197     12678     11566     62342     46139    553879    427824     38539     64015     10695     16934
dram[9]:       9388     22608     18781     11026     21095     22158     16147     16418    101943     39600     29047     26886     76379    140384     14240     19062
dram[10]:      24445     19179     16819     13836     12087     17541      8749      6800     65748     23134     36184     47109     45145     39911     11260     11112
dram[11]:      91610     22286     50019     40671     53697     20499     21372     37663     70967     32967    137145    853475     80331     76523     28513     24913
maximum mf latency per bank:
dram[0]:       1254      1148      1379      1174      1852      1507      1745      1866      1883      1852      1915      1855      1886      1927      1226      1254
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1798      1835      1894      1852      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1684      1886      1651      1925      1818      1808      1869      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1021      1857      1921      1849      1868      1889      1892      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1625      1830      1824      1789      1912      1915      1839      1876      1720      1807      1700      1648
dram[5]:       1010      1021      1045      1027      1408      1559      1694      1853      1927      1927      1888      1824      1789      1888      1041      1057
dram[6]:       1125      1115      1040      1089      1816      1070      1913      1884      1928      1870      1848      1894      1914      1891      1133      1057
dram[7]:       1041      1066      1068      1039      1560      1419      1827      1878      1878      1881      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1041      1793      1203      1742      1878      1861      1925      1808      1853      1766      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1338      1853      1915      1870      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1879      1894      1806      1867      1797      1888      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1914      1927      1800      1848      1776      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=420360 n_act=681 n_pre=665 n_ref_event=93959467219616 n_req=2076 n_rd=2019 n_rd_L2_A=0 n_write=0 n_wr_bk=205 bw_util=0.01049
n_activity=38017 dram_eff=0.117
bk0: 222a 421210i bk1: 101a 422467i bk2: 110a 422236i bk3: 127a 422309i bk4: 129a 422491i bk5: 117a 421857i bk6: 104a 422496i bk7: 119a 422723i bk8: 151a 421254i bk9: 225a 420715i bk10: 47a 423304i bk11: 76a 423354i bk12: 162a 421731i bk13: 181a 421402i bk14: 38a 423325i bk15: 110a 422308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678709
Row_Buffer_Locality_read = 0.689450
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 1.310210
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.041518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010493 
total_CMD = 423917 
util_bw = 4448 
Wasted_Col = 10986 
Wasted_Row = 7524 
Idle = 400959 

BW Util Bottlenecks: 
RCDc_limit = 9509 
RCDWRc_limit = 299 
WTRc_limit = 642 
RTWc_limit = 692 
CCDLc_limit = 1931 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 597 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 423917 
n_nop = 420360 
Read = 2019 
Write = 0 
L2_Alloc = 0 
L2_WB = 205 
n_act = 681 
n_pre = 665 
n_ref = 93959467219616 
n_req = 2076 
total_req = 2224 

Dual Bus Interface Util: 
issued_total_row = 1346 
issued_total_col = 2224 
Row_Bus_Util =  0.003175 
CoL_Bus_Util = 0.005246 
Either_Row_CoL_Bus_Util = 0.008391 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003655 
queue_avg = 0.042808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0428079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=419697 n_act=844 n_pre=828 n_ref_event=0 n_req=2395 n_rd=2329 n_rd_L2_A=0 n_write=0 n_wr_bk=230 bw_util=0.01207
n_activity=44060 dram_eff=0.1162
bk0: 193a 420974i bk1: 177a 421571i bk2: 168a 421629i bk3: 108a 422864i bk4: 220a 420728i bk5: 141a 421966i bk6: 173a 420709i bk7: 151a 421522i bk8: 228a 420889i bk9: 150a 421764i bk10: 62a 422724i bk11: 45a 423435i bk12: 159a 421360i bk13: 130a 421967i bk14: 87a 422698i bk15: 137a 422219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653027
Row_Buffer_Locality_read = 0.663804
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.324609
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012073 
total_CMD = 423917 
util_bw = 5118 
Wasted_Col = 13269 
Wasted_Row = 9161 
Idle = 396369 

BW Util Bottlenecks: 
RCDc_limit = 11692 
RCDWRc_limit = 337 
WTRc_limit = 686 
RTWc_limit = 763 
CCDLc_limit = 2292 
rwq = 0 
CCDLc_limit_alone = 2149 
WTRc_limit_alone = 599 
RTWc_limit_alone = 707 

Commands details: 
total_CMD = 423917 
n_nop = 419697 
Read = 2329 
Write = 0 
L2_Alloc = 0 
L2_WB = 230 
n_act = 844 
n_pre = 828 
n_ref = 0 
n_req = 2395 
total_req = 2559 

Dual Bus Interface Util: 
issued_total_row = 1672 
issued_total_col = 2559 
Row_Bus_Util =  0.003944 
CoL_Bus_Util = 0.006037 
Either_Row_CoL_Bus_Util = 0.009955 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002607 
queue_avg = 0.059384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0593843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=418946 n_act=1008 n_pre=992 n_ref_event=0 n_req=2804 n_rd=2738 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.01411
n_activity=48633 dram_eff=0.123
bk0: 234a 420480i bk1: 257a 420467i bk2: 175a 420400i bk3: 178a 420930i bk4: 197a 421314i bk5: 179a 421347i bk6: 145a 421334i bk7: 243a 419801i bk8: 192a 420733i bk9: 175a 421495i bk10: 73a 422509i bk11: 108a 422274i bk12: 127a 422762i bk13: 163a 421568i bk14: 119a 422141i bk15: 173a 422099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645863
Row_Buffer_Locality_read = 0.654492
Row_Buffer_Locality_write = 0.287879
Bank_Level_Parallism = 1.419296
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014107 
total_CMD = 423917 
util_bw = 5980 
Wasted_Col = 15171 
Wasted_Row = 10049 
Idle = 392717 

BW Util Bottlenecks: 
RCDc_limit = 13909 
RCDWRc_limit = 302 
WTRc_limit = 991 
RTWc_limit = 775 
CCDLc_limit = 2793 
rwq = 0 
CCDLc_limit_alone = 2640 
WTRc_limit_alone = 898 
RTWc_limit_alone = 715 

Commands details: 
total_CMD = 423917 
n_nop = 418946 
Read = 2738 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 1008 
n_pre = 992 
n_ref = 0 
n_req = 2804 
total_req = 2990 

Dual Bus Interface Util: 
issued_total_row = 2000 
issued_total_col = 2990 
Row_Bus_Util =  0.004718 
CoL_Bus_Util = 0.007053 
Either_Row_CoL_Bus_Util = 0.011726 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003822 
queue_avg = 0.072156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0721556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=421030 n_act=580 n_pre=564 n_ref_event=0 n_req=1659 n_rd=1625 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.008256
n_activity=33548 dram_eff=0.1043
bk0: 240a 421190i bk1: 159a 421940i bk2: 119a 422244i bk3: 143a 421902i bk4: 32a 423357i bk5: 40a 423319i bk6: 91a 422726i bk7: 77a 422872i bk8: 147a 421633i bk9: 136a 421848i bk10: 103a 422251i bk11: 141a 422015i bk12: 30a 423422i bk13: 37a 423512i bk14: 32a 423772i bk15: 98a 422627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659433
Row_Buffer_Locality_read = 0.668308
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 1.207132
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.021071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008256 
total_CMD = 423917 
util_bw = 3500 
Wasted_Col = 9564 
Wasted_Row = 6895 
Idle = 403958 

BW Util Bottlenecks: 
RCDc_limit = 8415 
RCDWRc_limit = 194 
WTRc_limit = 200 
RTWc_limit = 377 
CCDLc_limit = 1455 
rwq = 0 
CCDLc_limit_alone = 1443 
WTRc_limit_alone = 188 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 423917 
n_nop = 421030 
Read = 1625 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 1659 
total_req = 1750 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 1750 
Row_Bus_Util =  0.002699 
CoL_Bus_Util = 0.004128 
Either_Row_CoL_Bus_Util = 0.006810 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002425 
queue_avg = 0.032936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0329357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=420259 n_act=735 n_pre=719 n_ref_event=0 n_req=2067 n_rd=2014 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.01045
n_activity=39315 dram_eff=0.1126
bk0: 195a 420926i bk1: 214a 421195i bk2: 152a 421937i bk3: 167a 421583i bk4: 126a 422082i bk5: 90a 422687i bk6: 110a 422080i bk7: 83a 422576i bk8: 145a 421823i bk9: 126a 421854i bk10: 115a 422080i bk11: 118a 422131i bk12: 126a 422433i bk13: 97a 422769i bk14: 65a 423104i bk15: 85a 422734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651669
Row_Buffer_Locality_read = 0.661370
Row_Buffer_Locality_write = 0.283019
Bank_Level_Parallism = 1.286836
Bank_Level_Parallism_Col = 1.160533
Bank_Level_Parallism_Ready = 1.028264
write_to_read_ratio_blp_rw_average = 0.079523
GrpLevelPara = 1.133754 

BW Util details:
bwutil = 0.010445 
total_CMD = 423917 
util_bw = 4428 
Wasted_Col = 11693 
Wasted_Row = 8051 
Idle = 399745 

BW Util Bottlenecks: 
RCDc_limit = 10322 
RCDWRc_limit = 295 
WTRc_limit = 439 
RTWc_limit = 561 
CCDLc_limit = 1908 
rwq = 0 
CCDLc_limit_alone = 1888 
WTRc_limit_alone = 431 
RTWc_limit_alone = 549 

Commands details: 
total_CMD = 423917 
n_nop = 420259 
Read = 2014 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 735 
n_pre = 719 
n_ref = 0 
n_req = 2067 
total_req = 2214 

Dual Bus Interface Util: 
issued_total_row = 1454 
issued_total_col = 2214 
Row_Bus_Util =  0.003430 
CoL_Bus_Util = 0.005223 
Either_Row_CoL_Bus_Util = 0.008629 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002734 
queue_avg = 0.045259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0452589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=421658 n_act=431 n_pre=415 n_ref_event=0 n_req=1317 n_rd=1282 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.006681
n_activity=25773 dram_eff=0.1099
bk0: 137a 422119i bk1: 116a 422724i bk2: 94a 422761i bk3: 52a 423071i bk4: 95a 422676i bk5: 87a 422983i bk6: 120a 422018i bk7: 78a 422862i bk8: 53a 423253i bk9: 61a 423160i bk10: 33a 423411i bk11: 15a 423689i bk12: 53a 423229i bk13: 55a 423072i bk14: 133a 422364i bk15: 100a 422628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683371
Row_Buffer_Locality_read = 0.697348
Row_Buffer_Locality_write = 0.171429
Bank_Level_Parallism = 1.207773
Bank_Level_Parallism_Col = 1.120617
Bank_Level_Parallism_Ready = 1.022440
write_to_read_ratio_blp_rw_average = 0.090389
GrpLevelPara = 1.097315 

BW Util details:
bwutil = 0.006681 
total_CMD = 423917 
util_bw = 2832 
Wasted_Col = 7243 
Wasted_Row = 5064 
Idle = 408778 

BW Util Bottlenecks: 
RCDc_limit = 6057 
RCDWRc_limit = 213 
WTRc_limit = 290 
RTWc_limit = 377 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 265 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 423917 
n_nop = 421658 
Read = 1282 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 431 
n_pre = 415 
n_ref = 0 
n_req = 1317 
total_req = 1416 

Dual Bus Interface Util: 
issued_total_row = 846 
issued_total_col = 1416 
Row_Bus_Util =  0.001996 
CoL_Bus_Util = 0.003340 
Either_Row_CoL_Bus_Util = 0.005329 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001328 
queue_avg = 0.026081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0260806
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=420348 n_act=706 n_pre=690 n_ref_event=0 n_req=2052 n_rd=2003 n_rd_L2_A=0 n_write=0 n_wr_bk=178 bw_util=0.01029
n_activity=39994 dram_eff=0.1091
bk0: 185a 421669i bk1: 189a 421563i bk2: 151a 421777i bk3: 112a 422141i bk4: 90a 422647i bk5: 90a 422942i bk6: 228a 420887i bk7: 200a 421076i bk8: 134a 422004i bk9: 118a 422069i bk10: 63a 423039i bk11: 67a 422706i bk12: 61a 423090i bk13: 55a 423394i bk14: 187a 421633i bk15: 73a 422623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662281
Row_Buffer_Locality_read = 0.674987
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.240890
Bank_Level_Parallism_Col = 1.142796
Bank_Level_Parallism_Ready = 1.026412
write_to_read_ratio_blp_rw_average = 0.079359
GrpLevelPara = 1.114664 

BW Util details:
bwutil = 0.010290 
total_CMD = 423917 
util_bw = 4362 
Wasted_Col = 11346 
Wasted_Row = 8438 
Idle = 399771 

BW Util Bottlenecks: 
RCDc_limit = 9910 
RCDWRc_limit = 307 
WTRc_limit = 287 
RTWc_limit = 558 
CCDLc_limit = 1803 
rwq = 0 
CCDLc_limit_alone = 1756 
WTRc_limit_alone = 269 
RTWc_limit_alone = 529 

Commands details: 
total_CMD = 423917 
n_nop = 420348 
Read = 2003 
Write = 0 
L2_Alloc = 0 
L2_WB = 178 
n_act = 706 
n_pre = 690 
n_ref = 0 
n_req = 2052 
total_req = 2181 

Dual Bus Interface Util: 
issued_total_row = 1396 
issued_total_col = 2181 
Row_Bus_Util =  0.003293 
CoL_Bus_Util = 0.005145 
Either_Row_CoL_Bus_Util = 0.008419 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002242 
queue_avg = 0.040982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0409821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=419872 n_act=835 n_pre=819 n_ref_event=0 n_req=2242 n_rd=2176 n_rd_L2_A=0 n_write=0 n_wr_bk=235 bw_util=0.01137
n_activity=43397 dram_eff=0.1111
bk0: 217a 420899i bk1: 128a 421679i bk2: 212a 421267i bk3: 145a 421607i bk4: 120a 422095i bk5: 130a 421645i bk6: 110a 422194i bk7: 106a 422034i bk8: 88a 422630i bk9: 99a 422548i bk10: 158a 421297i bk11: 126a 421718i bk12: 149a 421632i bk13: 95a 422832i bk14: 172a 421088i bk15: 121a 422270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633809
Row_Buffer_Locality_read = 0.644761
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.319953
Bank_Level_Parallism_Col = 1.196512
Bank_Level_Parallism_Ready = 1.044124
write_to_read_ratio_blp_rw_average = 0.087243
GrpLevelPara = 1.147384 

BW Util details:
bwutil = 0.011375 
total_CMD = 423917 
util_bw = 4822 
Wasted_Col = 13162 
Wasted_Row = 9157 
Idle = 396776 

BW Util Bottlenecks: 
RCDc_limit = 11689 
RCDWRc_limit = 348 
WTRc_limit = 594 
RTWc_limit = 816 
CCDLc_limit = 2179 
rwq = 0 
CCDLc_limit_alone = 2114 
WTRc_limit_alone = 564 
RTWc_limit_alone = 781 

Commands details: 
total_CMD = 423917 
n_nop = 419872 
Read = 2176 
Write = 0 
L2_Alloc = 0 
L2_WB = 235 
n_act = 835 
n_pre = 819 
n_ref = 0 
n_req = 2242 
total_req = 2411 

Dual Bus Interface Util: 
issued_total_row = 1654 
issued_total_col = 2411 
Row_Bus_Util =  0.003902 
CoL_Bus_Util = 0.005687 
Either_Row_CoL_Bus_Util = 0.009542 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.004944 
queue_avg = 0.056254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0562539
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=421213 n_act=584 n_pre=568 n_ref_event=0 n_req=1513 n_rd=1494 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.007369
n_activity=32369 dram_eff=0.09651
bk0: 109a 422242i bk1: 70a 422687i bk2: 28a 423819i bk3: 49a 423340i bk4: 73a 422823i bk5: 126a 422392i bk6: 167a 421179i bk7: 199a 420567i bk8: 63a 422610i bk9: 104a 422345i bk10: 8a 423820i bk11: 14a 423793i bk12: 91a 422624i bk13: 78a 422851i bk14: 182a 421256i bk15: 133a 422403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622604
Row_Buffer_Locality_read = 0.628514
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.242861
Bank_Level_Parallism_Col = 1.126661
Bank_Level_Parallism_Ready = 1.026065
write_to_read_ratio_blp_rw_average = 0.033773
GrpLevelPara = 1.105005 

BW Util details:
bwutil = 0.007369 
total_CMD = 423917 
util_bw = 3124 
Wasted_Col = 9185 
Wasted_Row = 6821 
Idle = 404787 

BW Util Bottlenecks: 
RCDc_limit = 8587 
RCDWRc_limit = 125 
WTRc_limit = 248 
RTWc_limit = 166 
CCDLc_limit = 1223 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 232 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 423917 
n_nop = 421213 
Read = 1494 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 1513 
total_req = 1562 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 1562 
Row_Bus_Util =  0.002718 
CoL_Bus_Util = 0.003685 
Either_Row_CoL_Bus_Util = 0.006379 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003698 
queue_avg = 0.032792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0327918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=420356 n_act=679 n_pre=663 n_ref_event=0 n_req=2072 n_rd=2002 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.01054
n_activity=39054 dram_eff=0.1144
bk0: 180a 421303i bk1: 105a 422265i bk2: 136a 421908i bk3: 205a 421304i bk4: 109a 422305i bk5: 78a 422893i bk6: 125a 421799i bk7: 160a 422017i bk8: 22a 423512i bk9: 76a 422769i bk10: 202a 421394i bk11: 222a 421032i bk12: 69a 423352i bk13: 48a 423273i bk14: 183a 421600i bk15: 82a 422811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678571
Row_Buffer_Locality_read = 0.684815
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.277882
Bank_Level_Parallism_Col = 1.161615
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.100983
GrpLevelPara = 1.128327 

BW Util details:
bwutil = 0.010540 
total_CMD = 423917 
util_bw = 4468 
Wasted_Col = 11223 
Wasted_Row = 7575 
Idle = 400651 

BW Util Bottlenecks: 
RCDc_limit = 9605 
RCDWRc_limit = 269 
WTRc_limit = 517 
RTWc_limit = 812 
CCDLc_limit = 2002 
rwq = 0 
CCDLc_limit_alone = 1940 
WTRc_limit_alone = 488 
RTWc_limit_alone = 779 

Commands details: 
total_CMD = 423917 
n_nop = 420356 
Read = 2002 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 679 
n_pre = 663 
n_ref = 0 
n_req = 2072 
total_req = 2234 

Dual Bus Interface Util: 
issued_total_row = 1342 
issued_total_col = 2234 
Row_Bus_Util =  0.003166 
CoL_Bus_Util = 0.005270 
Either_Row_CoL_Bus_Util = 0.008400 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.004212 
queue_avg = 0.046332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0463322
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=418716 n_act=1113 n_pre=1097 n_ref_event=0 n_req=2832 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=262 bw_util=0.01424
n_activity=53128 dram_eff=0.1136
bk0: 129a 422416i bk1: 158a 421595i bk2: 180a 421598i bk3: 172a 421451i bk4: 195a 420751i bk5: 118a 422115i bk6: 285a 418756i bk7: 267a 419021i bk8: 57a 422560i bk9: 157a 421434i bk10: 148a 421840i bk11: 153a 421134i bk12: 158a 421414i bk13: 142a 421733i bk14: 200a 420592i bk15: 237a 420356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611582
Row_Buffer_Locality_read = 0.624456
Row_Buffer_Locality_write = 0.144737
Bank_Level_Parallism = 1.400651
Bank_Level_Parallism_Col = 1.220855
Bank_Level_Parallism_Ready = 1.048582
write_to_read_ratio_blp_rw_average = 0.080735
GrpLevelPara = 1.170824 

BW Util details:
bwutil = 0.014239 
total_CMD = 423917 
util_bw = 6036 
Wasted_Col = 16717 
Wasted_Row = 10939 
Idle = 390225 

BW Util Bottlenecks: 
RCDc_limit = 15246 
RCDWRc_limit = 499 
WTRc_limit = 980 
RTWc_limit = 988 
CCDLc_limit = 2614 
rwq = 0 
CCDLc_limit_alone = 2527 
WTRc_limit_alone = 935 
RTWc_limit_alone = 946 

Commands details: 
total_CMD = 423917 
n_nop = 418716 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 262 
n_act = 1113 
n_pre = 1097 
n_ref = 0 
n_req = 2832 
total_req = 3018 

Dual Bus Interface Util: 
issued_total_row = 2210 
issued_total_col = 3018 
Row_Bus_Util =  0.005213 
CoL_Bus_Util = 0.007119 
Either_Row_CoL_Bus_Util = 0.012269 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.005191 
queue_avg = 0.067787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0677869
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=423917 n_nop=422258 n_act=317 n_pre=301 n_ref_event=0 n_req=990 n_rd=971 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.004921
n_activity=20514 dram_eff=0.1017
bk0: 21a 423564i bk1: 102a 422691i bk2: 43a 423588i bk3: 58a 423522i bk4: 31a 423840i bk5: 94a 422381i bk6: 89a 422582i bk7: 62a 422793i bk8: 43a 423054i bk9: 98a 422815i bk10: 39a 423559i bk11: 6a 423893i bk12: 60a 423411i bk13: 58a 422985i bk14: 77a 422857i bk15: 90a 423191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691919
Row_Buffer_Locality_read = 0.702369
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.157451
Bank_Level_Parallism_Col = 1.093792
Bank_Level_Parallism_Ready = 1.014327
write_to_read_ratio_blp_rw_average = 0.081467
GrpLevelPara = 1.070645 

BW Util details:
bwutil = 0.004921 
total_CMD = 423917 
util_bw = 2086 
Wasted_Col = 5425 
Wasted_Row = 3935 
Idle = 412471 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 123 
WTRc_limit = 69 
RTWc_limit = 273 
CCDLc_limit = 821 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 69 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 423917 
n_nop = 422258 
Read = 971 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 317 
n_pre = 301 
n_ref = 0 
n_req = 990 
total_req = 1043 

Dual Bus Interface Util: 
issued_total_row = 618 
issued_total_col = 1043 
Row_Bus_Util =  0.001458 
CoL_Bus_Util = 0.002460 
Either_Row_CoL_Bus_Util = 0.003914 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001206 
queue_avg = 0.018114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0181144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53933, Miss = 980, Miss_rate = 0.018, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[1]: Access = 51614, Miss = 1348, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 57233, Miss = 2244, Miss_rate = 0.039, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[3]: Access = 42983, Miss = 1115, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[4]: Access = 57098, Miss = 2056, Miss_rate = 0.036, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[5]: Access = 46252, Miss = 1701, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 52425, Miss = 1050, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 51994, Miss = 1036, Miss_rate = 0.020, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[8]: Access = 60557, Miss = 1508, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 41272, Miss = 1167, Miss_rate = 0.028, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[10]: Access = 48966, Miss = 582, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 47268, Miss = 1097, Miss_rate = 0.023, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 46177, Miss = 958, Miss_rate = 0.021, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[13]: Access = 54300, Miss = 1366, Miss_rate = 0.025, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[14]: Access = 44871, Miss = 1056, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 50374, Miss = 2087, Miss_rate = 0.041, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[16]: Access = 50400, Miss = 811, Miss_rate = 0.016, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 49824, Miss = 726, Miss_rate = 0.015, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[18]: Access = 53409, Miss = 2813, Miss_rate = 0.053, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[19]: Access = 49381, Miss = 712, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 52308, Miss = 2161, Miss_rate = 0.041, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[21]: Access = 56321, Miss = 1752, Miss_rate = 0.031, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[22]: Access = 51729, Miss = 951, Miss_rate = 0.018, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[23]: Access = 42228, Miss = 150, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1212917
L2_total_cache_misses = 31427
L2_total_cache_miss_rate = 0.0259
L2_total_cache_pending_hits = 2519
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 909794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14607
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7741
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.204
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1212917
icnt_total_pkts_simt_to_mem=1212917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 283.081
	minimum = 5
	maximum = 981
Network latency average = 70.2643
	minimum = 5
	maximum = 387
Slowest packet = 1028727
Flit latency average = 70.2643
	minimum = 5
	maximum = 387
Slowest flit = 2061679
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.348757
	minimum = 0.278786 (at node 10)
	maximum = 0.565642 (at node 15)
Accepted packet rate average = 0.348757
	minimum = 0.278786 (at node 10)
	maximum = 0.565642 (at node 15)
Injected flit rate average = 0.348757
	minimum = 0.278786 (at node 10)
	maximum = 0.565642 (at node 15)
Accepted flit rate average= 0.348757
	minimum = 0.278786 (at node 10)
	maximum = 0.565642 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 94.9603 (13 samples)
	minimum = 5 (13 samples)
	maximum = 519.615 (13 samples)
Network latency average = 47.2242 (13 samples)
	minimum = 5 (13 samples)
	maximum = 264.231 (13 samples)
Flit latency average = 47.2242 (13 samples)
	minimum = 5 (13 samples)
	maximum = 264.231 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0814396 (13 samples)
	minimum = 0.0611033 (13 samples)
	maximum = 0.167884 (13 samples)
Accepted packet rate average = 0.0814396 (13 samples)
	minimum = 0.0611033 (13 samples)
	maximum = 0.167884 (13 samples)
Injected flit rate average = 0.0814396 (13 samples)
	minimum = 0.0611033 (13 samples)
	maximum = 0.167884 (13 samples)
Accepted flit rate average = 0.0814396 (13 samples)
	minimum = 0.0611033 (13 samples)
	maximum = 0.167884 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 196169 (inst/sec)
gpgpu_simulation_rate = 2266 (cycle/sec)
gpgpu_silicon_slowdown = 625330x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 7935
gpu_sim_insn = 1323702
gpu_ipc =     166.8181
gpu_tot_sim_cycle = 248220
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      89.1051
gpu_tot_issued_cta = 1792
gpu_occupancy = 65.3347% 
gpu_tot_occupancy = 66.8307% 
max_total_param_size = 0
gpu_stall_dramfull = 12438
gpu_stall_icnt2sh    = 14815
partiton_level_parallism =       1.2905
partiton_level_parallism_total  =       4.9277
partiton_level_parallism_util =       3.9129
partiton_level_parallism_util_total  =       9.1021
L2_BW  =      58.5158 GB/Sec
L2_BW_total  =     223.4422 GB/Sec
gpu_total_sim_rate=202914

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1308, 771, 1231, 1034, 1177, 1277, 1156, 924, 1189, 858, 858, 1068, 990, 1078, 836, 1188, 1464, 1254, 1363, 1530, 1440, 1420, 1584, 1562, 1298, 1362, 1309, 1593, 1463, 1341, 1221, 1363, 1169, 979, 1181, 937, 970, 1103, 761, 1366, 870, 1003, 1067, 926, 971, 1102, 1311, 1168, 761, 1114, 1026, 750, 961, 1014, 1026, 994, 794, 949, 796, 861, 993, 773, 750, 872, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 1301339
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2995797	W0_Idle:2609880	W0_Scoreboard:6664189	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:403846	WS1:403747	WS2:404230	WS3:407660	
dual_issue_nums: WS0:22071	WS1:22102	WS2:22069	WS3:22229	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 572 
avg_icnt2mem_latency = 395 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 50 
mrq_lat_table:16442 	219 	314 	1883 	4974 	333 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311092 	213362 	625035 	73668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	104831 	92239 	42355 	39032 	49785 	98342 	228137 	560229 	8207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	329076 	410687 	204916 	94244 	51607 	53333 	78133 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	186 	66 	103 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13         8        12        11        17         9         9        27        12        17        13        33        12        10         8        28 
dram[1]:        12        12        13        14        20        11        10         9        13         8        11        10         7        12        12         9 
dram[2]:        10        14        19         7        15        17        12        10        11        11         8        12        21        13        16        12 
dram[3]:        12         8         8        14         8        11        11         6        11        10        10        10         5         4        12        12 
dram[4]:         7        20         7        12        11         8        14         8        10         6         8         9        14        13        18         5 
dram[5]:         8        24         9         9         8        11        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        13        11        24        17        13        16        15         9        10         7         8         6        13         6 
dram[7]:        12        12        17         7        11        10         8         7         6        13        11         4        11         8        10        14 
dram[8]:         7         7        20         7         7        10         9        12         4        10         0         6        10        10         8         9 
dram[9]:        52         6         8        14        14        11         7        19         7         7        23        13        42         6        14         9 
dram[10]:        13         9        11        12        13        10        16        13         6         7        17         7         8         7         9         9 
dram[11]:         4        16        12        23        20        10         8         6         6         9        24         0        11         7        11        12 
maximum service time to same row:
dram[0]:      7104     12848     12543      9860     11242      7280      9321     14662      6584      6336     11484     27996      7125      6300     24681      8616 
dram[1]:      8713      6568     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299      7083      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:      6399      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14322     10405     16537      6904     12190      8792      7095      7314     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6073      7299     13461      8280      7140      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      6679      9786     16338      8619      7955      6806     13957 
dram[9]:      6481     22350      5924      9176     13179     22094      6942     22437     28485      7062     16347      6851     28445     15500      6775     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7057      6534      6685     10818      6809     12359 
dram[11]:     20118      7329     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      6741     11912 
average row accesses per activate:
dram[0]:  3.171429  2.729730  3.000000  3.777778  3.800000  2.420000  3.176471  4.884615  2.097222  2.777778  3.615385  5.428571  3.037037  2.800000  3.727273  4.200000 
dram[1]:  2.395062  2.825397  3.787234  5.181818  2.897436  2.784314  2.384615  2.661017  2.961039  2.884615  3.192308  4.583333  2.523077  2.549020  3.392857  3.181818 
dram[2]:  2.626374  2.954023  2.137931  2.652174  3.350000  3.189655  2.500000  2.691489  2.592105  3.125000  2.750000  2.744186  4.413793  2.629032  2.883721  3.687500 
dram[3]:  3.388889  3.375000  2.837209  3.191489  3.500000  3.833333  2.967742  2.655172  2.296875  2.428571  2.780488  2.764706  3.200000  3.900000  6.400000  2.648649 
dram[4]:  2.444444  3.161765  2.980392  3.035088  2.804348  2.903226  2.928571  3.100000  2.678571  2.615385  2.395833  2.565217  3.315789  3.344828  3.842105  3.250000 
dram[5]:  2.957447  4.250000  3.428571  2.571429  3.290323  4.136364  2.583333  3.115385  3.625000  3.388889  2.538461  2.857143  2.944444  2.590909  3.375000  3.000000 
dram[6]:  2.952381  3.131148  3.489362  2.878049  3.344828  4.000000  2.792683  2.780822  2.791667  2.622222  3.150000  2.181818  3.421053  3.800000  3.150000  2.176471 
dram[7]:  3.040540  2.472727  3.390625  2.474576  2.930233  2.897959  2.651163  2.333333  2.588235  3.027778  2.471429  2.135593  3.183673  3.518518  2.424658  3.050000 
dram[8]:  2.534884  2.258065 14.000000  3.400000  2.451613  3.225000  2.266667  2.318182  2.032258  2.600000  8.000000  3.500000  2.676471  3.160000  2.520548  3.500000 
dram[9]:  3.981482  2.488372  2.566038  3.169231  3.774194  3.772727  2.303571  3.543478  2.800000  2.909091  3.261539  3.135135  6.900000  2.823529  2.967742  2.862069 
dram[10]:  4.290323  2.606557  3.120690  2.793651  2.518518  3.023809  2.223881  2.322314  2.030303  2.783333  3.000000  2.144737  2.373134  2.581818  2.580247  2.677778 
dram[11]:  2.333333  3.090909  6.285714  5.454545 15.500000  2.589744  2.676471  2.250000  1.791667  3.629630  5.571429  6.000000  5.166667  2.400000  2.925926  4.736842 
average row locality = 24188/8372 = 2.889154
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       222       101       110       127       129       117       104       119       151       225        47        76       162       181        38       110 
dram[1]:       193       177       168       108       220       141       173       151       228       150        78        53       159       130        87       137 
dram[2]:       234       257       175       178       197       179       145       243       196       175        85       116       127       163       119       173 
dram[3]:       240       159       119       143        32        40        91        77       147       136       111       141        30        37        32        98 
dram[4]:       195       214       152       167       126        90       110        83       149       134       115       118       126        97        65        85 
dram[5]:       137       116        94        52        95        87       120        78        57        61        33        19        53        55       133       100 
dram[6]:       185       189       151       112        90        90       228       200       134       118        63        71        61        55       187        73 
dram[7]:       217       128       212       145       120       130       110       106        88       107       170       126       149        95       172       121 
dram[8]:       109        70        28        49        73       126       167       199        63       104         8        14        91        78       182       133 
dram[9]:       180       105       136       205       109        78       125       160        26        92       210       230        69        48       183        82 
dram[10]:       129       158       180       172       195       118       285       267        65       165       152       161       158       142       200       237 
dram[11]:        21       102        43        58        31        94        89        62        43        98        39         6        60        58        77        90 
total dram reads = 23573
bank skew: 285/6 = 47.50
chip skew: 2784/971 = 2.87
number of total write accesses:
dram[0]:         0         0        26        32        16        16        16        31         0         0         0         0         8         4         9        51 
dram[1]:         4         4        35        20        22         4        39        24         0         0        19         8        15         0        28        12 
dram[2]:        15         0        40        18        16        23        40        40         4         0        12         8         4         0        20        16 
dram[3]:        16        10        12        25        11        22         4         0         0         0        12         0         5         8         0         0 
dram[4]:        11         4         0        23        10         0        49        40         4         8         0         0         0         0        29        22 
dram[5]:         7        10         8         8        27        16        16        12         4         0         0         4         0         6         8         8 
dram[6]:         4         8        41        18        27        24         4        12         0         0         0         4        16         8         8         4 
dram[7]:        29        30        17         4        24        41        16        21         0         8        12         0        24         0        13         4 
dram[8]:         0         0         0         8        12        10        12        14         0         0         0         0         0         4         8         0 
dram[9]:        97         8         0         4        29        18        16        12         8        16         8         8         0         0         4         4 
dram[10]:        12         4         4        14        34        31        41        43         8         8         4         8         4         0        31        16 
dram[11]:         0         0         4         5         0        27         8         4         0         0         0         0         8         8         8         0 
total dram writes = 2213
min_bank_accesses = 0!
chip skew: 262/68 = 3.85
average mf latency per bank:
dram[0]:      11982     25623     19707     15750     14532     18897     19568     15698     28684     15874    166753     95710     38040     25210     43295     13888
dram[1]:      16816     15405     14932     20236     13211     17669     13187     12584     16704     25576     92503     64327     37493     56903     18155     13415
dram[2]:      13803     10736     14106     15952     13372     15988     15185     11504     23732     25675    100050     60835     36872     40356     18080     14035
dram[3]:      11081     15684     22571     16243     51825     43862     25523     27268     24870     28857     50696     44835    169604    133212     69890     23210
dram[4]:      14909     19631     20326     17769     18126     30827     17314     29108     34963     32069     59207     99160     65897     87164     24788     21447
dram[5]:      17414     25398     20338     37472     20526     18592     19984     29104     59606     55272    130395    184940    112240     75446     14700     26685
dram[6]:      15833     15812     13435     20250     21327     18486     10383     11523     76540     30954     47057     67088     57462     81647     12987     28082
dram[7]:      11935     19041     11222     14729     16707     17405     20375     18791     38311     33840     36209     28281     21951     38776     13485     17938
dram[8]:      26536     41184     65305     50100     33282     18233     12962     11711     63559     47344    559635    431798     38764     64502     10695     16934
dram[9]:       9388     22608     18781     11026     21160     22322     16565     16756     91968     34455     28242     26245     76857    141610     14240     19062
dram[10]:      24445     19179     16819     13836     12182     17598      8963      6926     59797     22447     35553     45345     45544     40156     11260     11112
dram[11]:      91610     22286     50019     40671     53876     20591     21867     38521     72408     33567    138482    862810     81043     77081     28513     24913
maximum mf latency per bank:
dram[0]:       1254      1148      1379      1174      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1226      1254
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1057
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1057
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1041      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=434354 n_act=681 n_pre=665 n_ref_event=93959467219616 n_req=2077 n_rd=2019 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.01018
n_activity=38044 dram_eff=0.1171
bk0: 222a 435208i bk1: 101a 436465i bk2: 110a 436234i bk3: 127a 436307i bk4: 129a 436489i bk5: 117a 435855i bk6: 104a 436482i bk7: 119a 436721i bk8: 151a 435252i bk9: 225a 434713i bk10: 47a 437302i bk11: 76a 437352i bk12: 162a 435729i bk13: 181a 435400i bk14: 38a 437323i bk15: 110a 436306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678864
Row_Buffer_Locality_read = 0.689450
Row_Buffer_Locality_write = 0.310345
Bank_Level_Parallism = 1.310027
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.041444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010175 
total_CMD = 437915 
util_bw = 4456 
Wasted_Col = 10992 
Wasted_Row = 7524 
Idle = 414943 

BW Util Bottlenecks: 
RCDc_limit = 9509 
RCDWRc_limit = 299 
WTRc_limit = 642 
RTWc_limit = 692 
CCDLc_limit = 1937 
rwq = 0 
CCDLc_limit_alone = 1851 
WTRc_limit_alone = 597 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 437915 
n_nop = 434354 
Read = 2019 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 681 
n_pre = 665 
n_ref = 93959467219616 
n_req = 2077 
total_req = 2228 

Dual Bus Interface Util: 
issued_total_row = 1346 
issued_total_col = 2228 
Row_Bus_Util =  0.003074 
CoL_Bus_Util = 0.005088 
Either_Row_CoL_Bus_Util = 0.008132 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003651 
queue_avg = 0.041440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0414395
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=433661 n_act=847 n_pre=831 n_ref_event=0 n_req=2420 n_rd=2353 n_rd_L2_A=0 n_write=0 n_wr_bk=234 bw_util=0.01182
n_activity=44400 dram_eff=0.1165
bk0: 193a 434972i bk1: 177a 435569i bk2: 168a 435627i bk3: 108a 436862i bk4: 220a 434726i bk5: 141a 435964i bk6: 173a 434671i bk7: 151a 435521i bk8: 228a 434889i bk9: 150a 435764i bk10: 78a 436686i bk11: 53a 437387i bk12: 159a 435356i bk13: 130a 435963i bk14: 87a 436694i bk15: 137a 436215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655372
Row_Buffer_Locality_read = 0.666383
Row_Buffer_Locality_write = 0.268657
Bank_Level_Parallism = 1.322859
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011815 
total_CMD = 437915 
util_bw = 5174 
Wasted_Col = 13329 
Wasted_Row = 9209 
Idle = 410203 

BW Util Bottlenecks: 
RCDc_limit = 11724 
RCDWRc_limit = 346 
WTRc_limit = 686 
RTWc_limit = 763 
CCDLc_limit = 2311 
rwq = 0 
CCDLc_limit_alone = 2168 
WTRc_limit_alone = 599 
RTWc_limit_alone = 707 

Commands details: 
total_CMD = 437915 
n_nop = 433661 
Read = 2353 
Write = 0 
L2_Alloc = 0 
L2_WB = 234 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 2420 
total_req = 2587 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 2587 
Row_Bus_Util =  0.003832 
CoL_Bus_Util = 0.005908 
Either_Row_CoL_Bus_Util = 0.009714 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002586 
queue_avg = 0.057634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0576345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=432908 n_act=1012 n_pre=996 n_ref_event=0 n_req=2829 n_rd=2762 n_rd_L2_A=0 n_write=0 n_wr_bk=256 bw_util=0.01378
n_activity=48932 dram_eff=0.1234
bk0: 234a 434478i bk1: 257a 434465i bk2: 175a 434398i bk3: 178a 434929i bk4: 197a 435313i bk5: 179a 435347i bk6: 145a 435296i bk7: 243a 433799i bk8: 196a 434692i bk9: 175a 435491i bk10: 85a 436467i bk11: 116a 436234i bk12: 127a 436757i bk13: 163a 435566i bk14: 119a 436139i bk15: 173a 436097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647579
Row_Buffer_Locality_read = 0.656408
Row_Buffer_Locality_write = 0.283582
Bank_Level_Parallism = 1.417873
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013783 
total_CMD = 437915 
util_bw = 6036 
Wasted_Col = 15236 
Wasted_Row = 10095 
Idle = 406548 

BW Util Bottlenecks: 
RCDc_limit = 13947 
RCDWRc_limit = 311 
WTRc_limit = 991 
RTWc_limit = 782 
CCDLc_limit = 2811 
rwq = 0 
CCDLc_limit_alone = 2658 
WTRc_limit_alone = 898 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 437915 
n_nop = 432908 
Read = 2762 
Write = 0 
L2_Alloc = 0 
L2_WB = 256 
n_act = 1012 
n_pre = 996 
n_ref = 0 
n_req = 2829 
total_req = 3018 

Dual Bus Interface Util: 
issued_total_row = 2008 
issued_total_col = 3018 
Row_Bus_Util =  0.004585 
CoL_Bus_Util = 0.006892 
Either_Row_CoL_Bus_Util = 0.011434 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.003795 
queue_avg = 0.069952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0699519
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=435018 n_act=581 n_pre=565 n_ref_event=0 n_req=1667 n_rd=1633 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.008029
n_activity=33644 dram_eff=0.1045
bk0: 240a 435188i bk1: 159a 435938i bk2: 119a 436242i bk3: 143a 435900i bk4: 32a 437355i bk5: 40a 437317i bk6: 91a 436724i bk7: 77a 436870i bk8: 147a 435631i bk9: 136a 435846i bk10: 111a 436205i bk11: 141a 436013i bk12: 30a 437420i bk13: 37a 437510i bk14: 32a 437770i bk15: 98a 436625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660468
Row_Buffer_Locality_read = 0.669320
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 1.206572
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.020975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008029 
total_CMD = 437915 
util_bw = 3516 
Wasted_Col = 9589 
Wasted_Row = 6911 
Idle = 417899 

BW Util Bottlenecks: 
RCDc_limit = 8431 
RCDWRc_limit = 194 
WTRc_limit = 200 
RTWc_limit = 377 
CCDLc_limit = 1464 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 188 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 437915 
n_nop = 435018 
Read = 1633 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 581 
n_pre = 565 
n_ref = 0 
n_req = 1667 
total_req = 1758 

Dual Bus Interface Util: 
issued_total_row = 1146 
issued_total_col = 1758 
Row_Bus_Util =  0.002617 
CoL_Bus_Util = 0.004014 
Either_Row_CoL_Bus_Util = 0.006615 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002416 
queue_avg = 0.032100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0320998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=434241 n_act=737 n_pre=721 n_ref_event=0 n_req=2079 n_rd=2026 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.01017
n_activity=39525 dram_eff=0.1126
bk0: 195a 434924i bk1: 214a 435193i bk2: 152a 435935i bk3: 167a 435581i bk4: 126a 436081i bk5: 90a 436686i bk6: 110a 436079i bk7: 83a 436575i bk8: 149a 435787i bk9: 134a 435819i bk10: 115a 436076i bk11: 118a 436127i bk12: 126a 436430i bk13: 97a 436766i bk14: 65a 437102i bk15: 85a 436732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652718
Row_Buffer_Locality_read = 0.662389
Row_Buffer_Locality_write = 0.283019
Bank_Level_Parallism = 1.285867
Bank_Level_Parallism_Col = 1.160038
Bank_Level_Parallism_Ready = 1.028112
write_to_read_ratio_blp_rw_average = 0.079278
GrpLevelPara = 1.133343 

BW Util details:
bwutil = 0.010166 
total_CMD = 437915 
util_bw = 4452 
Wasted_Col = 11727 
Wasted_Row = 8083 
Idle = 413653 

BW Util Bottlenecks: 
RCDc_limit = 10354 
RCDWRc_limit = 295 
WTRc_limit = 439 
RTWc_limit = 561 
CCDLc_limit = 1910 
rwq = 0 
CCDLc_limit_alone = 1890 
WTRc_limit_alone = 431 
RTWc_limit_alone = 549 

Commands details: 
total_CMD = 437915 
n_nop = 434241 
Read = 2026 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 737 
n_pre = 721 
n_ref = 0 
n_req = 2079 
total_req = 2226 

Dual Bus Interface Util: 
issued_total_row = 1458 
issued_total_col = 2226 
Row_Bus_Util =  0.003329 
CoL_Bus_Util = 0.005083 
Either_Row_CoL_Bus_Util = 0.008390 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002722 
queue_avg = 0.043876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0438761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=435644 n_act=433 n_pre=417 n_ref_event=0 n_req=1325 n_rd=1290 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.006504
n_activity=25951 dram_eff=0.1097
bk0: 137a 436117i bk1: 116a 436722i bk2: 94a 436759i bk3: 52a 437069i bk4: 95a 436674i bk5: 87a 436981i bk6: 120a 436016i bk7: 78a 436861i bk8: 57a 437219i bk9: 61a 437157i bk10: 33a 437408i bk11: 19a 437646i bk12: 53a 437226i bk13: 55a 437070i bk14: 133a 436362i bk15: 100a 436626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683774
Row_Buffer_Locality_read = 0.697674
Row_Buffer_Locality_write = 0.171429
Bank_Level_Parallism = 1.206620
Bank_Level_Parallism_Col = 1.119991
Bank_Level_Parallism_Ready = 1.022315
write_to_read_ratio_blp_rw_average = 0.089920
GrpLevelPara = 1.096810 

BW Util details:
bwutil = 0.006504 
total_CMD = 437915 
util_bw = 2848 
Wasted_Col = 7281 
Wasted_Row = 5096 
Idle = 422690 

BW Util Bottlenecks: 
RCDc_limit = 6089 
RCDWRc_limit = 213 
WTRc_limit = 290 
RTWc_limit = 377 
CCDLc_limit = 1203 
rwq = 0 
CCDLc_limit_alone = 1170 
WTRc_limit_alone = 265 
RTWc_limit_alone = 369 

Commands details: 
total_CMD = 437915 
n_nop = 435644 
Read = 1290 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 433 
n_pre = 417 
n_ref = 0 
n_req = 1325 
total_req = 1424 

Dual Bus Interface Util: 
issued_total_row = 850 
issued_total_col = 1424 
Row_Bus_Util =  0.001941 
CoL_Bus_Util = 0.003252 
Either_Row_CoL_Bus_Util = 0.005186 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001321 
queue_avg = 0.025350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0253497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=434340 n_act=707 n_pre=691 n_ref_event=0 n_req=2056 n_rd=2007 n_rd_L2_A=0 n_write=0 n_wr_bk=178 bw_util=0.009979
n_activity=40062 dram_eff=0.1091
bk0: 185a 435666i bk1: 189a 435560i bk2: 151a 435775i bk3: 112a 436139i bk4: 90a 436645i bk5: 90a 436940i bk6: 228a 434886i bk7: 200a 435075i bk8: 134a 436003i bk9: 118a 436068i bk10: 63a 437038i bk11: 71a 436663i bk12: 61a 437087i bk13: 55a 437391i bk14: 187a 435630i bk15: 73a 436620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662451
Row_Buffer_Locality_read = 0.675137
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.240424
Bank_Level_Parallism_Col = 1.142512
Bank_Level_Parallism_Ready = 1.026364
write_to_read_ratio_blp_rw_average = 0.079201
GrpLevelPara = 1.114436 

BW Util details:
bwutil = 0.009979 
total_CMD = 437915 
util_bw = 4370 
Wasted_Col = 11368 
Wasted_Row = 8454 
Idle = 413723 

BW Util Bottlenecks: 
RCDc_limit = 9926 
RCDWRc_limit = 307 
WTRc_limit = 287 
RTWc_limit = 558 
CCDLc_limit = 1809 
rwq = 0 
CCDLc_limit_alone = 1762 
WTRc_limit_alone = 269 
RTWc_limit_alone = 529 

Commands details: 
total_CMD = 437915 
n_nop = 434340 
Read = 2007 
Write = 0 
L2_Alloc = 0 
L2_WB = 178 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 2056 
total_req = 2185 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 2185 
Row_Bus_Util =  0.003192 
CoL_Bus_Util = 0.004990 
Either_Row_CoL_Bus_Util = 0.008164 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002238 
queue_avg = 0.039843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0398433
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=433838 n_act=837 n_pre=821 n_ref_event=0 n_req=2264 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=243 bw_util=0.01114
n_activity=43720 dram_eff=0.1116
bk0: 217a 434896i bk1: 128a 435676i bk2: 212a 435265i bk3: 145a 435605i bk4: 120a 436078i bk5: 130a 435633i bk6: 110a 436194i bk7: 106a 436034i bk8: 88a 436630i bk9: 107a 436482i bk10: 170a 435250i bk11: 126a 435714i bk12: 149a 435628i bk13: 95a 436828i bk14: 172a 435084i bk15: 121a 436267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636484
Row_Buffer_Locality_read = 0.647086
Row_Buffer_Locality_write = 0.294118
Bank_Level_Parallism = 1.318675
Bank_Level_Parallism_Col = 1.195962
Bank_Level_Parallism_Ready = 1.044028
write_to_read_ratio_blp_rw_average = 0.088080
GrpLevelPara = 1.147170 

BW Util details:
bwutil = 0.011139 
total_CMD = 437915 
util_bw = 4878 
Wasted_Col = 13236 
Wasted_Row = 9189 
Idle = 410612 

BW Util Bottlenecks: 
RCDc_limit = 11721 
RCDWRc_limit = 348 
WTRc_limit = 613 
RTWc_limit = 820 
CCDLc_limit = 2204 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 583 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 437915 
n_nop = 433838 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 243 
n_act = 837 
n_pre = 821 
n_ref = 0 
n_req = 2264 
total_req = 2439 

Dual Bus Interface Util: 
issued_total_row = 1658 
issued_total_col = 2439 
Row_Bus_Util =  0.003786 
CoL_Bus_Util = 0.005570 
Either_Row_CoL_Bus_Util = 0.009310 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.004906 
queue_avg = 0.054766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0547663
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=435211 n_act=584 n_pre=568 n_ref_event=0 n_req=1513 n_rd=1494 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.007134
n_activity=32369 dram_eff=0.09651
bk0: 109a 436240i bk1: 70a 436685i bk2: 28a 437817i bk3: 49a 437338i bk4: 73a 436821i bk5: 126a 436390i bk6: 167a 435177i bk7: 199a 434565i bk8: 63a 436608i bk9: 104a 436343i bk10: 8a 437818i bk11: 14a 437791i bk12: 91a 436622i bk13: 78a 436849i bk14: 182a 435254i bk15: 133a 436401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622604
Row_Buffer_Locality_read = 0.628514
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.242861
Bank_Level_Parallism_Col = 1.126661
Bank_Level_Parallism_Ready = 1.026065
write_to_read_ratio_blp_rw_average = 0.033773
GrpLevelPara = 1.105005 

BW Util details:
bwutil = 0.007134 
total_CMD = 437915 
util_bw = 3124 
Wasted_Col = 9185 
Wasted_Row = 6821 
Idle = 418785 

BW Util Bottlenecks: 
RCDc_limit = 8587 
RCDWRc_limit = 125 
WTRc_limit = 248 
RTWc_limit = 166 
CCDLc_limit = 1223 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 232 
RTWc_limit_alone = 166 

Commands details: 
total_CMD = 437915 
n_nop = 435211 
Read = 1494 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 1513 
total_req = 1562 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 1562 
Row_Bus_Util =  0.002631 
CoL_Bus_Util = 0.003567 
Either_Row_CoL_Bus_Util = 0.006175 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003698 
queue_avg = 0.031744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0317436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=434310 n_act=683 n_pre=667 n_ref_event=0 n_req=2108 n_rd=2038 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.01037
n_activity=39445 dram_eff=0.1151
bk0: 180a 435300i bk1: 105a 436263i bk2: 136a 435906i bk3: 205a 435303i bk4: 109a 436304i bk5: 78a 436892i bk6: 125a 435799i bk7: 160a 436017i bk8: 26a 437476i bk9: 92a 436730i bk10: 210a 435356i bk11: 230a 434994i bk12: 69a 437347i bk13: 48a 437268i bk14: 183a 435596i bk15: 82a 436808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682163
Row_Buffer_Locality_read = 0.688420
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.276092
Bank_Level_Parallism_Col = 1.160702
Bank_Level_Parallism_Ready = 1.027595
write_to_read_ratio_blp_rw_average = 0.100236
GrpLevelPara = 1.127660 

BW Util details:
bwutil = 0.010367 
total_CMD = 437915 
util_bw = 4540 
Wasted_Col = 11287 
Wasted_Row = 7634 
Idle = 414454 

BW Util Bottlenecks: 
RCDc_limit = 9661 
RCDWRc_limit = 269 
WTRc_limit = 517 
RTWc_limit = 812 
CCDLc_limit = 2010 
rwq = 0 
CCDLc_limit_alone = 1948 
WTRc_limit_alone = 488 
RTWc_limit_alone = 779 

Commands details: 
total_CMD = 437915 
n_nop = 434310 
Read = 2038 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 683 
n_pre = 667 
n_ref = 0 
n_req = 2108 
total_req = 2270 

Dual Bus Interface Util: 
issued_total_row = 1350 
issued_total_col = 2270 
Row_Bus_Util =  0.003083 
CoL_Bus_Util = 0.005184 
Either_Row_CoL_Bus_Util = 0.008232 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004161 
queue_avg = 0.044952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0449516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=432678 n_act=1117 n_pre=1101 n_ref_event=0 n_req=2860 n_rd=2784 n_rd_L2_A=0 n_write=0 n_wr_bk=262 bw_util=0.01391
n_activity=53440 dram_eff=0.114
bk0: 129a 436414i bk1: 158a 435593i bk2: 180a 435596i bk3: 172a 435449i bk4: 195a 434749i bk5: 118a 436114i bk6: 285a 432755i bk7: 267a 433022i bk8: 65a 436527i bk9: 165a 435399i bk10: 152a 435795i bk11: 161a 435076i bk12: 158a 435409i bk13: 142a 435729i bk14: 200a 434588i bk15: 237a 434354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613986
Row_Buffer_Locality_read = 0.626796
Row_Buffer_Locality_write = 0.144737
Bank_Level_Parallism = 1.399933
Bank_Level_Parallism_Col = 1.220696
Bank_Level_Parallism_Ready = 1.048142
write_to_read_ratio_blp_rw_average = 0.080342
GrpLevelPara = 1.170908 

BW Util details:
bwutil = 0.013911 
total_CMD = 437915 
util_bw = 6092 
Wasted_Col = 16782 
Wasted_Row = 10985 
Idle = 404056 

BW Util Bottlenecks: 
RCDc_limit = 15305 
RCDWRc_limit = 499 
WTRc_limit = 980 
RTWc_limit = 988 
CCDLc_limit = 2631 
rwq = 0 
CCDLc_limit_alone = 2544 
WTRc_limit_alone = 935 
RTWc_limit_alone = 946 

Commands details: 
total_CMD = 437915 
n_nop = 432678 
Read = 2784 
Write = 0 
L2_Alloc = 0 
L2_WB = 262 
n_act = 1117 
n_pre = 1101 
n_ref = 0 
n_req = 2860 
total_req = 3046 

Dual Bus Interface Util: 
issued_total_row = 2218 
issued_total_col = 3046 
Row_Bus_Util =  0.005065 
CoL_Bus_Util = 0.006956 
Either_Row_CoL_Bus_Util = 0.011959 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.005156 
queue_avg = 0.066301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0663005
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=437915 n_nop=436256 n_act=317 n_pre=301 n_ref_event=0 n_req=990 n_rd=971 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.004763
n_activity=20514 dram_eff=0.1017
bk0: 21a 437562i bk1: 102a 436689i bk2: 43a 437586i bk3: 58a 437520i bk4: 31a 437838i bk5: 94a 436379i bk6: 89a 436580i bk7: 62a 436791i bk8: 43a 437052i bk9: 98a 436813i bk10: 39a 437557i bk11: 6a 437891i bk12: 60a 437409i bk13: 58a 436983i bk14: 77a 436855i bk15: 90a 437189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691919
Row_Buffer_Locality_read = 0.702369
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.157451
Bank_Level_Parallism_Col = 1.093792
Bank_Level_Parallism_Ready = 1.014327
write_to_read_ratio_blp_rw_average = 0.081467
GrpLevelPara = 1.070645 

BW Util details:
bwutil = 0.004763 
total_CMD = 437915 
util_bw = 2086 
Wasted_Col = 5425 
Wasted_Row = 3935 
Idle = 426469 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 123 
WTRc_limit = 69 
RTWc_limit = 273 
CCDLc_limit = 821 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 69 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 437915 
n_nop = 436256 
Read = 971 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 317 
n_pre = 301 
n_ref = 0 
n_req = 990 
total_req = 1043 

Dual Bus Interface Util: 
issued_total_row = 618 
issued_total_col = 1043 
Row_Bus_Util =  0.001411 
CoL_Bus_Util = 0.002382 
Either_Row_CoL_Bus_Util = 0.003788 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001206 
queue_avg = 0.017535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0175354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54317, Miss = 1004, Miss_rate = 0.018, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[1]: Access = 51962, Miss = 1364, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 57589, Miss = 2276, Miss_rate = 0.040, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[3]: Access = 43263, Miss = 1123, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[4]: Access = 57482, Miss = 2084, Miss_rate = 0.036, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[5]: Access = 46556, Miss = 1741, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 52757, Miss = 1066, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 52382, Miss = 1044, Miss_rate = 0.020, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[8]: Access = 60997, Miss = 1540, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 41524, Miss = 1187, Miss_rate = 0.029, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[10]: Access = 49266, Miss = 594, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 47612, Miss = 1121, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 46465, Miss = 982, Miss_rate = 0.021, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[13]: Access = 56692, Miss = 1374, Miss_rate = 0.024, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[14]: Access = 45159, Miss = 1092, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 50758, Miss = 2107, Miss_rate = 0.042, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[16]: Access = 50756, Miss = 823, Miss_rate = 0.016, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 50172, Miss = 730, Miss_rate = 0.015, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[18]: Access = 53797, Miss = 2865, Miss_rate = 0.053, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[19]: Access = 49693, Miss = 724, Miss_rate = 0.015, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 52688, Miss = 2185, Miss_rate = 0.041, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[21]: Access = 56705, Miss = 1776, Miss_rate = 0.031, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[22]: Access = 52073, Miss = 959, Miss_rate = 0.018, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[23]: Access = 42492, Miss = 154, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1223157
L2_total_cache_misses = 31915
L2_total_cache_miss_rate = 0.0261
L2_total_cache_pending_hits = 2519
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 911678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14771
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 277045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7984
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1223157
icnt_total_pkts_simt_to_mem=1223157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 300.666
	minimum = 5
	maximum = 1793
Network latency average = 158.122
	minimum = 5
	maximum = 752
Slowest packet = 2430199
Flit latency average = 158.122
	minimum = 5
	maximum = 752
Slowest flit = 2434837
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.049634
	minimum = 0.031758 (at node 37)
	maximum = 0.301449 (at node 41)
Accepted packet rate average = 0.049634
	minimum = 0.031758 (at node 37)
	maximum = 0.301449 (at node 41)
Injected flit rate average = 0.049634
	minimum = 0.031758 (at node 37)
	maximum = 0.301449 (at node 41)
Accepted flit rate average= 0.049634
	minimum = 0.031758 (at node 37)
	maximum = 0.301449 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 109.654 (14 samples)
	minimum = 5 (14 samples)
	maximum = 610.571 (14 samples)
Network latency average = 55.1455 (14 samples)
	minimum = 5 (14 samples)
	maximum = 299.071 (14 samples)
Flit latency average = 55.1455 (14 samples)
	minimum = 5 (14 samples)
	maximum = 299.071 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0791678 (14 samples)
	minimum = 0.0590072 (14 samples)
	maximum = 0.177424 (14 samples)
Accepted packet rate average = 0.0791678 (14 samples)
	minimum = 0.0590072 (14 samples)
	maximum = 0.177424 (14 samples)
Injected flit rate average = 0.0791678 (14 samples)
	minimum = 0.0590072 (14 samples)
	maximum = 0.177424 (14 samples)
Accepted flit rate average = 0.0791678 (14 samples)
	minimum = 0.0590072 (14 samples)
	maximum = 0.177424 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 202914 (inst/sec)
gpgpu_simulation_rate = 2277 (cycle/sec)
gpgpu_silicon_slowdown = 622310x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 30091
gpu_sim_insn = 2766132
gpu_ipc =      91.9256
gpu_tot_sim_cycle = 278311
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      89.4100
gpu_tot_issued_cta = 1920
gpu_occupancy = 81.1208% 
gpu_tot_occupancy = 68.8446% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       8.1030
partiton_level_parallism_total  =       5.2710
partiton_level_parallism_util =      10.9684
partiton_level_parallism_util_total  =       9.3670
L2_BW  =     367.4234 GB/Sec
L2_BW_total  =     239.0095 GB/Sec
gpu_total_sim_rate=195935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1569, 1075, 1558, 1262, 1427, 1591, 1484, 1153, 1495, 1207, 1141, 1350, 1251, 1362, 1119, 1461, 1595, 1374, 1504, 1704, 1581, 1594, 1758, 1726, 1483, 1481, 1450, 1690, 1604, 1493, 1329, 1515, 1277, 1099, 1334, 1100, 1089, 1244, 869, 1496, 1033, 1122, 1197, 1089, 1156, 1299, 1474, 1309, 1055, 1374, 1329, 1033, 1254, 1308, 1274, 1297, 1054, 1263, 1067, 1143, 1253, 1000, 1076, 1098, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1572254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3141212	W0_Idle:2739676	W0_Scoreboard:8398197	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:473332	WS1:472286	WS2:473420	WS3:475679	
dual_issue_nums: WS0:24217	WS1:24194	WS2:24190	WS3:24341	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 575 
avg_icnt2mem_latency = 399 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:20641 	279 	384 	2176 	5822 	466 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	361571 	248523 	772050 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	118906 	107838 	48606 	44866 	62898 	117746 	273572 	684293 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	386171 	517545 	237884 	107463 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	72 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        10        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.562500  3.235294  2.584615  3.540540  3.818182  2.022472  2.795699  2.818182  4.166667  3.000000  2.702703  2.952381  3.585366 
dram[1]:  2.252427  2.826667  3.655738  4.323529  2.750000  2.641791  2.352941  2.459460  2.967391  2.903226  2.702703  3.080000  2.395062  2.380952  3.184211  3.000000 
dram[2]:  2.650486  3.123711  1.964602  2.662651  3.187500  3.394366  2.585366  2.752212  2.536842  3.112903  2.355556  2.701754  3.688889  2.436782  2.785714  3.551724 
dram[3]:  3.105263  3.213115  2.564516  3.236364  3.666667  3.833333  2.577778  2.421053  2.189873  2.352113  2.555556  2.727273  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.831461  2.868852  3.119403  2.725806  2.727273  3.090909  2.791667  2.506849  2.515152  2.366667  2.474576  3.166667  3.170732  3.275862  3.000000 
dram[5]:  2.704918  3.972222  3.205128  2.481482  2.897959  3.636364  2.850000  3.000000  3.238095  2.777778  2.333333  2.166667  2.500000  2.175000  3.280000  2.673469 
dram[6]:  2.732558  2.973333  3.133333  2.637931  2.902439  3.935484  2.760417  2.707865  2.545455  2.375000  2.600000  2.166667  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.690722  2.333333  3.425000  2.527778  2.850000  2.742424  2.413793  2.262295  2.391304  2.891304  2.487500  2.157143  2.787879  3.028571  2.321429  2.843137 
dram[8]:  2.372549  2.558824  7.666667  2.826087  2.368421  2.928571  2.387097  2.301887  1.897436  2.565217  5.333333  3.200000  2.604651  2.882353  2.428571  3.187500 
dram[9]:  3.591549  2.396226  2.557377  3.077922  3.422222  3.433333  2.347222  3.250000  2.666667  2.714286  3.116883  2.978022  4.421052  2.423077  3.176471  2.833333 
dram[10]:  3.666667  2.610390  3.164384  2.671053  2.352381  2.888889  2.277457  2.287582  1.978261  2.662338  3.048387  2.009524  2.273809  2.346667  2.476635  2.491667 
dram[11]:  2.363636  3.315789  4.538462  4.647059  9.000000  2.500000  2.360000  1.931818  1.935484  3.484848  7.285714  2.500000  4.470588  2.264706  2.621622  4.185185 
average row locality = 29803/10801 = 2.759282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       160       159       162       127       159       179       259        62       100       184       199        57       128 
dram[1]:       229       210       209       139       254       175       223       174       273       179        92        74       189       150       108       169 
dram[2]:       265       303       207       214       250       234       194       297       239       193       100       152       165       212       146       197 
dram[3]:       286       191       154       168        39        62       113        92       172       167       135       180        36        47        45       126 
dram[4]:       223       249       175       199       164       120       151       117       181       164       142       146       171       130        82       101 
dram[5]:       162       138       122        64       132       116       163       100        67        74        42        25        70        85       161       127 
dram[6]:       233       221       171       142       109       114       263       237       168       152        78        89        80        72       221        83 
dram[7]:       248       162       267       180       161       164       136       130       109       131       196       151       173       105       190       143 
dram[8]:       121        87        45        61        85       158       219       237        74       118        16        16       112        96       218       153 
dram[9]:       213       123       156       236       142        98       164       204        30       107       238       269        84        63       215       101 
dram[10]:       170       198       229       199       234       143       377       332        88       203       188       209       190       176       249       292 
dram[11]:        26       126        57        76        36       124       113        83        60       115        51        15        72        75        94       113 
total dram reads = 28903
bank skew: 377/15 = 25.13
chip skew: 3477/1236 = 2.81
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        54        32         0         4        31        12        15         0        48        19 
dram[2]:        25         0        54        26        20        27        72        56         8         0        24         8         4         0        39        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        12        15 
dram[6]:         8         8        53        38        38        31         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        40        61        16        28         4         8        12         0        36         4        13         8 
dram[8]:         0         0         4        16        20        22        12        21         0         0         0         0         0         8        12         0 
dram[9]:       124        16         0         4        44        18        20        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        44        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        42        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3298
min_bank_accesses = 0!
chip skew: 399/115 = 3.47
average mf latency per bank:
dram[0]:      12442     22148     17265     14488     13547     15944     19872     14330     26292     15367    171845    100640     45940     30643     32774     13955
dram[1]:      15724     15059     13215     17794     12649     16052     11490     12724     15719     23168     94086     54684     41220     63844     15492     12910
dram[2]:      13307     10310     13437     14650     12239     14142     12334     10578     21421     25050     96523     59986     35590     39094     15265     12973
dram[3]:      10149     14269     19586     15436     43887     34773     23903     27379     23082     26070     54573     45759    192446    132967     57364     21258
dram[4]:      14971     18274     20413     16192     15859     26665     14525     23010     31677     29528     60824    106207     64987     85052     20697     19173
dram[5]:      17167     23732     17904     34284     16949     17279     16608     25841     56756     47806    130857    184253    111418     66998     13664     23059
dram[6]:      14351     15489     13334     16562     19623     16453     10444     11319     63833     26920     47224     67919     54931     75952     12647     26069
dram[7]:      11287     16166     10013     13597     13945     15217     19475     17413     33682     31539     39847     29614     23388     43553     14760     17348
dram[8]:      27339     37922     44710     41887     30786     16027     12172     11344     59347     44643    362410    492205     41897     65492     10637     17100
dram[9]:       8890     21259     18554     11234     18217     21783     15101     15229     94273     31102     32601     28175     81868    141277     14011     18003
dram[10]:      20843     16768     14900     13885     11310     16221      8166      6497     47704     20529     36916     45427     50236     42464     10007     10259
dram[11]:      84937     21281     42869     34873     53466     17334     18918     32938     57892     32880    134398    447477     82121     79698     25947     23213
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=486556 n_act=871 n_pre=855 n_ref_event=93959467219616 n_req=2537 n_rd=2461 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.01116
n_activity=47845 dram_eff=0.1145
bk0: 252a 487954i bk1: 131a 489043i bk2: 143a 488546i bk3: 160a 488894i bk4: 159a 488983i bk5: 162a 488311i bk6: 127a 489445i bk7: 159a 489176i bk8: 179a 487694i bk9: 259a 487320i bk10: 62a 490054i bk11: 100a 490061i bk12: 184a 488483i bk13: 199a 488186i bk14: 57a 489968i bk15: 128a 488999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662199
Row_Buffer_Locality_read = 0.674523
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.316949
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011157 
total_CMD = 491003 
util_bw = 5478 
Wasted_Col = 13889 
Wasted_Row = 9543 
Idle = 462093 

BW Util Bottlenecks: 
RCDc_limit = 12071 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2367 
rwq = 0 
CCDLc_limit_alone = 2273 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 491003 
n_nop = 486556 
Read = 2461 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 871 
n_pre = 855 
n_ref = 93959467219616 
n_req = 2537 
total_req = 2739 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 2739 
Row_Bus_Util =  0.003515 
CoL_Bus_Util = 0.005578 
Either_Row_CoL_Bus_Util = 0.009057 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.004048 
queue_avg = 0.044034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0440344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=485671 n_act=1081 n_pre=1065 n_ref_event=0 n_req=2946 n_rd=2847 n_rd_L2_A=0 n_write=0 n_wr_bk=356 bw_util=0.01305
n_activity=55226 dram_eff=0.116
bk0: 229a 487191i bk1: 210a 488108i bk2: 209a 488152i bk3: 139a 489447i bk4: 254a 487072i bk5: 175a 488363i bk6: 223a 486769i bk7: 174a 487996i bk8: 273a 487354i bk9: 179a 488448i bk10: 92a 489340i bk11: 74a 489945i bk12: 189a 487860i bk13: 150a 488609i bk14: 108a 489308i bk15: 169a 488732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637475
Row_Buffer_Locality_read = 0.650158
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.362978
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036566
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013047 
total_CMD = 491003 
util_bw = 6406 
Wasted_Col = 16627 
Wasted_Row = 11360 
Idle = 456610 

BW Util Bottlenecks: 
RCDc_limit = 14721 
RCDWRc_limit = 496 
WTRc_limit = 998 
RTWc_limit = 1146 
CCDLc_limit = 2815 
rwq = 0 
CCDLc_limit_alone = 2640 
WTRc_limit_alone = 897 
RTWc_limit_alone = 1072 

Commands details: 
total_CMD = 491003 
n_nop = 485671 
Read = 2847 
Write = 0 
L2_Alloc = 0 
L2_WB = 356 
n_act = 1081 
n_pre = 1065 
n_ref = 0 
n_req = 2946 
total_req = 3203 

Dual Bus Interface Util: 
issued_total_row = 2146 
issued_total_col = 3203 
Row_Bus_Util =  0.004371 
CoL_Bus_Util = 0.006523 
Either_Row_CoL_Bus_Util = 0.010859 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003188 
queue_avg = 0.060574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.060574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=484754 n_act=1262 n_pre=1246 n_ref_event=0 n_req=3472 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=399 bw_util=0.01534
n_activity=59864 dram_eff=0.1259
bk0: 265a 487063i bk1: 303a 487152i bk2: 207a 486420i bk3: 214a 487424i bk4: 250a 487578i bk5: 234a 487794i bk6: 194a 487427i bk7: 297a 486016i bk8: 239a 486996i bk9: 193a 488329i bk10: 100a 488977i bk11: 152a 488770i bk12: 165a 489249i bk13: 212a 487618i bk14: 146a 488565i bk15: 197a 488672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640841
Row_Buffer_Locality_read = 0.652019
Row_Buffer_Locality_write = 0.278846
Bank_Level_Parallism = 1.462131
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015344 
total_CMD = 491003 
util_bw = 7534 
Wasted_Col = 18738 
Wasted_Row = 12118 
Idle = 452613 

BW Util Bottlenecks: 
RCDc_limit = 17022 
RCDWRc_limit = 503 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3430 
rwq = 0 
CCDLc_limit_alone = 3233 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 491003 
n_nop = 484754 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 399 
n_act = 1262 
n_pre = 1246 
n_ref = 0 
n_req = 3472 
total_req = 3767 

Dual Bus Interface Util: 
issued_total_row = 2508 
issued_total_col = 3767 
Row_Bus_Util =  0.005108 
CoL_Bus_Util = 0.007672 
Either_Row_CoL_Bus_Util = 0.012727 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.004161 
queue_avg = 0.071527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0715271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=487316 n_act=751 n_pre=735 n_ref_event=0 n_req=2066 n_rd=2013 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.009006
n_activity=42473 dram_eff=0.1041
bk0: 286a 487307i bk1: 191a 488525i bk2: 154a 488597i bk3: 168a 488614i bk4: 39a 490359i bk5: 62a 490198i bk6: 113a 489215i bk7: 92a 489619i bk8: 172a 488160i bk9: 167a 488345i bk10: 135a 488778i bk11: 180a 488496i bk12: 36a 490407i bk13: 47a 490418i bk14: 45a 490789i bk15: 126a 489347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643756
Row_Buffer_Locality_read = 0.654744
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.234274
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009006 
total_CMD = 491003 
util_bw = 4422 
Wasted_Col = 12167 
Wasted_Row = 8863 
Idle = 465551 

BW Util Bottlenecks: 
RCDc_limit = 10732 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1822 
rwq = 0 
CCDLc_limit_alone = 1785 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 491003 
n_nop = 487316 
Read = 2013 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 751 
n_pre = 735 
n_ref = 0 
n_req = 2066 
total_req = 2211 

Dual Bus Interface Util: 
issued_total_row = 1486 
issued_total_col = 2211 
Row_Bus_Util =  0.003026 
CoL_Bus_Util = 0.004503 
Either_Row_CoL_Bus_Util = 0.007509 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002712 
queue_avg = 0.036006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0360059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=486301 n_act=950 n_pre=934 n_ref_event=0 n_req=2599 n_rd=2515 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.01156
n_activity=49470 dram_eff=0.1147
bk0: 223a 487684i bk1: 249a 487438i bk2: 175a 488620i bk3: 199a 488177i bk4: 164a 488519i bk5: 120a 489285i bk6: 151a 488642i bk7: 117a 488952i bk8: 181a 488220i bk9: 164a 488325i bk10: 142a 488692i bk11: 146a 488737i bk12: 171a 488796i bk13: 130a 489302i bk14: 82a 489758i bk15: 101a 489318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640246
Row_Buffer_Locality_read = 0.651292
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.327184
Bank_Level_Parallism_Col = 1.190699
Bank_Level_Parallism_Ready = 1.031130
write_to_read_ratio_blp_rw_average = 0.095523
GrpLevelPara = 1.152366 

BW Util details:
bwutil = 0.011556 
total_CMD = 491003 
util_bw = 5674 
Wasted_Col = 14887 
Wasted_Row = 10071 
Idle = 460371 

BW Util Bottlenecks: 
RCDc_limit = 13117 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2464 
rwq = 0 
CCDLc_limit_alone = 2404 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 491003 
n_nop = 486301 
Read = 2515 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 950 
n_pre = 934 
n_ref = 0 
n_req = 2599 
total_req = 2837 

Dual Bus Interface Util: 
issued_total_row = 1884 
issued_total_col = 2837 
Row_Bus_Util =  0.003837 
CoL_Bus_Util = 0.005778 
Either_Row_CoL_Bus_Util = 0.009576 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.004041 
queue_avg = 0.047297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0472971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=487976 n_act=599 n_pre=583 n_ref_event=0 n_req=1701 n_rd=1648 n_rd_L2_A=0 n_write=0 n_wr_bk=203 bw_util=0.00754
n_activity=34548 dram_eff=0.1072
bk0: 162a 488661i bk1: 138a 489485i bk2: 122a 489435i bk3: 64a 489894i bk4: 132a 489065i bk5: 116a 489666i bk6: 163a 488561i bk7: 100a 489569i bk8: 67a 490129i bk9: 74a 489905i bk10: 42a 490328i bk11: 25a 490571i bk12: 70a 489978i bk13: 85a 489481i bk14: 161a 488959i bk15: 127a 489147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656085
Row_Buffer_Locality_read = 0.671117
Row_Buffer_Locality_write = 0.188679
Bank_Level_Parallism = 1.240053
Bank_Level_Parallism_Col = 1.137088
Bank_Level_Parallism_Ready = 1.021459
write_to_read_ratio_blp_rw_average = 0.097441
GrpLevelPara = 1.108762 

BW Util details:
bwutil = 0.007540 
total_CMD = 491003 
util_bw = 3702 
Wasted_Col = 9816 
Wasted_Row = 6913 
Idle = 470572 

BW Util Bottlenecks: 
RCDc_limit = 8354 
RCDWRc_limit = 327 
WTRc_limit = 476 
RTWc_limit = 566 
CCDLc_limit = 1542 
rwq = 0 
CCDLc_limit_alone = 1472 
WTRc_limit_alone = 425 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 491003 
n_nop = 487976 
Read = 1648 
Write = 0 
L2_Alloc = 0 
L2_WB = 203 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 1701 
total_req = 1851 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 1851 
Row_Bus_Util =  0.002407 
CoL_Bus_Util = 0.003770 
Either_Row_CoL_Bus_Util = 0.006165 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001982 
queue_avg = 0.027790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277901
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=486493 n_act=921 n_pre=905 n_ref_event=0 n_req=2506 n_rd=2433 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.011
n_activity=49939 dram_eff=0.1082
bk0: 233a 487908i bk1: 221a 488060i bk2: 171a 488329i bk3: 142a 488468i bk4: 109a 489241i bk5: 114a 489688i bk6: 263a 487434i bk7: 237a 487555i bk8: 168a 488312i bk9: 152a 488350i bk10: 78a 489719i bk11: 89a 489378i bk12: 80a 489742i bk13: 72a 490247i bk14: 221a 488132i bk15: 83a 489343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637670
Row_Buffer_Locality_read = 0.651870
Row_Buffer_Locality_write = 0.164384
Bank_Level_Parallism = 1.295888
Bank_Level_Parallism_Col = 1.168039
Bank_Level_Parallism_Ready = 1.027553
write_to_read_ratio_blp_rw_average = 0.087233
GrpLevelPara = 1.133292 

BW Util details:
bwutil = 0.011002 
total_CMD = 491003 
util_bw = 5402 
Wasted_Col = 14388 
Wasted_Row = 10508 
Idle = 460705 

BW Util Bottlenecks: 
RCDc_limit = 12752 
RCDWRc_limit = 440 
WTRc_limit = 605 
RTWc_limit = 778 
CCDLc_limit = 2151 
rwq = 0 
CCDLc_limit_alone = 2092 
WTRc_limit_alone = 587 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 491003 
n_nop = 486493 
Read = 2433 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 921 
n_pre = 905 
n_ref = 0 
n_req = 2506 
total_req = 2701 

Dual Bus Interface Util: 
issued_total_row = 1826 
issued_total_col = 2701 
Row_Bus_Util =  0.003719 
CoL_Bus_Util = 0.005501 
Either_Row_CoL_Bus_Util = 0.009185 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003769 
queue_avg = 0.044077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0440771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=485918 n_act=1061 n_pre=1045 n_ref_event=0 n_req=2745 n_rd=2646 n_rd_L2_A=0 n_write=0 n_wr_bk=359 bw_util=0.01224
n_activity=54245 dram_eff=0.1108
bk0: 248a 487068i bk1: 162a 487927i bk2: 267a 487702i bk3: 180a 488172i bk4: 161a 488444i bk5: 164a 487967i bk6: 136a 488742i bk7: 130a 488582i bk8: 109a 489207i bk9: 131a 489162i bk10: 196a 487948i bk11: 151a 488396i bk12: 173a 488029i bk13: 105a 489587i bk14: 190a 487803i bk15: 143a 488921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618579
Row_Buffer_Locality_read = 0.633031
Row_Buffer_Locality_write = 0.232323
Bank_Level_Parallism = 1.343351
Bank_Level_Parallism_Col = 1.208302
Bank_Level_Parallism_Ready = 1.047603
write_to_read_ratio_blp_rw_average = 0.099860
GrpLevelPara = 1.153445 

BW Util details:
bwutil = 0.012240 
total_CMD = 491003 
util_bw = 6010 
Wasted_Col = 16438 
Wasted_Row = 11497 
Idle = 457058 

BW Util Bottlenecks: 
RCDc_limit = 14585 
RCDWRc_limit = 547 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2629 
rwq = 0 
CCDLc_limit_alone = 2527 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 491003 
n_nop = 485918 
Read = 2646 
Write = 0 
L2_Alloc = 0 
L2_WB = 359 
n_act = 1061 
n_pre = 1045 
n_ref = 0 
n_req = 2745 
total_req = 3005 

Dual Bus Interface Util: 
issued_total_row = 2106 
issued_total_col = 3005 
Row_Bus_Util =  0.004289 
CoL_Bus_Util = 0.006120 
Either_Row_CoL_Bus_Util = 0.010356 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005113 
queue_avg = 0.056875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0568754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=487642 n_act=729 n_pre=713 n_ref_event=0 n_req=1847 n_rd=1816 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.007866
n_activity=40259 dram_eff=0.09593
bk0: 121a 489029i bk1: 87a 489649i bk2: 45a 490717i bk3: 61a 490097i bk4: 85a 489576i bk5: 158a 488915i bk6: 219a 487591i bk7: 237a 486948i bk8: 74a 489394i bk9: 118a 489189i bk10: 16a 490820i bk11: 16a 490852i bk12: 112a 489415i bk13: 96a 489580i bk14: 218a 487687i bk15: 153a 489084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612344
Row_Buffer_Locality_read = 0.620044
Row_Buffer_Locality_write = 0.161290
Bank_Level_Parallism = 1.247146
Bank_Level_Parallism_Col = 1.129993
Bank_Level_Parallism_Ready = 1.026763
write_to_read_ratio_blp_rw_average = 0.046630
GrpLevelPara = 1.107865 

BW Util details:
bwutil = 0.007866 
total_CMD = 491003 
util_bw = 3862 
Wasted_Col = 11485 
Wasted_Row = 8522 
Idle = 467134 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 206 
WTRc_limit = 412 
RTWc_limit = 293 
CCDLc_limit = 1471 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 387 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 491003 
n_nop = 487642 
Read = 1816 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 729 
n_pre = 713 
n_ref = 0 
n_req = 1847 
total_req = 1931 

Dual Bus Interface Util: 
issued_total_row = 1442 
issued_total_col = 1931 
Row_Bus_Util =  0.002937 
CoL_Bus_Util = 0.003933 
Either_Row_CoL_Bus_Util = 0.006845 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003570 
queue_avg = 0.032476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0324764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=486582 n_act=857 n_pre=841 n_ref_event=0 n_req=2531 n_rd=2443 n_rd_L2_A=0 n_write=0 n_wr_bk=302 bw_util=0.01118
n_activity=48132 dram_eff=0.1141
bk0: 213a 487561i bk1: 123a 488936i bk2: 156a 488694i bk3: 236a 487902i bk4: 142a 488708i bk5: 98a 489665i bk6: 164a 488293i bk7: 204a 488425i bk8: 30a 490468i bk9: 107a 489432i bk10: 238a 487956i bk11: 269a 487443i bk12: 84a 490082i bk13: 63a 490028i bk14: 215a 488464i bk15: 101a 489651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666535
Row_Buffer_Locality_read = 0.674171
Row_Buffer_Locality_write = 0.454545
Bank_Level_Parallism = 1.301287
Bank_Level_Parallism_Col = 1.172283
Bank_Level_Parallism_Ready = 1.027154
write_to_read_ratio_blp_rw_average = 0.107706
GrpLevelPara = 1.136400 

BW Util details:
bwutil = 0.011181 
total_CMD = 491003 
util_bw = 5490 
Wasted_Col = 13880 
Wasted_Row = 9464 
Idle = 462169 

BW Util Bottlenecks: 
RCDc_limit = 12002 
RCDWRc_limit = 360 
WTRc_limit = 694 
RTWc_limit = 1084 
CCDLc_limit = 2401 
rwq = 0 
CCDLc_limit_alone = 2321 
WTRc_limit_alone = 657 
RTWc_limit_alone = 1041 

Commands details: 
total_CMD = 491003 
n_nop = 486582 
Read = 2443 
Write = 0 
L2_Alloc = 0 
L2_WB = 302 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 2531 
total_req = 2745 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 2745 
Row_Bus_Util =  0.003458 
CoL_Bus_Util = 0.005591 
Either_Row_CoL_Bus_Util = 0.009004 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.004976 
queue_avg = 0.048199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0481993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=484311 n_act=1448 n_pre=1432 n_ref_event=0 n_req=3585 n_rd=3477 n_rd_L2_A=0 n_write=0 n_wr_bk=378 bw_util=0.0157
n_activity=67358 dram_eff=0.1145
bk0: 170a 488682i bk1: 198a 487961i bk2: 229a 488125i bk3: 199a 488045i bk4: 234a 486880i bk5: 143a 488544i bk6: 377a 484312i bk7: 332a 484793i bk8: 88a 489088i bk9: 203a 487849i bk10: 188a 488408i bk11: 209a 486999i bk12: 190a 487770i bk13: 176a 487990i bk14: 249a 486456i bk15: 292a 486174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599721
Row_Buffer_Locality_read = 0.613460
Row_Buffer_Locality_write = 0.157407
Bank_Level_Parallism = 1.453983
Bank_Level_Parallism_Col = 1.257018
Bank_Level_Parallism_Ready = 1.056435
write_to_read_ratio_blp_rw_average = 0.085929
GrpLevelPara = 1.193106 

BW Util details:
bwutil = 0.015703 
total_CMD = 491003 
util_bw = 7710 
Wasted_Col = 21208 
Wasted_Row = 13841 
Idle = 448244 

BW Util Bottlenecks: 
RCDc_limit = 19573 
RCDWRc_limit = 690 
WTRc_limit = 1499 
RTWc_limit = 1414 
CCDLc_limit = 3301 
rwq = 0 
CCDLc_limit_alone = 3133 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1334 

Commands details: 
total_CMD = 491003 
n_nop = 484311 
Read = 3477 
Write = 0 
L2_Alloc = 0 
L2_WB = 378 
n_act = 1448 
n_pre = 1432 
n_ref = 0 
n_req = 3585 
total_req = 3855 

Dual Bus Interface Util: 
issued_total_row = 2880 
issued_total_col = 3855 
Row_Bus_Util =  0.005866 
CoL_Bus_Util = 0.007851 
Either_Row_CoL_Bus_Util = 0.013629 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.006426 
queue_avg = 0.074578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.074578
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491003 n_nop=488800 n_act=435 n_pre=419 n_ref_event=0 n_req=1268 n_rd=1236 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.005523
n_activity=26626 dram_eff=0.1019
bk0: 26a 490544i bk1: 126a 489598i bk2: 57a 490404i bk3: 76a 490368i bk4: 36a 490870i bk5: 124a 488881i bk6: 113a 488862i bk7: 83a 489300i bk8: 60a 489850i bk9: 115a 489583i bk10: 51a 490614i bk11: 15a 490789i bk12: 72a 490272i bk13: 75a 489776i bk14: 94a 489467i bk15: 113a 489958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666404
Row_Buffer_Locality_read = 0.680421
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.234504
Bank_Level_Parallism_Col = 1.141410
Bank_Level_Parallism_Ready = 1.028655
write_to_read_ratio_blp_rw_average = 0.090231
GrpLevelPara = 1.100535 

BW Util details:
bwutil = 0.005523 
total_CMD = 491003 
util_bw = 2712 
Wasted_Col = 7165 
Wasted_Row = 5174 
Idle = 475952 

BW Util Bottlenecks: 
RCDc_limit = 6189 
RCDWRc_limit = 215 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1088 
rwq = 0 
CCDLc_limit_alone = 1073 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 491003 
n_nop = 488800 
Read = 1236 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 435 
n_pre = 419 
n_ref = 0 
n_req = 1268 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 854 
issued_total_col = 1356 
Row_Bus_Util =  0.001739 
CoL_Bus_Util = 0.002762 
Either_Row_CoL_Bus_Util = 0.004487 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003177 
queue_avg = 0.020837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0208369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66729, Miss = 1204, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 61913, Miss = 1623, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 69979, Miss = 2620, Miss_rate = 0.037, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 51406, Miss = 1309, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 69755, Miss = 2450, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55113, Miss = 2010, Miss_rate = 0.036, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63153, Miss = 1239, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 63918, Miss = 1268, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 74337, Miss = 1839, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 49767, Miss = 1409, Miss_rate = 0.028, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 59432, Miss = 714, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 56324, Miss = 1365, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55207, Miss = 1190, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 65787, Miss = 1600, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 53194, Miss = 1267, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60124, Miss = 2401, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 60673, Miss = 994, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 59442, Miss = 887, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 63871, Miss = 3133, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 60932, Miss = 872, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 63352, Miss = 2557, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 68774, Miss = 2125, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 62972, Miss = 1177, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 50831, Miss = 221, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1466985
L2_total_cache_misses = 37474
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1143775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18478
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8150
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1466985
icnt_total_pkts_simt_to_mem=1466985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 231.336
	minimum = 5
	maximum = 1021
Network latency average = 65.6681
	minimum = 5
	maximum = 410
Slowest packet = 2451861
Flit latency average = 65.6681
	minimum = 5
	maximum = 410
Slowest flit = 2661834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.311655
	minimum = 0.244824 (at node 14)
	maximum = 0.443322 (at node 36)
Accepted packet rate average = 0.311655
	minimum = 0.244824 (at node 14)
	maximum = 0.443322 (at node 36)
Injected flit rate average = 0.311655
	minimum = 0.244824 (at node 14)
	maximum = 0.443322 (at node 36)
Accepted flit rate average= 0.311655
	minimum = 0.244824 (at node 14)
	maximum = 0.443322 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 117.766 (15 samples)
	minimum = 5 (15 samples)
	maximum = 637.933 (15 samples)
Network latency average = 55.847 (15 samples)
	minimum = 5 (15 samples)
	maximum = 306.467 (15 samples)
Flit latency average = 55.847 (15 samples)
	minimum = 5 (15 samples)
	maximum = 306.467 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0946669 (15 samples)
	minimum = 0.071395 (15 samples)
	maximum = 0.195151 (15 samples)
Accepted packet rate average = 0.0946669 (15 samples)
	minimum = 0.071395 (15 samples)
	maximum = 0.195151 (15 samples)
Injected flit rate average = 0.0946669 (15 samples)
	minimum = 0.071395 (15 samples)
	maximum = 0.195151 (15 samples)
Accepted flit rate average = 0.0946669 (15 samples)
	minimum = 0.071395 (15 samples)
	maximum = 0.195151 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 195935 (inst/sec)
gpgpu_simulation_rate = 2191 (cycle/sec)
gpgpu_silicon_slowdown = 646736x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 6545
gpu_sim_insn = 1122762
gpu_ipc =     171.5450
gpu_tot_sim_cycle = 284856
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      91.2972
gpu_tot_issued_cta = 2048
gpu_occupancy = 53.6752% 
gpu_tot_occupancy = 68.7098% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       0.7462
partiton_level_parallism_total  =       5.1671
partiton_level_parallism_util =       4.2993
partiton_level_parallism_util_total  =       9.3305
L2_BW  =      33.8365 GB/Sec
L2_BW_total  =     234.2953 GB/Sec
gpu_total_sim_rate=201601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1607, 1124, 1607, 1300, 1487, 1640, 1522, 1202, 1544, 1245, 1190, 1388, 1289, 1411, 1157, 1510, 1614, 1393, 1534, 1723, 1600, 1624, 1777, 1745, 1513, 1500, 1469, 1709, 1623, 1523, 1348, 1534, 1296, 1129, 1352, 1130, 1108, 1274, 888, 1526, 1063, 1152, 1216, 1108, 1186, 1318, 1504, 1339, 1085, 1404, 1348, 1063, 1273, 1327, 1293, 1327, 1073, 1293, 1097, 1173, 1283, 1030, 1095, 1117, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1572254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3161480	W0_Idle:2797494	W0_Scoreboard:8423533	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:483707	WS1:482372	WS2:483509	WS3:485766	
dual_issue_nums: WS0:24721	WS1:24694	WS2:24694	WS3:24846	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 574 
avg_icnt2mem_latency = 398 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:20723 	279 	384 	2178 	5824 	466 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	364772 	249797 	772459 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120002 	108690 	49211 	45155 	63340 	118438 	274472 	684301 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	389522 	518317 	238535 	107573 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	211 	73 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        10        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.562500  3.235294  2.584615  3.540540  3.818182  2.067416  2.838710  2.818182  4.166667  3.000000  2.702703  2.952381  3.585366 
dram[1]:  2.252427  2.826667  3.655738  4.323529  2.750000  2.641791  2.339806  2.459460  2.967391  2.967742  2.947368  3.115385  2.395062  2.380952  3.184211  3.000000 
dram[2]:  2.650486  3.123711  1.964602  2.662651  3.187500  3.394366  2.597561  2.736842  2.552083  3.112903  2.622222  2.701754  3.688889  2.436782  2.754386  3.551724 
dram[3]:  3.105263  3.213115  2.564516  3.236364  3.666667  3.833333  2.577778  2.421053  2.212500  2.352113  2.555556  2.727273  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.831461  2.868852  3.119403  2.725806  2.727273  3.090909  2.791667  2.527027  2.515152  2.366667  2.474576  3.166667  3.170732  3.275862  3.000000 
dram[5]:  2.704918  3.972222  3.205128  2.481482  2.897959  3.636364  2.850000  3.000000  3.238095  2.925926  2.333333  2.166667  2.500000  2.175000  3.280000  2.673469 
dram[6]:  2.732558  2.973333  3.133333  2.637931  2.902439  3.935484  2.760417  2.707865  2.545455  2.375000  2.600000  2.209302  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.690722  2.333333  3.425000  2.527778  2.866667  2.716418  2.413793  2.262295  2.478261  2.891304  2.487500  2.157143  2.787879  3.028571  2.321429  2.843137 
dram[8]:  2.372549  2.558824  7.666667  2.826087  2.368421  2.928571  2.387097  2.301887  1.897436  2.565217  5.333333  3.200000  2.604651  2.882353  2.428571  3.187500 
dram[9]:  3.591549  2.396226  2.557377  3.077922  3.422222  3.433333  2.347222  3.250000  2.666667  3.000000  3.116883  2.978022  4.421052  2.423077  3.176471  2.833333 
dram[10]:  3.666667  2.610390  3.164384  2.671053  2.352381  2.888889  2.277457  2.287582  2.065217  2.662338  3.048387  2.009524  2.273809  2.346667  2.476635  2.491667 
dram[11]:  2.363636  3.315789  4.538462  4.647059  9.000000  2.500000  2.360000  1.931818  1.935484  3.484848  7.285714  2.500000  4.470588  2.264706  2.621622  4.185185 
average row locality = 29889/10811 = 2.764684
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       160       159       162       127       159       183       263        62       100       184       199        57       128 
dram[1]:       229       210       209       139       254       175       223       174       273       183       104        78       189       150       108       169 
dram[2]:       265       303       207       214       250       234       194       297       243       193       112       152       165       212       146       197 
dram[3]:       286       191       154       168        39        62       113        92       176       167       135       180        36        47        45       126 
dram[4]:       223       249       175       199       164       120       151       117       185       164       142       146       171       130        82       101 
dram[5]:       162       138       122        64       132       116       163       100        67        78        42        25        70        85       161       127 
dram[6]:       233       221       171       142       109       114       263       237       168       152        78        93        80        72       221        83 
dram[7]:       248       162       267       180       161       164       136       130       113       131       196       151       173       105       190       143 
dram[8]:       121        87        45        61        85       158       219       237        74       118        16        16       112        96       218       153 
dram[9]:       213       123       156       236       142        98       164       204        30       119       238       269        84        63       215       101 
dram[10]:       170       198       229       199       234       143       377       332        92       203       188       209       190       176       249       292 
dram[11]:        26       126        57        76        36       124       113        83        60       115        51        15        72        75        94       113 
total dram reads = 28983
bank skew: 377/15 = 25.13
chip skew: 3481/1236 = 2.82
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        58        32         0         4        31        12        15         0        48        19 
dram[2]:        25         0        54        26        20        27        76        60         8         0        24         8         4         0        43        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        12        15 
dram[6]:         8         8        53        38        38        31         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        44        65        16        28         4         8        12         0        36         4        13         8 
dram[8]:         0         0         4        16        20        22        12        21         0         0         0         0         0         8        12         0 
dram[9]:       124        16         0         4        44        18        20        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        44        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        42        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3322
min_bank_accesses = 0!
chip skew: 411/115 = 3.57
average mf latency per bank:
dram[0]:      12442     22148     17265     14488     13551     15958     19895     14361     25841     15195    171995    100717     45963     30654     32774     13955
dram[1]:      15724     15059     13215     17794     12656     16058     11353     12736     15772     22742     85814     52355     41247     63877     15492     12910
dram[2]:      13307     10310     13437     14650     12239     14149     12179     10477     21143     25135     88109     60037     35612     39107     14942     12973
dram[3]:      10149     14269     19586     15436     43918     34794     23969     27451     22647     26171     54649     45826    192599    133068     57364     21258
dram[4]:      14971     18274     20413     16192     15868     26677     14555     23041     31096     29635     60899    106290     65018     85088     20697     19173
dram[5]:      17167     23732     17904     34284     16960     17289     16639     25890     57079     45638    131055    184585    111481     67037     13664     23059
dram[6]:      14351     15489     13334     16562     19639     16462     10480     11361     65418     27034     47281     65337     54971     76026     12647     26069
dram[7]:      11287     16166     10013     13597     13681     14963     19520     17457     32685     31675     39918     29645     23406     43597     14760     17348
dram[8]:      27339     37922     44710     41887     30798     16032     12194     11362     59616     44911    363058    492632     41916     65535     10637     17100
dram[9]:       8890     21259     18554     11234     18223     21807     15151     15259     94724     28666     32635     28225     81931    141358     14011     18003
dram[10]:      20843     16768     14900     13885     11313     16231      8185      6509     46058     20595     36952     45499     50276     42490     10007     10259
dram[11]:      84937     21281     42869     34873     53486     17351     18965     33012     58092     33006    134576    448158     82212     79750     25947     23213
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=498094 n_act=871 n_pre=855 n_ref_event=93959467219616 n_req=2545 n_rd=2469 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.01093
n_activity=47943 dram_eff=0.1146
bk0: 252a 499500i bk1: 131a 500589i bk2: 143a 500092i bk3: 160a 500440i bk4: 159a 500529i bk5: 162a 499857i bk6: 127a 500991i bk7: 159a 500722i bk8: 183a 499240i bk9: 263a 498866i bk10: 62a 501600i bk11: 100a 501607i bk12: 184a 500029i bk13: 199a 499732i bk14: 57a 501514i bk15: 128a 500545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663261
Row_Buffer_Locality_read = 0.675577
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.316858
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010932 
total_CMD = 502549 
util_bw = 5494 
Wasted_Col = 13889 
Wasted_Row = 9543 
Idle = 473623 

BW Util Bottlenecks: 
RCDc_limit = 12071 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2367 
rwq = 0 
CCDLc_limit_alone = 2273 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 502549 
n_nop = 498094 
Read = 2469 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 871 
n_pre = 855 
n_ref = 93959467219616 
n_req = 2545 
total_req = 2747 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 2747 
Row_Bus_Util =  0.003434 
CoL_Bus_Util = 0.005466 
Either_Row_CoL_Bus_Util = 0.008865 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004040 
queue_avg = 0.043023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0430227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=497187 n_act=1084 n_pre=1068 n_ref_event=0 n_req=2967 n_rd=2867 n_rd_L2_A=0 n_write=0 n_wr_bk=360 bw_util=0.01284
n_activity=55535 dram_eff=0.1162
bk0: 229a 498737i bk1: 210a 499654i bk2: 209a 499698i bk3: 139a 500993i bk4: 254a 498618i bk5: 175a 499909i bk6: 223a 498278i bk7: 174a 499541i bk8: 273a 498902i bk9: 183a 499996i bk10: 104a 500850i bk11: 78a 501452i bk12: 189a 499404i bk13: 150a 500153i bk14: 108a 500853i bk15: 169a 500277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639029
Row_Buffer_Locality_read = 0.651901
Row_Buffer_Locality_write = 0.270000
Bank_Level_Parallism = 1.361528
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012843 
total_CMD = 502549 
util_bw = 6454 
Wasted_Col = 16682 
Wasted_Row = 11408 
Idle = 468005 

BW Util Bottlenecks: 
RCDc_limit = 14753 
RCDWRc_limit = 505 
WTRc_limit = 998 
RTWc_limit = 1146 
CCDLc_limit = 2829 
rwq = 0 
CCDLc_limit_alone = 2654 
WTRc_limit_alone = 897 
RTWc_limit_alone = 1072 

Commands details: 
total_CMD = 502549 
n_nop = 497187 
Read = 2867 
Write = 0 
L2_Alloc = 0 
L2_WB = 360 
n_act = 1084 
n_pre = 1068 
n_ref = 0 
n_req = 2967 
total_req = 3227 

Dual Bus Interface Util: 
issued_total_row = 2152 
issued_total_col = 3227 
Row_Bus_Util =  0.004282 
CoL_Bus_Util = 0.006421 
Either_Row_CoL_Bus_Util = 0.010670 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003170 
queue_avg = 0.059310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0593096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=496266 n_act=1265 n_pre=1249 n_ref_event=0 n_req=3491 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=411 bw_util=0.0151
n_activity=60167 dram_eff=0.1261
bk0: 265a 498608i bk1: 303a 498698i bk2: 207a 497966i bk3: 214a 498970i bk4: 250a 499124i bk5: 234a 499341i bk6: 194a 498963i bk7: 297a 497523i bk8: 243a 498509i bk9: 193a 499874i bk10: 112a 500519i bk11: 152a 500316i bk12: 165a 500795i bk13: 212a 499164i bk14: 146a 500074i bk15: 197a 500215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641936
Row_Buffer_Locality_read = 0.653369
Row_Buffer_Locality_write = 0.280374
Bank_Level_Parallism = 1.461574
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.059760
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015103 
total_CMD = 502549 
util_bw = 7590 
Wasted_Col = 18779 
Wasted_Row = 12150 
Idle = 464030 

BW Util Bottlenecks: 
RCDc_limit = 17038 
RCDWRc_limit = 517 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3446 
rwq = 0 
CCDLc_limit_alone = 3249 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 502549 
n_nop = 496266 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 411 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 3491 
total_req = 3795 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 3795 
Row_Bus_Util =  0.005002 
CoL_Bus_Util = 0.007552 
Either_Row_CoL_Bus_Util = 0.012502 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004138 
queue_avg = 0.069884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0698837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=498856 n_act=752 n_pre=736 n_ref_event=0 n_req=2070 n_rd=2017 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.008815
n_activity=42569 dram_eff=0.1041
bk0: 286a 498853i bk1: 191a 500071i bk2: 154a 500144i bk3: 168a 500161i bk4: 39a 501906i bk5: 62a 501745i bk6: 113a 500762i bk7: 92a 501166i bk8: 176a 499671i bk9: 167a 499890i bk10: 135a 500323i bk11: 180a 500041i bk12: 36a 501952i bk13: 47a 501963i bk14: 45a 502334i bk15: 126a 500892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643961
Row_Buffer_Locality_read = 0.654933
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.233901
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008815 
total_CMD = 502549 
util_bw = 4430 
Wasted_Col = 12185 
Wasted_Row = 8879 
Idle = 477055 

BW Util Bottlenecks: 
RCDc_limit = 10748 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1787 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 502549 
n_nop = 498856 
Read = 2017 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 752 
n_pre = 736 
n_ref = 0 
n_req = 2070 
total_req = 2215 

Dual Bus Interface Util: 
issued_total_row = 1488 
issued_total_col = 2215 
Row_Bus_Util =  0.002961 
CoL_Bus_Util = 0.004408 
Either_Row_CoL_Bus_Util = 0.007349 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002708 
queue_avg = 0.035212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0352125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=497841 n_act=951 n_pre=935 n_ref_event=0 n_req=2603 n_rd=2519 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.01131
n_activity=49552 dram_eff=0.1147
bk0: 223a 499230i bk1: 249a 498984i bk2: 175a 500166i bk3: 199a 499723i bk4: 164a 500065i bk5: 120a 500831i bk6: 151a 500188i bk7: 117a 500498i bk8: 185a 499731i bk9: 164a 499870i bk10: 142a 500238i bk11: 146a 500283i bk12: 171a 500342i bk13: 130a 500848i bk14: 82a 501304i bk15: 101a 500864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640415
Row_Buffer_Locality_read = 0.651449
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.326753
Bank_Level_Parallism_Col = 1.190474
Bank_Level_Parallism_Ready = 1.031086
write_to_read_ratio_blp_rw_average = 0.095410
GrpLevelPara = 1.152186 

BW Util details:
bwutil = 0.011306 
total_CMD = 502549 
util_bw = 5682 
Wasted_Col = 14905 
Wasted_Row = 10087 
Idle = 471875 

BW Util Bottlenecks: 
RCDc_limit = 13133 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2466 
rwq = 0 
CCDLc_limit_alone = 2406 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 502549 
n_nop = 497841 
Read = 2519 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 951 
n_pre = 935 
n_ref = 0 
n_req = 2603 
total_req = 2841 

Dual Bus Interface Util: 
issued_total_row = 1886 
issued_total_col = 2841 
Row_Bus_Util =  0.003753 
CoL_Bus_Util = 0.005653 
Either_Row_CoL_Bus_Util = 0.009368 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.004036 
queue_avg = 0.046248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0462482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=499518 n_act=599 n_pre=583 n_ref_event=0 n_req=1705 n_rd=1652 n_rd_L2_A=0 n_write=0 n_wr_bk=203 bw_util=0.007382
n_activity=34604 dram_eff=0.1072
bk0: 162a 500207i bk1: 138a 501031i bk2: 122a 500981i bk3: 64a 501440i bk4: 132a 500611i bk5: 116a 501212i bk6: 163a 500107i bk7: 100a 501115i bk8: 67a 501675i bk9: 78a 501451i bk10: 42a 501874i bk11: 25a 502117i bk12: 70a 501524i bk13: 85a 501027i bk14: 161a 500505i bk15: 127a 500693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656892
Row_Buffer_Locality_read = 0.671913
Row_Buffer_Locality_write = 0.188679
Bank_Level_Parallism = 1.240004
Bank_Level_Parallism_Col = 1.137043
Bank_Level_Parallism_Ready = 1.021413
write_to_read_ratio_blp_rw_average = 0.097409
GrpLevelPara = 1.108726 

BW Util details:
bwutil = 0.007382 
total_CMD = 502549 
util_bw = 3710 
Wasted_Col = 9816 
Wasted_Row = 6913 
Idle = 482110 

BW Util Bottlenecks: 
RCDc_limit = 8354 
RCDWRc_limit = 327 
WTRc_limit = 476 
RTWc_limit = 566 
CCDLc_limit = 1542 
rwq = 0 
CCDLc_limit_alone = 1472 
WTRc_limit_alone = 425 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 502549 
n_nop = 499518 
Read = 1652 
Write = 0 
L2_Alloc = 0 
L2_WB = 203 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 1705 
total_req = 1855 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 1855 
Row_Bus_Util =  0.002352 
CoL_Bus_Util = 0.003691 
Either_Row_CoL_Bus_Util = 0.006031 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001980 
queue_avg = 0.027152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0271516
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=498033 n_act=922 n_pre=906 n_ref_event=0 n_req=2510 n_rd=2437 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01077
n_activity=50010 dram_eff=0.1082
bk0: 233a 499454i bk1: 221a 499606i bk2: 171a 499875i bk3: 142a 500014i bk4: 109a 500787i bk5: 114a 501234i bk6: 263a 498980i bk7: 237a 499101i bk8: 168a 499858i bk9: 152a 499897i bk10: 78a 501266i bk11: 93a 500889i bk12: 80a 501287i bk13: 72a 501792i bk14: 221a 499677i bk15: 83a 500889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637849
Row_Buffer_Locality_read = 0.652031
Row_Buffer_Locality_write = 0.164384
Bank_Level_Parallism = 1.295493
Bank_Level_Parallism_Col = 1.167831
Bank_Level_Parallism_Ready = 1.027513
write_to_read_ratio_blp_rw_average = 0.087125
GrpLevelPara = 1.133127 

BW Util details:
bwutil = 0.010765 
total_CMD = 502549 
util_bw = 5410 
Wasted_Col = 14406 
Wasted_Row = 10524 
Idle = 472209 

BW Util Bottlenecks: 
RCDc_limit = 12768 
RCDWRc_limit = 440 
WTRc_limit = 605 
RTWc_limit = 778 
CCDLc_limit = 2153 
rwq = 0 
CCDLc_limit_alone = 2094 
WTRc_limit_alone = 587 
RTWc_limit_alone = 737 

Commands details: 
total_CMD = 502549 
n_nop = 498033 
Read = 2437 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 922 
n_pre = 906 
n_ref = 0 
n_req = 2510 
total_req = 2705 

Dual Bus Interface Util: 
issued_total_row = 1828 
issued_total_col = 2705 
Row_Bus_Util =  0.003637 
CoL_Bus_Util = 0.005383 
Either_Row_CoL_Bus_Util = 0.008986 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003764 
queue_avg = 0.043066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0430664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=497450 n_act=1062 n_pre=1046 n_ref_event=0 n_req=2751 n_rd=2650 n_rd_L2_A=0 n_write=0 n_wr_bk=367 bw_util=0.01201
n_activity=54396 dram_eff=0.1109
bk0: 248a 498614i bk1: 162a 499473i bk2: 267a 499248i bk3: 180a 499719i bk4: 161a 499979i bk5: 164a 499476i bk6: 136a 500287i bk7: 130a 500127i bk8: 113a 500752i bk9: 131a 500708i bk10: 196a 499494i bk11: 151a 499942i bk12: 173a 499575i bk13: 105a 501133i bk14: 190a 499349i bk15: 143a 500467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.633585
Row_Buffer_Locality_write = 0.237624
Bank_Level_Parallism = 1.342776
Bank_Level_Parallism_Col = 1.207914
Bank_Level_Parallism_Ready = 1.047415
write_to_read_ratio_blp_rw_average = 0.101344
GrpLevelPara = 1.153158 

BW Util details:
bwutil = 0.012007 
total_CMD = 502549 
util_bw = 6034 
Wasted_Col = 16459 
Wasted_Row = 11513 
Idle = 468543 

BW Util Bottlenecks: 
RCDc_limit = 14585 
RCDWRc_limit = 556 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2641 
rwq = 0 
CCDLc_limit_alone = 2539 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 502549 
n_nop = 497450 
Read = 2650 
Write = 0 
L2_Alloc = 0 
L2_WB = 367 
n_act = 1062 
n_pre = 1046 
n_ref = 0 
n_req = 2751 
total_req = 3017 

Dual Bus Interface Util: 
issued_total_row = 2108 
issued_total_col = 3017 
Row_Bus_Util =  0.004195 
CoL_Bus_Util = 0.006003 
Either_Row_CoL_Bus_Util = 0.010146 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.005099 
queue_avg = 0.055569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0555687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=499188 n_act=729 n_pre=713 n_ref_event=0 n_req=1847 n_rd=1816 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.007685
n_activity=40259 dram_eff=0.09593
bk0: 121a 500575i bk1: 87a 501195i bk2: 45a 502263i bk3: 61a 501643i bk4: 85a 501122i bk5: 158a 500461i bk6: 219a 499137i bk7: 237a 498494i bk8: 74a 500940i bk9: 118a 500735i bk10: 16a 502366i bk11: 16a 502398i bk12: 112a 500961i bk13: 96a 501126i bk14: 218a 499233i bk15: 153a 500630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612344
Row_Buffer_Locality_read = 0.620044
Row_Buffer_Locality_write = 0.161290
Bank_Level_Parallism = 1.247146
Bank_Level_Parallism_Col = 1.129993
Bank_Level_Parallism_Ready = 1.026763
write_to_read_ratio_blp_rw_average = 0.046630
GrpLevelPara = 1.107865 

BW Util details:
bwutil = 0.007685 
total_CMD = 502549 
util_bw = 3862 
Wasted_Col = 11485 
Wasted_Row = 8522 
Idle = 478680 

BW Util Bottlenecks: 
RCDc_limit = 10631 
RCDWRc_limit = 206 
WTRc_limit = 412 
RTWc_limit = 293 
CCDLc_limit = 1471 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 387 
RTWc_limit_alone = 287 

Commands details: 
total_CMD = 502549 
n_nop = 499188 
Read = 1816 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 729 
n_pre = 713 
n_ref = 0 
n_req = 1847 
total_req = 1931 

Dual Bus Interface Util: 
issued_total_row = 1442 
issued_total_col = 1931 
Row_Bus_Util =  0.002869 
CoL_Bus_Util = 0.003842 
Either_Row_CoL_Bus_Util = 0.006688 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003570 
queue_avg = 0.031730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0317302
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=498116 n_act=857 n_pre=841 n_ref_event=0 n_req=2543 n_rd=2455 n_rd_L2_A=0 n_write=0 n_wr_bk=302 bw_util=0.01097
n_activity=48270 dram_eff=0.1142
bk0: 213a 499107i bk1: 123a 500482i bk2: 156a 500240i bk3: 236a 499448i bk4: 142a 500254i bk5: 98a 501211i bk6: 164a 499839i bk7: 204a 499971i bk8: 30a 502014i bk9: 119a 500975i bk10: 238a 499502i bk11: 269a 498989i bk12: 84a 501628i bk13: 63a 501574i bk14: 215a 500010i bk15: 101a 501197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668109
Row_Buffer_Locality_read = 0.675764
Row_Buffer_Locality_write = 0.454545
Bank_Level_Parallism = 1.301123
Bank_Level_Parallism_Col = 1.172134
Bank_Level_Parallism_Ready = 1.027037
write_to_read_ratio_blp_rw_average = 0.107613
GrpLevelPara = 1.136283 

BW Util details:
bwutil = 0.010972 
total_CMD = 502549 
util_bw = 5514 
Wasted_Col = 13883 
Wasted_Row = 9464 
Idle = 473688 

BW Util Bottlenecks: 
RCDc_limit = 12002 
RCDWRc_limit = 360 
WTRc_limit = 694 
RTWc_limit = 1084 
CCDLc_limit = 2404 
rwq = 0 
CCDLc_limit_alone = 2324 
WTRc_limit_alone = 657 
RTWc_limit_alone = 1041 

Commands details: 
total_CMD = 502549 
n_nop = 498116 
Read = 2455 
Write = 0 
L2_Alloc = 0 
L2_WB = 302 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 2543 
total_req = 2757 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 2757 
Row_Bus_Util =  0.003379 
CoL_Bus_Util = 0.005486 
Either_Row_CoL_Bus_Util = 0.008821 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.004963 
queue_avg = 0.047092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0470919
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=495853 n_act=1448 n_pre=1432 n_ref_event=0 n_req=3589 n_rd=3481 n_rd_L2_A=0 n_write=0 n_wr_bk=378 bw_util=0.01536
n_activity=67414 dram_eff=0.1145
bk0: 170a 500228i bk1: 198a 499507i bk2: 229a 499671i bk3: 199a 499591i bk4: 234a 498426i bk5: 143a 500090i bk6: 377a 495858i bk7: 332a 496339i bk8: 92a 500634i bk9: 203a 499395i bk10: 188a 499954i bk11: 209a 498545i bk12: 190a 499316i bk13: 176a 499536i bk14: 249a 498002i bk15: 292a 497720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600167
Row_Buffer_Locality_read = 0.613904
Row_Buffer_Locality_write = 0.157407
Bank_Level_Parallism = 1.453939
Bank_Level_Parallism_Col = 1.256979
Bank_Level_Parallism_Ready = 1.056378
write_to_read_ratio_blp_rw_average = 0.085916
GrpLevelPara = 1.193077 

BW Util details:
bwutil = 0.015358 
total_CMD = 502549 
util_bw = 7718 
Wasted_Col = 21208 
Wasted_Row = 13841 
Idle = 459782 

BW Util Bottlenecks: 
RCDc_limit = 19573 
RCDWRc_limit = 690 
WTRc_limit = 1499 
RTWc_limit = 1414 
CCDLc_limit = 3301 
rwq = 0 
CCDLc_limit_alone = 3133 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1334 

Commands details: 
total_CMD = 502549 
n_nop = 495853 
Read = 3481 
Write = 0 
L2_Alloc = 0 
L2_WB = 378 
n_act = 1448 
n_pre = 1432 
n_ref = 0 
n_req = 3589 
total_req = 3859 

Dual Bus Interface Util: 
issued_total_row = 2880 
issued_total_col = 3859 
Row_Bus_Util =  0.005731 
CoL_Bus_Util = 0.007679 
Either_Row_CoL_Bus_Util = 0.013324 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.006422 
queue_avg = 0.072865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0728645
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=502549 n_nop=500346 n_act=435 n_pre=419 n_ref_event=0 n_req=1268 n_rd=1236 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.005396
n_activity=26626 dram_eff=0.1019
bk0: 26a 502090i bk1: 126a 501144i bk2: 57a 501950i bk3: 76a 501914i bk4: 36a 502416i bk5: 124a 500427i bk6: 113a 500408i bk7: 83a 500846i bk8: 60a 501396i bk9: 115a 501129i bk10: 51a 502160i bk11: 15a 502335i bk12: 72a 501818i bk13: 75a 501322i bk14: 94a 501013i bk15: 113a 501504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666404
Row_Buffer_Locality_read = 0.680421
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.234504
Bank_Level_Parallism_Col = 1.141410
Bank_Level_Parallism_Ready = 1.028655
write_to_read_ratio_blp_rw_average = 0.090231
GrpLevelPara = 1.100535 

BW Util details:
bwutil = 0.005396 
total_CMD = 502549 
util_bw = 2712 
Wasted_Col = 7165 
Wasted_Row = 5174 
Idle = 487498 

BW Util Bottlenecks: 
RCDc_limit = 6189 
RCDWRc_limit = 215 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1088 
rwq = 0 
CCDLc_limit_alone = 1073 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 502549 
n_nop = 500346 
Read = 1236 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 435 
n_pre = 419 
n_ref = 0 
n_req = 1268 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 854 
issued_total_col = 1356 
Row_Bus_Util =  0.001699 
CoL_Bus_Util = 0.002698 
Either_Row_CoL_Bus_Util = 0.004384 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003177 
queue_avg = 0.020358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0203582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66894, Miss = 1205, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 62082, Miss = 1631, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 70148, Miss = 2642, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 51555, Miss = 1314, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 69943, Miss = 2466, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55266, Miss = 2027, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63322, Miss = 1240, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 64110, Miss = 1274, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 74558, Miss = 1850, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 49901, Miss = 1414, Miss_rate = 0.028, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 59596, Miss = 719, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 56505, Miss = 1366, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55355, Miss = 1195, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 66686, Miss = 1604, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 53348, Miss = 1270, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60345, Miss = 2409, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 60872, Miss = 994, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 59619, Miss = 887, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 64073, Miss = 3146, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 61075, Miss = 874, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 63552, Miss = 2560, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 68949, Miss = 2132, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 63145, Miss = 1182, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 50970, Miss = 221, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1471869
L2_total_cache_misses = 37622
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18546
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8180
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1471869
icnt_total_pkts_simt_to_mem=1471869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.0973
	minimum = 5
	maximum = 522
Network latency average = 59.9592
	minimum = 5
	maximum = 522
Slowest packet = 2939663
Flit latency average = 59.9592
	minimum = 5
	maximum = 522
Slowest flit = 2939663
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0287007
	minimum = 0.0204736 (at node 37)
	maximum = 0.137357 (at node 41)
Accepted packet rate average = 0.0287007
	minimum = 0.0204736 (at node 37)
	maximum = 0.137357 (at node 41)
Injected flit rate average = 0.0287007
	minimum = 0.0204736 (at node 37)
	maximum = 0.137357 (at node 41)
Accepted flit rate average= 0.0287007
	minimum = 0.0204736 (at node 37)
	maximum = 0.137357 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 114.161 (16 samples)
	minimum = 5 (16 samples)
	maximum = 630.688 (16 samples)
Network latency average = 56.104 (16 samples)
	minimum = 5 (16 samples)
	maximum = 319.938 (16 samples)
Flit latency average = 56.104 (16 samples)
	minimum = 5 (16 samples)
	maximum = 319.938 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.090544 (16 samples)
	minimum = 0.0682124 (16 samples)
	maximum = 0.191539 (16 samples)
Accepted packet rate average = 0.090544 (16 samples)
	minimum = 0.0682124 (16 samples)
	maximum = 0.191539 (16 samples)
Injected flit rate average = 0.090544 (16 samples)
	minimum = 0.0682124 (16 samples)
	maximum = 0.191539 (16 samples)
Accepted flit rate average = 0.090544 (16 samples)
	minimum = 0.0682124 (16 samples)
	maximum = 0.191539 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 9 sec (129 sec)
gpgpu_simulation_rate = 201601 (inst/sec)
gpgpu_simulation_rate = 2208 (cycle/sec)
gpgpu_silicon_slowdown = 641757x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 10062
gpu_sim_insn = 1283661
gpu_ipc =     127.5751
gpu_tot_sim_cycle = 294918
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      92.5349
gpu_tot_issued_cta = 2176
gpu_occupancy = 33.5930% 
gpu_tot_occupancy = 67.8890% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       0.8891
partiton_level_parallism_total  =       5.0211
partiton_level_parallism_util =       3.6410
partiton_level_parallism_util_total  =       9.2433
L2_BW  =      40.3148 GB/Sec
L2_BW_total  =     227.6771 GB/Sec
gpu_total_sim_rate=205189

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1628, 1145, 1628, 1321, 1508, 1705, 1576, 1223, 1620, 1266, 1211, 1486, 1310, 1432, 1211, 1531, 1635, 1414, 1621, 1744, 1665, 1645, 1798, 1766, 1589, 1521, 1490, 1730, 1644, 1544, 1369, 1610, 1383, 1183, 1373, 1195, 1129, 1295, 909, 1591, 1084, 1173, 1237, 1129, 1207, 1415, 1525, 1360, 1106, 1425, 1369, 1117, 1294, 1348, 1314, 1348, 1094, 1358, 1217, 1282, 1304, 1050, 1116, 1193, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1573118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3193367	W0_Idle:2902544	W0_Scoreboard:8607904	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:501197	WS1:498868	WS2:500188	WS3:502600	
dual_issue_nums: WS0:25816	WS1:25710	WS2:25711	WS3:25867	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 572 
avg_icnt2mem_latency = 396 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:21066 	280 	388 	2184 	5831 	470 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	373494 	250021 	772459 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	126587 	110360 	49818 	45239 	63340 	118438 	274472 	684301 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	398138 	518638 	238544 	107573 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	73 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        13        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.460000  3.211539  2.646154  3.473684  3.818182  2.043956  2.838710  2.739130  3.923077  3.000000  2.716216  2.952381  3.585366 
dram[1]:  2.252427  2.792208  3.672131  4.323529  2.731959  2.617647  2.417476  2.513514  2.946237  2.967742  2.947368  3.037037  2.378049  2.338462  3.184211  3.000000 
dram[2]:  2.660194  3.123711  1.964602  2.654762  3.160494  3.375000  2.890244  2.820513  2.520408  3.112903  2.622222  2.672414  3.630435  2.384615  2.724138  3.508475 
dram[3]:  3.083333  3.174603  2.564516  3.196429  4.000000  4.055555  2.595745  2.421053  2.197531  2.352113  2.527273  2.701493  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.802198  2.868852  3.119403  2.725806  2.688889  3.392857  3.061224  2.506667  2.492537  2.366667  2.491525  3.166667  3.219512  3.275862  2.973684 
dram[5]:  2.677419  3.972222  3.205128  2.481482  2.865385  3.588235  2.868852  3.027778  3.238095  2.857143  2.333333  2.166667  2.448276  2.170732  3.192308  2.660000 
dram[6]:  2.674157  2.947368  3.133333  2.655172  2.952381  3.764706  2.765306  2.663043  2.545455  2.369231  2.600000  2.209302  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.656566  2.324675  3.337349  2.486486  3.032787  2.895522  2.413793  2.327869  2.416667  2.872340  2.469136  2.157143  2.787879  3.028571  2.337209  2.807692 
dram[8]:  2.296296  2.558824  7.666667  2.826087  2.333333  2.928571  2.387097  2.301887  1.875000  2.531915  3.600000  2.833333  2.604651  2.857143  2.413043  3.142857 
dram[9]:  3.555556  2.396226  2.507936  3.051282  3.437500  3.433333  2.364865  3.181818  2.666667  2.953488  3.063291  2.989011  4.421052  2.423077  3.144928  2.833333 
dram[10]:  3.560000  2.602564  3.133333  2.641026  2.352381  2.821429  2.272727  2.290323  2.065217  2.641026  2.984375  2.000000  2.273809  2.360000  2.462963  2.451613 
dram[11]:  2.363636  3.256410  4.538462  4.444445  9.000000  2.500000  2.358490  1.931818  1.935484  3.484848  7.285714  2.500000  4.277778  2.264706  2.578947  4.185185 
average row locality = 30254/10965 = 2.759143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       162       161       166       128       159       185       263        63       102       184       200        57       128 
dram[1]:       229       213       210       139       255       176       231       178       274       183       104        79       189       152       108       169 
dram[2]:       266       303       207       216       251       236       218       315       245       193       112       153       166       217       147       198 
dram[3]:       287       195       154       169        43        66       119        92       177       167       136       181        36        47        45       126 
dram[4]:       223       252       175       199       164       121       171       133       186       165       142       147       171       132        82       103 
dram[5]:       163       138       122        64       139       118       167       104        67        79        42        25        71        87       162       129 
dram[6]:       236       222       171       143       114       119       269       241       168       154        78        93        80        72       221        83 
dram[7]:       250       166       270       182       174       176       136       134       115       133       197       151       173       105       196       144 
dram[8]:       123        87        45        61        86       158       219       237        75       119        18        17       112        98       219       153 
dram[9]:       214       123       158       237       153        98       169       206        30       120       240       270        84        63       216       101 
dram[10]:       172       200       233       202       234       144       383       337        92       204       190       210       190       177       250       297 
dram[11]:        26       127        57        77        36       128       120        83        60       115        51        15        73        75        95       113 
total dram reads = 29340
bank skew: 383/15 = 25.53
chip skew: 3515/1251 = 2.81
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        58        32         0         4        31        12        19         0        48        19 
dram[2]:        25         0        54        26        20        27        76        60         8         0        24         8         4         0        43        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        16        15 
dram[6]:         8         8        53        38        38        35         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        44        65        16        28         4         8        12         0        36         4        13         8 
dram[8]:         4         0         4        16        20        22        12        21         0         0         0         0         0         8        12         4 
dram[9]:       124        16         0         4        44        18        24        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        48        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        46        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3354
min_bank_accesses = 0!
chip skew: 411/123 = 3.34
average mf latency per bank:
dram[0]:      12459     22158     17285     14361     13440     15662     19816     14453     25584     15205    169455     98869     46017     30527     32783     13977
dram[1]:      15734     14882     13178     17822     12634     16001     11092     12538     15728     22748     85904     51830     40484     63105     15500     12924
dram[2]:      13268     10320     13447     14540     12203     14077     11239     10026     20992     25148     88193     59712     35435     38235     14878     12932
dram[3]:      10126     14014     19591     15373     41225     33337     23033     27599     22535     26191     54354     45641    192861    133239     57425     21279
dram[4]:      14985     18084     20437     16210     15911     26505     13427     21281     30947     29489     60953    105656     65069     83869     20709     18921
dram[5]:      17096     23746     17926     34322     16341     17089     16372     25178     57091     45116    131198    184782    110041     65718     13289     22769
dram[6]:      14208     15436     13344     16488     19053     15553     10319     11265     65429     26703     47321     65417     55026     76149     12662     26098
dram[7]:      11225     15881      9926     13471     12918     14267     19620     17123     32156     31250     39765     29678     23446     43633     14361     17251
dram[8]:      26097     37959     44799     41923     30603     16070     12254     11408     58846     44547    323163    464342     41960     64378     10600     16679
dram[9]:       8873     21285     18345     11206     17241     21872     14538     15199     94797     28502     32412     28153     82020    141529     13957     18016
dram[10]:      20647     16631     14668     13717     11340     15844      8116      6464     46081     20511     36614     45346     50341     42304      9988     10112
dram[11]:      85058     21139     42915     34517     53570     16609     18124     33181     58134     33016    134757    448711     81374     79862     25725     23228
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=515812 n_act=880 n_pre=864 n_ref_event=93959467219616 n_req=2560 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.01062
n_activity=48531 dram_eff=0.1138
bk0: 252a 517252i bk1: 131a 518342i bk2: 143a 517847i bk3: 162a 518125i bk4: 161a 518248i bk5: 166a 517608i bk6: 128a 518711i bk7: 159a 518473i bk8: 185a 516926i bk9: 263a 516614i bk10: 63a 519317i bk11: 102a 519291i bk12: 184a 517776i bk13: 200a 517480i bk14: 57a 519264i bk15: 128a 518295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661719
Row_Buffer_Locality_read = 0.673913
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.315268
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010617 
total_CMD = 520300 
util_bw = 5524 
Wasted_Col = 14023 
Wasted_Row = 9659 
Idle = 491094 

BW Util Bottlenecks: 
RCDc_limit = 12213 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2369 
rwq = 0 
CCDLc_limit_alone = 2275 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 520300 
n_nop = 515812 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 880 
n_pre = 864 
n_ref = 93959467219616 
n_req = 2560 
total_req = 2762 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 2762 
Row_Bus_Util =  0.003352 
CoL_Bus_Util = 0.005308 
Either_Row_CoL_Bus_Util = 0.008626 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.004011 
queue_avg = 0.041555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0415549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=514894 n_act=1093 n_pre=1077 n_ref_event=0 n_req=2990 n_rd=2889 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.0125
n_activity=56069 dram_eff=0.116
bk0: 229a 516488i bk1: 213a 517317i bk2: 210a 517448i bk3: 139a 518745i bk4: 255a 516314i bk5: 176a 517628i bk6: 231a 516029i bk7: 178a 517292i bk8: 274a 516621i bk9: 183a 517745i bk10: 104a 518601i bk11: 79a 519172i bk12: 189a 517099i bk13: 152a 517839i bk14: 108a 518598i bk15: 169a 518027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638796
Row_Buffer_Locality_read = 0.651783
Row_Buffer_Locality_write = 0.267327
Bank_Level_Parallism = 1.361065
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012504 
total_CMD = 520300 
util_bw = 6506 
Wasted_Col = 16824 
Wasted_Row = 11523 
Idle = 485447 

BW Util Bottlenecks: 
RCDc_limit = 14877 
RCDWRc_limit = 513 
WTRc_limit = 1017 
RTWc_limit = 1158 
CCDLc_limit = 2845 
rwq = 0 
CCDLc_limit_alone = 2662 
WTRc_limit_alone = 908 
RTWc_limit_alone = 1084 

Commands details: 
total_CMD = 520300 
n_nop = 514894 
Read = 2889 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 1093 
n_pre = 1077 
n_ref = 0 
n_req = 2990 
total_req = 3253 

Dual Bus Interface Util: 
issued_total_row = 2170 
issued_total_col = 3253 
Row_Bus_Util =  0.004171 
CoL_Bus_Util = 0.006252 
Either_Row_CoL_Bus_Util = 0.010390 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003145 
queue_avg = 0.057446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0574457
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=513926 n_act=1281 n_pre=1265 n_ref_event=0 n_req=3550 n_rd=3443 n_rd_L2_A=0 n_write=0 n_wr_bk=411 bw_util=0.01481
n_activity=61095 dram_eff=0.1262
bk0: 266a 516353i bk1: 303a 516444i bk2: 207a 515715i bk3: 216a 516691i bk4: 251a 516841i bk5: 236a 517061i bk6: 218a 516702i bk7: 315a 515144i bk8: 245a 516178i bk9: 193a 517622i bk10: 112a 518272i bk11: 153a 518035i bk12: 166a 518514i bk13: 217a 516780i bk14: 147a 517786i bk15: 198a 517926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643380
Row_Buffer_Locality_read = 0.654662
Row_Buffer_Locality_write = 0.280374
Bank_Level_Parallism = 1.459434
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.058839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014815 
total_CMD = 520300 
util_bw = 7708 
Wasted_Col = 19005 
Wasted_Row = 12340 
Idle = 481247 

BW Util Bottlenecks: 
RCDc_limit = 17273 
RCDWRc_limit = 517 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3469 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 520300 
n_nop = 513926 
Read = 3443 
Write = 0 
L2_Alloc = 0 
L2_WB = 411 
n_act = 1281 
n_pre = 1265 
n_ref = 0 
n_req = 3550 
total_req = 3854 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 3854 
Row_Bus_Util =  0.004893 
CoL_Bus_Util = 0.007407 
Either_Row_CoL_Bus_Util = 0.012251 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.004079 
queue_avg = 0.068111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0681107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=516566 n_act=761 n_pre=745 n_ref_event=0 n_req=2093 n_rd=2040 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.008603
n_activity=43244 dram_eff=0.1035
bk0: 287a 516575i bk1: 195a 517753i bk2: 154a 517894i bk3: 169a 517879i bk4: 43a 519656i bk5: 66a 519497i bk6: 119a 518449i bk7: 92a 518915i bk8: 177a 517388i bk9: 167a 517639i bk10: 136a 518040i bk11: 181a 517758i bk12: 36a 519702i bk13: 47a 519714i bk14: 45a 520086i bk15: 126a 518645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643574
Row_Buffer_Locality_read = 0.654412
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.231675
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008603 
total_CMD = 520300 
util_bw = 4476 
Wasted_Col = 12329 
Wasted_Row = 9008 
Idle = 494487 

BW Util Bottlenecks: 
RCDc_limit = 10890 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1826 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 520300 
n_nop = 516566 
Read = 2040 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 761 
n_pre = 745 
n_ref = 0 
n_req = 2093 
total_req = 2238 

Dual Bus Interface Util: 
issued_total_row = 1506 
issued_total_col = 2238 
Row_Bus_Util =  0.002894 
CoL_Bus_Util = 0.004301 
Either_Row_CoL_Bus_Util = 0.007177 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002678 
queue_avg = 0.034053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0340534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=515529 n_act=959 n_pre=943 n_ref_event=0 n_req=2650 n_rd=2566 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.0111
n_activity=50264 dram_eff=0.1149
bk0: 223a 516981i bk1: 252a 516670i bk2: 175a 517916i bk3: 199a 517474i bk4: 164a 517818i bk5: 121a 518551i bk6: 171a 517904i bk7: 133a 518200i bk8: 186a 517448i bk9: 165a 517582i bk10: 142a 517985i bk11: 147a 518032i bk12: 171a 518092i bk13: 132a 518600i bk14: 82a 519057i bk15: 103a 518584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643774
Row_Buffer_Locality_read = 0.654716
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.324730
Bank_Level_Parallism_Col = 1.189189
Bank_Level_Parallism_Ready = 1.030584
write_to_read_ratio_blp_rw_average = 0.094527
GrpLevelPara = 1.150830 

BW Util details:
bwutil = 0.011101 
total_CMD = 520300 
util_bw = 5776 
Wasted_Col = 15034 
Wasted_Row = 10191 
Idle = 489299 

BW Util Bottlenecks: 
RCDc_limit = 13259 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 2419 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 520300 
n_nop = 515529 
Read = 2566 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 959 
n_pre = 943 
n_ref = 0 
n_req = 2650 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 1902 
issued_total_col = 2888 
Row_Bus_Util =  0.003656 
CoL_Bus_Util = 0.005551 
Either_Row_CoL_Bus_Util = 0.009170 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.003982 
queue_avg = 0.044713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0447127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=517214 n_act=612 n_pre=596 n_ref_event=0 n_req=1731 n_rd=1677 n_rd_L2_A=0 n_write=0 n_wr_bk=207 bw_util=0.007242
n_activity=35357 dram_eff=0.1066
bk0: 163a 517925i bk1: 138a 518781i bk2: 122a 518734i bk3: 64a 519193i bk4: 139a 518266i bk5: 118a 518923i bk6: 167a 517822i bk7: 104a 518830i bk8: 67a 519425i bk9: 79a 519169i bk10: 42a 519624i bk11: 25a 519870i bk12: 71a 519245i bk13: 87a 518745i bk14: 162a 518167i bk15: 129a 518409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654535
Row_Buffer_Locality_read = 0.669648
Row_Buffer_Locality_write = 0.185185
Bank_Level_Parallism = 1.239908
Bank_Level_Parallism_Col = 1.136084
Bank_Level_Parallism_Ready = 1.021086
write_to_read_ratio_blp_rw_average = 0.097983
GrpLevelPara = 1.108283 

BW Util details:
bwutil = 0.007242 
total_CMD = 520300 
util_bw = 3768 
Wasted_Col = 10016 
Wasted_Row = 7057 
Idle = 499459 

BW Util Bottlenecks: 
RCDc_limit = 8542 
RCDWRc_limit = 331 
WTRc_limit = 476 
RTWc_limit = 582 
CCDLc_limit = 1552 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 425 
RTWc_limit_alone = 563 

Commands details: 
total_CMD = 520300 
n_nop = 517214 
Read = 1677 
Write = 0 
L2_Alloc = 0 
L2_WB = 207 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 1731 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 1884 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.003621 
Either_Row_CoL_Bus_Util = 0.005931 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001944 
queue_avg = 0.026335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0263348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=515725 n_act=936 n_pre=920 n_ref_event=0 n_req=2538 n_rd=2464 n_rd_L2_A=0 n_write=0 n_wr_bk=272 bw_util=0.01052
n_activity=50961 dram_eff=0.1074
bk0: 236a 517111i bk1: 222a 517323i bk2: 171a 517627i bk3: 143a 517769i bk4: 114a 518509i bk5: 119a 518867i bk6: 269a 516660i bk7: 241a 516749i bk8: 168a 517601i bk9: 154a 517612i bk10: 78a 519012i bk11: 93a 518637i bk12: 80a 519037i bk13: 72a 519543i bk14: 221a 517429i bk15: 83a 518643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636328
Row_Buffer_Locality_read = 0.650568
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.293069
Bank_Level_Parallism_Col = 1.166454
Bank_Level_Parallism_Ready = 1.027203
write_to_read_ratio_blp_rw_average = 0.087616
GrpLevelPara = 1.132218 

BW Util details:
bwutil = 0.010517 
total_CMD = 520300 
util_bw = 5472 
Wasted_Col = 14624 
Wasted_Row = 10714 
Idle = 489490 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 448 
WTRc_limit = 605 
RTWc_limit = 790 
CCDLc_limit = 2161 
rwq = 0 
CCDLc_limit_alone = 2102 
WTRc_limit_alone = 587 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 520300 
n_nop = 515725 
Read = 2464 
Write = 0 
L2_Alloc = 0 
L2_WB = 272 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2538 
total_req = 2736 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2736 
Row_Bus_Util =  0.003567 
CoL_Bus_Util = 0.005259 
Either_Row_CoL_Bus_Util = 0.008793 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003716 
queue_avg = 0.041616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0416164
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=515115 n_act=1079 n_pre=1063 n_ref_event=0 n_req=2803 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=367 bw_util=0.0118
n_activity=55237 dram_eff=0.1111
bk0: 250a 516298i bk1: 166a 517151i bk2: 270a 516894i bk3: 182a 517401i bk4: 174a 517687i bk5: 176a 517224i bk6: 136a 518038i bk7: 134a 517881i bk8: 115a 518435i bk9: 133a 518425i bk10: 197a 517211i bk11: 151a 517693i bk12: 173a 517327i bk13: 105a 518886i bk14: 196a 517033i bk15: 144a 518180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620050
Row_Buffer_Locality_read = 0.634345
Row_Buffer_Locality_write = 0.237624
Bank_Level_Parallism = 1.344033
Bank_Level_Parallism_Col = 1.206893
Bank_Level_Parallism_Ready = 1.046941
write_to_read_ratio_blp_rw_average = 0.099949
GrpLevelPara = 1.152843 

BW Util details:
bwutil = 0.011797 
total_CMD = 520300 
util_bw = 6138 
Wasted_Col = 16687 
Wasted_Row = 11650 
Idle = 485825 

BW Util Bottlenecks: 
RCDc_limit = 14837 
RCDWRc_limit = 556 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2648 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 520300 
n_nop = 515115 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 367 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 2803 
total_req = 3069 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 3069 
Row_Bus_Util =  0.004117 
CoL_Bus_Util = 0.005899 
Either_Row_CoL_Bus_Util = 0.009965 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.005014 
queue_avg = 0.053782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0537824
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=516896 n_act=741 n_pre=725 n_ref_event=0 n_req=1860 n_rd=1827 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.007496
n_activity=40782 dram_eff=0.09563
bk0: 123a 518197i bk1: 87a 518941i bk2: 45a 520013i bk3: 61a 519395i bk4: 86a 518840i bk5: 158a 518209i bk6: 219a 516888i bk7: 237a 516247i bk8: 75a 518661i bk9: 119a 518455i bk10: 18a 520052i bk11: 17a 520114i bk12: 112a 518712i bk13: 98a 518845i bk14: 219a 516933i bk15: 153a 518309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608602
Row_Buffer_Locality_read = 0.616858
Row_Buffer_Locality_write = 0.151515
Bank_Level_Parallism = 1.249925
Bank_Level_Parallism_Col = 1.131082
Bank_Level_Parallism_Ready = 1.026504
write_to_read_ratio_blp_rw_average = 0.050162
GrpLevelPara = 1.109306 

BW Util details:
bwutil = 0.007496 
total_CMD = 520300 
util_bw = 3900 
Wasted_Col = 11683 
Wasted_Row = 8629 
Idle = 496088 

BW Util Bottlenecks: 
RCDc_limit = 10779 
RCDWRc_limit = 222 
WTRc_limit = 448 
RTWc_limit = 335 
CCDLc_limit = 1483 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 423 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 520300 
n_nop = 516896 
Read = 1827 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 1860 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 1950 
Row_Bus_Util =  0.002818 
CoL_Bus_Util = 0.003748 
Either_Row_CoL_Bus_Util = 0.006542 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003525 
queue_avg = 0.030648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0306477
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=515807 n_act=872 n_pre=856 n_ref_event=0 n_req=2571 n_rd=2482 n_rd_L2_A=0 n_write=0 n_wr_bk=306 bw_util=0.01072
n_activity=49187 dram_eff=0.1134
bk0: 214a 516828i bk1: 123a 518235i bk2: 158a 517926i bk3: 237a 517168i bk4: 153a 517909i bk5: 98a 518961i bk6: 169a 517500i bk7: 206a 517652i bk8: 30a 519760i bk9: 120a 518658i bk10: 240a 517185i bk11: 270a 516735i bk12: 84a 519379i bk13: 63a 519326i bk14: 216a 517730i bk15: 101a 518949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665889
Row_Buffer_Locality_read = 0.673650
Row_Buffer_Locality_write = 0.449438
Bank_Level_Parallism = 1.300167
Bank_Level_Parallism_Col = 1.172037
Bank_Level_Parallism_Ready = 1.026738
write_to_read_ratio_blp_rw_average = 0.107028
GrpLevelPara = 1.136701 

BW Util details:
bwutil = 0.010717 
total_CMD = 520300 
util_bw = 5576 
Wasted_Col = 14112 
Wasted_Row = 9656 
Idle = 490956 

BW Util Bottlenecks: 
RCDc_limit = 12220 
RCDWRc_limit = 368 
WTRc_limit = 713 
RTWc_limit = 1096 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2330 
WTRc_limit_alone = 676 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 520300 
n_nop = 515807 
Read = 2482 
Write = 0 
L2_Alloc = 0 
L2_WB = 306 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 2571 
total_req = 2788 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 2788 
Row_Bus_Util =  0.003321 
CoL_Bus_Util = 0.005358 
Either_Row_CoL_Bus_Util = 0.008635 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005119 
queue_avg = 0.045485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0454853
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=513520 n_act=1471 n_pre=1455 n_ref_event=0 n_req=3624 n_rd=3515 n_rd_L2_A=0 n_write=0 n_wr_bk=382 bw_util=0.01498
n_activity=68383 dram_eff=0.114
bk0: 172a 517913i bk1: 200a 517225i bk2: 233a 517361i bk3: 202a 517277i bk4: 234a 516177i bk5: 144a 517748i bk6: 383a 513509i bk7: 337a 514021i bk8: 92a 518381i bk9: 204a 517110i bk10: 190a 517629i bk11: 210a 516254i bk12: 190a 517065i bk13: 177a 517290i bk14: 250a 515721i bk15: 297a 515326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597682
Row_Buffer_Locality_read = 0.611380
Row_Buffer_Locality_write = 0.155963
Bank_Level_Parallism = 1.454934
Bank_Level_Parallism_Col = 1.255694
Bank_Level_Parallism_Ready = 1.055822
write_to_read_ratio_blp_rw_average = 0.085923
GrpLevelPara = 1.192024 

BW Util details:
bwutil = 0.014980 
total_CMD = 520300 
util_bw = 7794 
Wasted_Col = 21516 
Wasted_Row = 14021 
Idle = 476969 

BW Util Bottlenecks: 
RCDc_limit = 19903 
RCDWRc_limit = 698 
WTRc_limit = 1499 
RTWc_limit = 1426 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3147 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1346 

Commands details: 
total_CMD = 520300 
n_nop = 513520 
Read = 3515 
Write = 0 
L2_Alloc = 0 
L2_WB = 382 
n_act = 1471 
n_pre = 1455 
n_ref = 0 
n_req = 3624 
total_req = 3897 

Dual Bus Interface Util: 
issued_total_row = 2926 
issued_total_col = 3897 
Row_Bus_Util =  0.005624 
CoL_Bus_Util = 0.007490 
Either_Row_CoL_Bus_Util = 0.013031 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.006342 
queue_avg = 0.070432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0704324
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=520300 n_nop=518060 n_act=444 n_pre=428 n_ref_event=0 n_req=1284 n_rd=1251 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.005285
n_activity=27240 dram_eff=0.101
bk0: 26a 519841i bk1: 127a 518863i bk2: 57a 519701i bk3: 77a 519634i bk4: 36a 520170i bk5: 128a 518108i bk6: 120a 518057i bk7: 83a 518592i bk8: 60a 519144i bk9: 115a 518878i bk10: 51a 519910i bk11: 15a 520087i bk12: 73a 519537i bk13: 75a 519073i bk14: 95a 518731i bk15: 113a 519254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663551
Row_Buffer_Locality_read = 0.677858
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.230062
Bank_Level_Parallism_Col = 1.138849
Bank_Level_Parallism_Ready = 1.028261
write_to_read_ratio_blp_rw_average = 0.090945
GrpLevelPara = 1.098714 

BW Util details:
bwutil = 0.005285 
total_CMD = 520300 
util_bw = 2750 
Wasted_Col = 7312 
Wasted_Row = 5309 
Idle = 504929 

BW Util Bottlenecks: 
RCDc_limit = 6317 
RCDWRc_limit = 224 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1098 
rwq = 0 
CCDLc_limit_alone = 1083 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 520300 
n_nop = 518060 
Read = 1251 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 1284 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 1375 
Row_Bus_Util =  0.001676 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.004305 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003125 
queue_avg = 0.019742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0197425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67288, Miss = 1212, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 62427, Miss = 1639, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 70518, Miss = 2656, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 51858, Miss = 1322, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 70291, Miss = 2494, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55603, Miss = 2058, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63698, Miss = 1253, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 64534, Miss = 1284, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 75028, Miss = 1879, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 50193, Miss = 1432, Miss_rate = 0.029, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 59932, Miss = 724, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 56872, Miss = 1386, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55722, Miss = 1212, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 67105, Miss = 1614, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 53759, Miss = 1298, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60669, Miss = 2433, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 61257, Miss = 1000, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 59952, Miss = 892, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 64479, Miss = 3164, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 61459, Miss = 884, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 63980, Miss = 2575, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 69370, Miss = 2151, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 63543, Miss = 1194, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 51278, Miss = 224, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1480815
L2_total_cache_misses = 37980
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1153609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18811
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.204
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1480815
icnt_total_pkts_simt_to_mem=1480815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.87631
	minimum = 5
	maximum = 38
Network latency average = 5.87631
	minimum = 5
	maximum = 38
Slowest packet = 2945987
Flit latency average = 5.87631
	minimum = 5
	maximum = 38
Slowest flit = 2945987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341957
	minimum = 0.0237527 (at node 0)
	maximum = 0.0467104 (at node 36)
Accepted packet rate average = 0.0341957
	minimum = 0.0237527 (at node 0)
	maximum = 0.0467104 (at node 36)
Injected flit rate average = 0.0341957
	minimum = 0.0237527 (at node 0)
	maximum = 0.0467104 (at node 36)
Accepted flit rate average= 0.0341957
	minimum = 0.0237527 (at node 0)
	maximum = 0.0467104 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 107.792 (17 samples)
	minimum = 5 (17 samples)
	maximum = 595.824 (17 samples)
Network latency average = 53.1494 (17 samples)
	minimum = 5 (17 samples)
	maximum = 303.353 (17 samples)
Flit latency average = 53.1494 (17 samples)
	minimum = 5 (17 samples)
	maximum = 303.353 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0872294 (17 samples)
	minimum = 0.0655971 (17 samples)
	maximum = 0.183019 (17 samples)
Accepted packet rate average = 0.0872294 (17 samples)
	minimum = 0.0655971 (17 samples)
	maximum = 0.183019 (17 samples)
Injected flit rate average = 0.0872294 (17 samples)
	minimum = 0.0655971 (17 samples)
	maximum = 0.183019 (17 samples)
Accepted flit rate average = 0.0872294 (17 samples)
	minimum = 0.0655971 (17 samples)
	maximum = 0.183019 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 205189 (inst/sec)
gpgpu_simulation_rate = 2217 (cycle/sec)
gpgpu_silicon_slowdown = 639152x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 5961
gpu_sim_insn = 1114172
gpu_ipc =     186.9102
gpu_tot_sim_cycle = 300879
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      94.4047
gpu_tot_issued_cta = 2304
gpu_occupancy = 73.8733% 
gpu_tot_occupancy = 67.9172% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       0.3476
partiton_level_parallism_total  =       4.9285
partiton_level_parallism_util =       5.8366
partiton_level_parallism_util_total  =       9.2357
L2_BW  =      15.7612 GB/Sec
L2_BW_total  =     223.4786 GB/Sec
gpu_total_sim_rate=210402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1647, 1164, 1647, 1340, 1527, 1724, 1595, 1242, 1639, 1285, 1230, 1505, 1329, 1451, 1230, 1550, 1654, 1433, 1640, 1763, 1684, 1664, 1817, 1785, 1608, 1540, 1509, 1749, 1663, 1563, 1388, 1629, 1402, 1202, 1392, 1214, 1148, 1314, 928, 1610, 1103, 1192, 1256, 1148, 1226, 1434, 1544, 1379, 1125, 1444, 1388, 1136, 1313, 1367, 1333, 1367, 1113, 1377, 1236, 1301, 1323, 1069, 1135, 1212, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1573118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3212763	W0_Idle:2906235	W0_Scoreboard:8629658	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:509433	WS1:507113	WS2:508400	WS3:510807	
dual_issue_nums: WS0:26317	WS1:26212	WS2:26213	WS3:26377	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 571 
avg_icnt2mem_latency = 395 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:21066 	280 	388 	2184 	5831 	470 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375566 	250021 	772459 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	127613 	111169 	50055 	45239 	63340 	118438 	274472 	684301 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	400210 	518638 	238544 	107573 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	224 	73 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        13        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.460000  3.211539  2.646154  3.473684  3.818182  2.043956  2.838710  2.739130  3.923077  3.000000  2.716216  2.952381  3.585366 
dram[1]:  2.252427  2.792208  3.672131  4.323529  2.731959  2.617647  2.417476  2.513514  2.946237  2.967742  2.947368  3.037037  2.378049  2.338462  3.184211  3.000000 
dram[2]:  2.660194  3.123711  1.964602  2.654762  3.160494  3.375000  2.890244  2.820513  2.520408  3.112903  2.622222  2.672414  3.630435  2.384615  2.724138  3.508475 
dram[3]:  3.083333  3.174603  2.564516  3.196429  4.000000  4.055555  2.595745  2.421053  2.197531  2.352113  2.527273  2.701493  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.802198  2.868852  3.119403  2.725806  2.688889  3.392857  3.061224  2.506667  2.492537  2.366667  2.491525  3.166667  3.219512  3.275862  2.973684 
dram[5]:  2.677419  3.972222  3.205128  2.481482  2.865385  3.588235  2.868852  3.027778  3.238095  2.857143  2.333333  2.166667  2.448276  2.170732  3.192308  2.660000 
dram[6]:  2.674157  2.947368  3.133333  2.655172  2.952381  3.764706  2.765306  2.663043  2.545455  2.369231  2.600000  2.209302  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.656566  2.324675  3.337349  2.486486  3.032787  2.895522  2.413793  2.327869  2.416667  2.872340  2.469136  2.157143  2.787879  3.028571  2.337209  2.807692 
dram[8]:  2.296296  2.558824  7.666667  2.826087  2.333333  2.928571  2.387097  2.301887  1.875000  2.531915  3.600000  2.833333  2.604651  2.857143  2.413043  3.142857 
dram[9]:  3.555556  2.396226  2.507936  3.051282  3.437500  3.433333  2.364865  3.181818  2.666667  2.953488  3.063291  2.989011  4.421052  2.423077  3.144928  2.833333 
dram[10]:  3.560000  2.602564  3.133333  2.641026  2.352381  2.821429  2.272727  2.290323  2.065217  2.641026  2.984375  2.000000  2.273809  2.360000  2.462963  2.451613 
dram[11]:  2.363636  3.256410  4.538462  4.444445  9.000000  2.500000  2.358490  1.931818  1.935484  3.484848  7.285714  2.500000  4.277778  2.264706  2.578947  4.185185 
average row locality = 30254/10965 = 2.759143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       162       161       166       128       159       185       263        63       102       184       200        57       128 
dram[1]:       229       213       210       139       255       176       231       178       274       183       104        79       189       152       108       169 
dram[2]:       266       303       207       216       251       236       218       315       245       193       112       153       166       217       147       198 
dram[3]:       287       195       154       169        43        66       119        92       177       167       136       181        36        47        45       126 
dram[4]:       223       252       175       199       164       121       171       133       186       165       142       147       171       132        82       103 
dram[5]:       163       138       122        64       139       118       167       104        67        79        42        25        71        87       162       129 
dram[6]:       236       222       171       143       114       119       269       241       168       154        78        93        80        72       221        83 
dram[7]:       250       166       270       182       174       176       136       134       115       133       197       151       173       105       196       144 
dram[8]:       123        87        45        61        86       158       219       237        75       119        18        17       112        98       219       153 
dram[9]:       214       123       158       237       153        98       169       206        30       120       240       270        84        63       216       101 
dram[10]:       172       200       233       202       234       144       383       337        92       204       190       210       190       177       250       297 
dram[11]:        26       127        57        77        36       128       120        83        60       115        51        15        73        75        95       113 
total dram reads = 29340
bank skew: 383/15 = 25.53
chip skew: 3515/1251 = 2.81
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        58        32         0         4        31        12        19         0        48        19 
dram[2]:        25         0        54        26        20        27        76        60         8         0        24         8         4         0        43        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        16        15 
dram[6]:         8         8        53        38        38        35         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        44        65        16        28         4         8        12         0        36         4        13         8 
dram[8]:         4         0         4        16        20        22        12        21         0         0         0         0         0         8        12         4 
dram[9]:       124        16         0         4        44        18        24        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        48        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        46        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3354
min_bank_accesses = 0!
chip skew: 411/123 = 3.34
average mf latency per bank:
dram[0]:      12459     22158     17285     14361     13440     15662     19816     14454     25643     15237    169490     98887     46017     30527     32783     13977
dram[1]:      15734     14882     13178     17822     12634     16001     11092     12538     15756     22790     85925     51880     40484     63106     15500     12924
dram[2]:      13268     10320     13447     14540     12203     14077     11239     10026     21022     25197     88225     59726     35435     38235     14878     12932
dram[3]:      10126     14014     19591     15373     41225     33338     23033     27599     22582     26241     54379     45656    192861    133239     57425     21279
dram[4]:      14985     18084     20437     16210     15911     26505     13427     21281     30988     29541     60973    105678     65069     83869     20709     18921
dram[5]:      17096     23746     17926     34322     16341     17089     16373     25179     57223     45216    131254    184898    110043     65718     13289     22769
dram[6]:      14208     15436     13344     16488     19053     15553     10319     11265     65490     26761     47335     65433     55026     76149     12662     26098
dram[7]:      11225     15881      9926     13471     12918     14267     19620     17123     32226     31317     39795     29692     23446     43633     14361     17251
dram[8]:      26097     37959     44799     41923     30603     16070     12254     11408     58979     44673    323260    464440     41962     64378     10600     16679
dram[9]:       8873     21285     18345     11206     17241     21872     14538     15199     95017     28555     32422     28169     82020    141529     13957     18016
dram[10]:      20647     16631     14668     13717     11340     15844      8117      6464     46186     20547     36628     45369     50341     42304      9988     10112
dram[11]:      85058     21139     42915     34517     53570     16609     18124     33181     58254     33075    134823    448906     81374     79862     25725     23228
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=526328 n_act=880 n_pre=864 n_ref_event=93959467219616 n_req=2560 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.01041
n_activity=48531 dram_eff=0.1138
bk0: 252a 527768i bk1: 131a 528858i bk2: 143a 528363i bk3: 162a 528641i bk4: 161a 528764i bk5: 166a 528124i bk6: 128a 529227i bk7: 159a 528989i bk8: 185a 527442i bk9: 263a 527130i bk10: 63a 529833i bk11: 102a 529807i bk12: 184a 528292i bk13: 200a 527996i bk14: 57a 529780i bk15: 128a 528811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661719
Row_Buffer_Locality_read = 0.673913
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.315268
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010407 
total_CMD = 530816 
util_bw = 5524 
Wasted_Col = 14023 
Wasted_Row = 9659 
Idle = 501610 

BW Util Bottlenecks: 
RCDc_limit = 12213 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2369 
rwq = 0 
CCDLc_limit_alone = 2275 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 530816 
n_nop = 526328 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 880 
n_pre = 864 
n_ref = 93959467219616 
n_req = 2560 
total_req = 2762 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 2762 
Row_Bus_Util =  0.003286 
CoL_Bus_Util = 0.005203 
Either_Row_CoL_Bus_Util = 0.008455 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004011 
queue_avg = 0.040732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0407316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=525410 n_act=1093 n_pre=1077 n_ref_event=0 n_req=2990 n_rd=2889 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.01226
n_activity=56069 dram_eff=0.116
bk0: 229a 527004i bk1: 213a 527833i bk2: 210a 527964i bk3: 139a 529261i bk4: 255a 526830i bk5: 176a 528144i bk6: 231a 526545i bk7: 178a 527808i bk8: 274a 527137i bk9: 183a 528261i bk10: 104a 529117i bk11: 79a 529688i bk12: 189a 527615i bk13: 152a 528355i bk14: 108a 529114i bk15: 169a 528543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638796
Row_Buffer_Locality_read = 0.651783
Row_Buffer_Locality_write = 0.267327
Bank_Level_Parallism = 1.361065
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.036009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012257 
total_CMD = 530816 
util_bw = 6506 
Wasted_Col = 16824 
Wasted_Row = 11523 
Idle = 495963 

BW Util Bottlenecks: 
RCDc_limit = 14877 
RCDWRc_limit = 513 
WTRc_limit = 1017 
RTWc_limit = 1158 
CCDLc_limit = 2845 
rwq = 0 
CCDLc_limit_alone = 2662 
WTRc_limit_alone = 908 
RTWc_limit_alone = 1084 

Commands details: 
total_CMD = 530816 
n_nop = 525410 
Read = 2889 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 1093 
n_pre = 1077 
n_ref = 0 
n_req = 2990 
total_req = 3253 

Dual Bus Interface Util: 
issued_total_row = 2170 
issued_total_col = 3253 
Row_Bus_Util =  0.004088 
CoL_Bus_Util = 0.006128 
Either_Row_CoL_Bus_Util = 0.010184 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003145 
queue_avg = 0.056308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0563076
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=524442 n_act=1281 n_pre=1265 n_ref_event=0 n_req=3550 n_rd=3443 n_rd_L2_A=0 n_write=0 n_wr_bk=411 bw_util=0.01452
n_activity=61095 dram_eff=0.1262
bk0: 266a 526869i bk1: 303a 526960i bk2: 207a 526231i bk3: 216a 527207i bk4: 251a 527357i bk5: 236a 527577i bk6: 218a 527218i bk7: 315a 525660i bk8: 245a 526694i bk9: 193a 528138i bk10: 112a 528788i bk11: 153a 528551i bk12: 166a 529030i bk13: 217a 527296i bk14: 147a 528302i bk15: 198a 528442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643380
Row_Buffer_Locality_read = 0.654662
Row_Buffer_Locality_write = 0.280374
Bank_Level_Parallism = 1.459434
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.058839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014521 
total_CMD = 530816 
util_bw = 7708 
Wasted_Col = 19005 
Wasted_Row = 12340 
Idle = 491763 

BW Util Bottlenecks: 
RCDc_limit = 17273 
RCDWRc_limit = 517 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3469 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 530816 
n_nop = 524442 
Read = 3443 
Write = 0 
L2_Alloc = 0 
L2_WB = 411 
n_act = 1281 
n_pre = 1265 
n_ref = 0 
n_req = 3550 
total_req = 3854 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 3854 
Row_Bus_Util =  0.004796 
CoL_Bus_Util = 0.007261 
Either_Row_CoL_Bus_Util = 0.012008 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.004079 
queue_avg = 0.066761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0667614
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=527082 n_act=761 n_pre=745 n_ref_event=0 n_req=2093 n_rd=2040 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.008432
n_activity=43244 dram_eff=0.1035
bk0: 287a 527091i bk1: 195a 528269i bk2: 154a 528410i bk3: 169a 528395i bk4: 43a 530172i bk5: 66a 530013i bk6: 119a 528965i bk7: 92a 529431i bk8: 177a 527904i bk9: 167a 528155i bk10: 136a 528556i bk11: 181a 528274i bk12: 36a 530218i bk13: 47a 530230i bk14: 45a 530602i bk15: 126a 529161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643574
Row_Buffer_Locality_read = 0.654412
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.231675
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008432 
total_CMD = 530816 
util_bw = 4476 
Wasted_Col = 12329 
Wasted_Row = 9008 
Idle = 505003 

BW Util Bottlenecks: 
RCDc_limit = 10890 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1826 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 530816 
n_nop = 527082 
Read = 2040 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 761 
n_pre = 745 
n_ref = 0 
n_req = 2093 
total_req = 2238 

Dual Bus Interface Util: 
issued_total_row = 1506 
issued_total_col = 2238 
Row_Bus_Util =  0.002837 
CoL_Bus_Util = 0.004216 
Either_Row_CoL_Bus_Util = 0.007034 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002678 
queue_avg = 0.033379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0333788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=526045 n_act=959 n_pre=943 n_ref_event=0 n_req=2650 n_rd=2566 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.01088
n_activity=50264 dram_eff=0.1149
bk0: 223a 527497i bk1: 252a 527186i bk2: 175a 528432i bk3: 199a 527990i bk4: 164a 528334i bk5: 121a 529067i bk6: 171a 528420i bk7: 133a 528716i bk8: 186a 527964i bk9: 165a 528098i bk10: 142a 528501i bk11: 147a 528548i bk12: 171a 528608i bk13: 132a 529116i bk14: 82a 529573i bk15: 103a 529100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643774
Row_Buffer_Locality_read = 0.654716
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.324730
Bank_Level_Parallism_Col = 1.189189
Bank_Level_Parallism_Ready = 1.030584
write_to_read_ratio_blp_rw_average = 0.094527
GrpLevelPara = 1.150830 

BW Util details:
bwutil = 0.010881 
total_CMD = 530816 
util_bw = 5776 
Wasted_Col = 15034 
Wasted_Row = 10191 
Idle = 499815 

BW Util Bottlenecks: 
RCDc_limit = 13259 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 2419 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 530816 
n_nop = 526045 
Read = 2566 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 959 
n_pre = 943 
n_ref = 0 
n_req = 2650 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 1902 
issued_total_col = 2888 
Row_Bus_Util =  0.003583 
CoL_Bus_Util = 0.005441 
Either_Row_CoL_Bus_Util = 0.008988 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003982 
queue_avg = 0.043827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0438269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=527730 n_act=612 n_pre=596 n_ref_event=0 n_req=1731 n_rd=1677 n_rd_L2_A=0 n_write=0 n_wr_bk=207 bw_util=0.007099
n_activity=35357 dram_eff=0.1066
bk0: 163a 528441i bk1: 138a 529297i bk2: 122a 529250i bk3: 64a 529709i bk4: 139a 528782i bk5: 118a 529439i bk6: 167a 528338i bk7: 104a 529346i bk8: 67a 529941i bk9: 79a 529685i bk10: 42a 530140i bk11: 25a 530386i bk12: 71a 529761i bk13: 87a 529261i bk14: 162a 528683i bk15: 129a 528925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654535
Row_Buffer_Locality_read = 0.669648
Row_Buffer_Locality_write = 0.185185
Bank_Level_Parallism = 1.239908
Bank_Level_Parallism_Col = 1.136084
Bank_Level_Parallism_Ready = 1.021086
write_to_read_ratio_blp_rw_average = 0.097983
GrpLevelPara = 1.108283 

BW Util details:
bwutil = 0.007099 
total_CMD = 530816 
util_bw = 3768 
Wasted_Col = 10016 
Wasted_Row = 7057 
Idle = 509975 

BW Util Bottlenecks: 
RCDc_limit = 8542 
RCDWRc_limit = 331 
WTRc_limit = 476 
RTWc_limit = 582 
CCDLc_limit = 1552 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 425 
RTWc_limit_alone = 563 

Commands details: 
total_CMD = 530816 
n_nop = 527730 
Read = 1677 
Write = 0 
L2_Alloc = 0 
L2_WB = 207 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 1731 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 1884 
Row_Bus_Util =  0.002276 
CoL_Bus_Util = 0.003549 
Either_Row_CoL_Bus_Util = 0.005814 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001944 
queue_avg = 0.025813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0258131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=526241 n_act=936 n_pre=920 n_ref_event=0 n_req=2538 n_rd=2464 n_rd_L2_A=0 n_write=0 n_wr_bk=272 bw_util=0.01031
n_activity=50961 dram_eff=0.1074
bk0: 236a 527627i bk1: 222a 527839i bk2: 171a 528143i bk3: 143a 528285i bk4: 114a 529025i bk5: 119a 529383i bk6: 269a 527176i bk7: 241a 527265i bk8: 168a 528117i bk9: 154a 528128i bk10: 78a 529528i bk11: 93a 529153i bk12: 80a 529553i bk13: 72a 530059i bk14: 221a 527945i bk15: 83a 529159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636328
Row_Buffer_Locality_read = 0.650568
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.293069
Bank_Level_Parallism_Col = 1.166454
Bank_Level_Parallism_Ready = 1.027203
write_to_read_ratio_blp_rw_average = 0.087616
GrpLevelPara = 1.132218 

BW Util details:
bwutil = 0.010309 
total_CMD = 530816 
util_bw = 5472 
Wasted_Col = 14624 
Wasted_Row = 10714 
Idle = 500006 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 448 
WTRc_limit = 605 
RTWc_limit = 790 
CCDLc_limit = 2161 
rwq = 0 
CCDLc_limit_alone = 2102 
WTRc_limit_alone = 587 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 530816 
n_nop = 526241 
Read = 2464 
Write = 0 
L2_Alloc = 0 
L2_WB = 272 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2538 
total_req = 2736 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2736 
Row_Bus_Util =  0.003497 
CoL_Bus_Util = 0.005154 
Either_Row_CoL_Bus_Util = 0.008619 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003716 
queue_avg = 0.040792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0407919
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=525631 n_act=1079 n_pre=1063 n_ref_event=0 n_req=2803 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=367 bw_util=0.01156
n_activity=55237 dram_eff=0.1111
bk0: 250a 526814i bk1: 166a 527667i bk2: 270a 527410i bk3: 182a 527917i bk4: 174a 528203i bk5: 176a 527740i bk6: 136a 528554i bk7: 134a 528397i bk8: 115a 528951i bk9: 133a 528941i bk10: 197a 527727i bk11: 151a 528209i bk12: 173a 527843i bk13: 105a 529402i bk14: 196a 527549i bk15: 144a 528696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620050
Row_Buffer_Locality_read = 0.634345
Row_Buffer_Locality_write = 0.237624
Bank_Level_Parallism = 1.344033
Bank_Level_Parallism_Col = 1.206893
Bank_Level_Parallism_Ready = 1.046941
write_to_read_ratio_blp_rw_average = 0.099949
GrpLevelPara = 1.152843 

BW Util details:
bwutil = 0.011563 
total_CMD = 530816 
util_bw = 6138 
Wasted_Col = 16687 
Wasted_Row = 11650 
Idle = 496341 

BW Util Bottlenecks: 
RCDc_limit = 14837 
RCDWRc_limit = 556 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2648 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 530816 
n_nop = 525631 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 367 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 2803 
total_req = 3069 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 3069 
Row_Bus_Util =  0.004035 
CoL_Bus_Util = 0.005782 
Either_Row_CoL_Bus_Util = 0.009768 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005014 
queue_avg = 0.052717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0527169
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=527412 n_act=741 n_pre=725 n_ref_event=0 n_req=1860 n_rd=1827 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.007347
n_activity=40782 dram_eff=0.09563
bk0: 123a 528713i bk1: 87a 529457i bk2: 45a 530529i bk3: 61a 529911i bk4: 86a 529356i bk5: 158a 528725i bk6: 219a 527404i bk7: 237a 526763i bk8: 75a 529177i bk9: 119a 528971i bk10: 18a 530568i bk11: 17a 530630i bk12: 112a 529228i bk13: 98a 529361i bk14: 219a 527449i bk15: 153a 528825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608602
Row_Buffer_Locality_read = 0.616858
Row_Buffer_Locality_write = 0.151515
Bank_Level_Parallism = 1.249925
Bank_Level_Parallism_Col = 1.131082
Bank_Level_Parallism_Ready = 1.026504
write_to_read_ratio_blp_rw_average = 0.050162
GrpLevelPara = 1.109306 

BW Util details:
bwutil = 0.007347 
total_CMD = 530816 
util_bw = 3900 
Wasted_Col = 11683 
Wasted_Row = 8629 
Idle = 506604 

BW Util Bottlenecks: 
RCDc_limit = 10779 
RCDWRc_limit = 222 
WTRc_limit = 448 
RTWc_limit = 335 
CCDLc_limit = 1483 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 423 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 530816 
n_nop = 527412 
Read = 1827 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 1860 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 1950 
Row_Bus_Util =  0.002762 
CoL_Bus_Util = 0.003674 
Either_Row_CoL_Bus_Util = 0.006413 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003525 
queue_avg = 0.030041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0300405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=526323 n_act=872 n_pre=856 n_ref_event=0 n_req=2571 n_rd=2482 n_rd_L2_A=0 n_write=0 n_wr_bk=306 bw_util=0.0105
n_activity=49187 dram_eff=0.1134
bk0: 214a 527344i bk1: 123a 528751i bk2: 158a 528442i bk3: 237a 527684i bk4: 153a 528425i bk5: 98a 529477i bk6: 169a 528016i bk7: 206a 528168i bk8: 30a 530276i bk9: 120a 529174i bk10: 240a 527701i bk11: 270a 527251i bk12: 84a 529895i bk13: 63a 529842i bk14: 216a 528246i bk15: 101a 529465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665889
Row_Buffer_Locality_read = 0.673650
Row_Buffer_Locality_write = 0.449438
Bank_Level_Parallism = 1.300167
Bank_Level_Parallism_Col = 1.172037
Bank_Level_Parallism_Ready = 1.026738
write_to_read_ratio_blp_rw_average = 0.107028
GrpLevelPara = 1.136701 

BW Util details:
bwutil = 0.010505 
total_CMD = 530816 
util_bw = 5576 
Wasted_Col = 14112 
Wasted_Row = 9656 
Idle = 501472 

BW Util Bottlenecks: 
RCDc_limit = 12220 
RCDWRc_limit = 368 
WTRc_limit = 713 
RTWc_limit = 1096 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2330 
WTRc_limit_alone = 676 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 530816 
n_nop = 526323 
Read = 2482 
Write = 0 
L2_Alloc = 0 
L2_WB = 306 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 2571 
total_req = 2788 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 2788 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.005252 
Either_Row_CoL_Bus_Util = 0.008464 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005119 
queue_avg = 0.044584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0445842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=524036 n_act=1471 n_pre=1455 n_ref_event=0 n_req=3624 n_rd=3515 n_rd_L2_A=0 n_write=0 n_wr_bk=382 bw_util=0.01468
n_activity=68383 dram_eff=0.114
bk0: 172a 528429i bk1: 200a 527741i bk2: 233a 527877i bk3: 202a 527793i bk4: 234a 526693i bk5: 144a 528264i bk6: 383a 524025i bk7: 337a 524537i bk8: 92a 528897i bk9: 204a 527626i bk10: 190a 528145i bk11: 210a 526770i bk12: 190a 527581i bk13: 177a 527806i bk14: 250a 526237i bk15: 297a 525842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597682
Row_Buffer_Locality_read = 0.611380
Row_Buffer_Locality_write = 0.155963
Bank_Level_Parallism = 1.454934
Bank_Level_Parallism_Col = 1.255694
Bank_Level_Parallism_Ready = 1.055822
write_to_read_ratio_blp_rw_average = 0.085923
GrpLevelPara = 1.192024 

BW Util details:
bwutil = 0.014683 
total_CMD = 530816 
util_bw = 7794 
Wasted_Col = 21516 
Wasted_Row = 14021 
Idle = 487485 

BW Util Bottlenecks: 
RCDc_limit = 19903 
RCDWRc_limit = 698 
WTRc_limit = 1499 
RTWc_limit = 1426 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3147 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1346 

Commands details: 
total_CMD = 530816 
n_nop = 524036 
Read = 3515 
Write = 0 
L2_Alloc = 0 
L2_WB = 382 
n_act = 1471 
n_pre = 1455 
n_ref = 0 
n_req = 3624 
total_req = 3897 

Dual Bus Interface Util: 
issued_total_row = 2926 
issued_total_col = 3897 
Row_Bus_Util =  0.005512 
CoL_Bus_Util = 0.007342 
Either_Row_CoL_Bus_Util = 0.012773 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.006342 
queue_avg = 0.069037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0690371
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530816 n_nop=528576 n_act=444 n_pre=428 n_ref_event=0 n_req=1284 n_rd=1251 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.005181
n_activity=27240 dram_eff=0.101
bk0: 26a 530357i bk1: 127a 529379i bk2: 57a 530217i bk3: 77a 530150i bk4: 36a 530686i bk5: 128a 528624i bk6: 120a 528573i bk7: 83a 529108i bk8: 60a 529660i bk9: 115a 529394i bk10: 51a 530426i bk11: 15a 530603i bk12: 73a 530053i bk13: 75a 529589i bk14: 95a 529247i bk15: 113a 529770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663551
Row_Buffer_Locality_read = 0.677858
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.230062
Bank_Level_Parallism_Col = 1.138849
Bank_Level_Parallism_Ready = 1.028261
write_to_read_ratio_blp_rw_average = 0.090945
GrpLevelPara = 1.098714 

BW Util details:
bwutil = 0.005181 
total_CMD = 530816 
util_bw = 2750 
Wasted_Col = 7312 
Wasted_Row = 5309 
Idle = 515445 

BW Util Bottlenecks: 
RCDc_limit = 6317 
RCDWRc_limit = 224 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1098 
rwq = 0 
CCDLc_limit_alone = 1083 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 530816 
n_nop = 528576 
Read = 1251 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 1284 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 1375 
Row_Bus_Util =  0.001643 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.004220 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003125 
queue_avg = 0.019351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0193513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67365, Miss = 1212, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 62521, Miss = 1639, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 70598, Miss = 2656, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 51945, Miss = 1322, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 70383, Miss = 2494, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55683, Miss = 2058, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63775, Miss = 1253, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 64627, Miss = 1284, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 75128, Miss = 1879, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 50257, Miss = 1432, Miss_rate = 0.028, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 60008, Miss = 724, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 56968, Miss = 1386, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55786, Miss = 1212, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 67199, Miss = 1614, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 53823, Miss = 1298, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60794, Miss = 2433, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 61353, Miss = 1000, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 60061, Miss = 892, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 64579, Miss = 3164, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 61524, Miss = 884, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 64081, Miss = 2575, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 69463, Miss = 2151, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 63623, Miss = 1194, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 51343, Miss = 224, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1482887
L2_total_cache_misses = 37980
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18811
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1482887
icnt_total_pkts_simt_to_mem=1482887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.39961
	minimum = 5
	maximum = 28
Network latency average = 6.39961
	minimum = 5
	maximum = 28
Slowest packet = 2963627
Flit latency average = 6.39961
	minimum = 5
	maximum = 28
Slowest flit = 2963627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133689
	minimum = 0.0107365 (at node 0)
	maximum = 0.0209696 (at node 43)
Accepted packet rate average = 0.0133689
	minimum = 0.0107365 (at node 0)
	maximum = 0.0209696 (at node 43)
Injected flit rate average = 0.0133689
	minimum = 0.0107365 (at node 0)
	maximum = 0.0209696 (at node 43)
Accepted flit rate average= 0.0133689
	minimum = 0.0107365 (at node 0)
	maximum = 0.0209696 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 102.159 (18 samples)
	minimum = 5 (18 samples)
	maximum = 564.278 (18 samples)
Network latency average = 50.5522 (18 samples)
	minimum = 5 (18 samples)
	maximum = 288.056 (18 samples)
Flit latency average = 50.5522 (18 samples)
	minimum = 5 (18 samples)
	maximum = 288.056 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0831261 (18 samples)
	minimum = 0.0625493 (18 samples)
	maximum = 0.174017 (18 samples)
Accepted packet rate average = 0.0831261 (18 samples)
	minimum = 0.0625493 (18 samples)
	maximum = 0.174017 (18 samples)
Injected flit rate average = 0.0831261 (18 samples)
	minimum = 0.0625493 (18 samples)
	maximum = 0.174017 (18 samples)
Accepted flit rate average = 0.0831261 (18 samples)
	minimum = 0.0625493 (18 samples)
	maximum = 0.174017 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 210402 (inst/sec)
gpgpu_simulation_rate = 2228 (cycle/sec)
gpgpu_silicon_slowdown = 635996x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe10624470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe10624520..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6945
gpu_sim_insn = 1245357
gpu_ipc =     179.3171
gpu_tot_sim_cycle = 307824
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      96.3204
gpu_tot_issued_cta = 2432
gpu_occupancy = 70.1390% 
gpu_tot_occupancy = 67.9310% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       0.2995
partiton_level_parallism_total  =       4.8241
partiton_level_parallism_util =       5.9770
partiton_level_parallism_util_total  =       9.2287
L2_BW  =      13.5803 GB/Sec
L2_BW_total  =     218.7430 GB/Sec
gpu_total_sim_rate=216421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1689, 1206, 1689, 1382, 1569, 1766, 1637, 1284, 1681, 1327, 1272, 1547, 1371, 1493, 1272, 1592, 1675, 1454, 1661, 1784, 1705, 1685, 1838, 1806, 1629, 1561, 1530, 1770, 1684, 1584, 1409, 1650, 1423, 1223, 1413, 1235, 1169, 1335, 949, 1631, 1124, 1213, 1277, 1169, 1247, 1455, 1565, 1400, 1146, 1465, 1409, 1157, 1334, 1388, 1354, 1388, 1134, 1398, 1257, 1354, 1344, 1090, 1156, 1233, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1573118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3244012	W0_Idle:2917371	W0_Scoreboard:8653828	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:518721	WS1:516438	WS2:517632	WS3:520061	
dual_issue_nums: WS0:26823	WS1:26720	WS2:26717	WS3:26885	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 570 
avg_icnt2mem_latency = 395 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:21068 	280 	388 	2184 	5831 	470 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	377644 	250023 	772459 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	128533 	111844 	50501 	45278 	63340 	118438 	274472 	684301 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	402290 	518638 	238544 	107573 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	228 	73 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        13        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.460000  3.211539  2.646154  3.473684  3.818182  2.043956  2.838710  2.739130  3.923077  3.000000  2.716216  2.952381  3.585366 
dram[1]:  2.252427  2.792208  3.672131  4.323529  2.731959  2.617647  2.403846  2.513514  2.946237  2.967742  2.947368  3.037037  2.378049  2.338462  3.184211  3.000000 
dram[2]:  2.660194  3.123711  1.964602  2.654762  3.160494  3.375000  2.890244  2.820513  2.520408  3.112903  2.622222  2.672414  3.630435  2.384615  2.724138  3.508475 
dram[3]:  3.083333  3.174603  2.564516  3.196429  4.000000  4.055555  2.595745  2.421053  2.197531  2.352113  2.527273  2.701493  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.802198  2.868852  3.119403  2.725806  2.688889  3.392857  3.061224  2.506667  2.492537  2.366667  2.491525  3.166667  3.219512  3.275862  2.973684 
dram[5]:  2.677419  3.972222  3.205128  2.481482  2.865385  3.588235  2.868852  3.027778  3.238095  2.857143  2.333333  2.166667  2.448276  2.170732  3.192308  2.660000 
dram[6]:  2.674157  2.947368  3.133333  2.655172  2.952381  3.764706  2.765306  2.663043  2.545455  2.369231  2.600000  2.209302  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.656566  2.324675  3.337349  2.486486  3.032787  2.895522  2.413793  2.327869  2.416667  2.872340  2.469136  2.157143  2.787879  3.028571  2.337209  2.807692 
dram[8]:  2.296296  2.558824  7.666667  2.826087  2.333333  2.928571  2.387097  2.301887  1.875000  2.531915  3.600000  2.833333  2.604651  2.857143  2.413043  3.142857 
dram[9]:  3.555556  2.396226  2.507936  3.051282  3.437500  3.433333  2.364865  3.149254  2.666667  2.953488  3.063291  2.989011  4.421052  2.423077  3.144928  2.833333 
dram[10]:  3.560000  2.602564  3.133333  2.641026  2.352381  2.821429  2.272727  2.290323  2.065217  2.641026  2.984375  2.000000  2.273809  2.360000  2.462963  2.451613 
dram[11]:  2.363636  3.256410  4.538462  4.444445  9.000000  2.500000  2.358490  1.931818  1.935484  3.484848  7.285714  2.500000  4.277778  2.264706  2.578947  4.185185 
average row locality = 30256/10967 = 2.758822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       162       161       166       128       159       185       263        63       102       184       200        57       128 
dram[1]:       229       213       210       139       255       176       232       178       274       183       104        79       189       152       108       169 
dram[2]:       266       303       207       216       251       236       218       315       245       193       112       153       166       217       147       198 
dram[3]:       287       195       154       169        43        66       119        92       177       167       136       181        36        47        45       126 
dram[4]:       223       252       175       199       164       121       171       133       186       165       142       147       171       132        82       103 
dram[5]:       163       138       122        64       139       118       167       104        67        79        42        25        71        87       162       129 
dram[6]:       236       222       171       143       114       119       269       241       168       154        78        93        80        72       221        83 
dram[7]:       250       166       270       182       174       176       136       134       115       133       197       151       173       105       196       144 
dram[8]:       123        87        45        61        86       158       219       237        75       119        18        17       112        98       219       153 
dram[9]:       214       123       158       237       153        98       169       207        30       120       240       270        84        63       216       101 
dram[10]:       172       200       233       202       234       144       383       337        92       204       190       210       190       177       250       297 
dram[11]:        26       127        57        77        36       128       120        83        60       115        51        15        73        75        95       113 
total dram reads = 29342
bank skew: 383/15 = 25.53
chip skew: 3515/1251 = 2.81
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        58        32         0         4        31        12        19         0        48        19 
dram[2]:        25         0        54        26        20        27        76        60         8         0        24         8         4         0        43        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        16        15 
dram[6]:         8         8        53        38        38        35         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        44        65        16        28         4         8        12         0        36         4        13         8 
dram[8]:         4         0         4        16        20        22        12        21         0         0         0         0         0         8        12         4 
dram[9]:       124        16         0         4        44        18        24        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        48        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        46        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3354
min_bank_accesses = 0!
chip skew: 411/123 = 3.34
average mf latency per bank:
dram[0]:      12459     22158     17285     14361     13455     15683     19852     14524     25643     15237    169490     98887     46017     30527     32783     13977
dram[1]:      15734     14882     13178     17822     12643     16010     11084     12562     15756     22790     85925     51880     40484     63108     15500     12924
dram[2]:      13268     10321     13447     14540     12203     14098     11262     10056     21022     25197     88225     59726     35435     38235     14878     12932
dram[3]:      10126     14014     19591     15373     41278     33370     23129     27693     22582     26241     54379     45656    192861    133239     57425     21279
dram[4]:      14985     18084     20437     16212     15930     26524     13468     21321     30988     29541     60974    105678     65069     83869     20709     18921
dram[5]:      17096     23746     17928     34322     16354     17106     16416     25263     57223     45216    131254    184898    110043     65718     13289     22769
dram[6]:      14208     15436     13344     16488     19078     15568     10356     11313     65490     26761     47335     65433     55026     76149     12662     26098
dram[7]:      11225     15881      9926     13471     12939     14285     19677     17175     32226     31317     39795     29692     23446     43633     14361     17253
dram[8]:      26097     37959     44799     41923     30645     16079     12291     11430     58979     44673    323260    464440     41962     64379     10600     16679
dram[9]:       8873     21285     18345     11206     17252     21901     14593     15176     95017     28555     32422     28169     82022    141529     13957     18016
dram[10]:      20647     16631     14668     13717     11357     15855      8142      6482     46186     20548     36628     45369     50341     42305      9988     10112
dram[11]:      85058     21139     42920     34517     53601     16628     18185     33283     58254     33075    134823    448906     81374     79862     25725     23228
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=538580 n_act=880 n_pre=864 n_ref_event=93959467219616 n_req=2560 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.01017
n_activity=48531 dram_eff=0.1138
bk0: 252a 540020i bk1: 131a 541110i bk2: 143a 540615i bk3: 162a 540893i bk4: 161a 541016i bk5: 166a 540376i bk6: 128a 541479i bk7: 159a 541241i bk8: 185a 539694i bk9: 263a 539382i bk10: 63a 542085i bk11: 102a 542059i bk12: 184a 540544i bk13: 200a 540248i bk14: 57a 542032i bk15: 128a 541063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661719
Row_Buffer_Locality_read = 0.673913
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.315268
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010172 
total_CMD = 543068 
util_bw = 5524 
Wasted_Col = 14023 
Wasted_Row = 9659 
Idle = 513862 

BW Util Bottlenecks: 
RCDc_limit = 12213 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2369 
rwq = 0 
CCDLc_limit_alone = 2275 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 543068 
n_nop = 538580 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 880 
n_pre = 864 
n_ref = 93959467219616 
n_req = 2560 
total_req = 2762 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 2762 
Row_Bus_Util =  0.003211 
CoL_Bus_Util = 0.005086 
Either_Row_CoL_Bus_Util = 0.008264 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.004011 
queue_avg = 0.039813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0398127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=537659 n_act=1094 n_pre=1078 n_ref_event=0 n_req=2991 n_rd=2890 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.01198
n_activity=56137 dram_eff=0.1159
bk0: 229a 539257i bk1: 213a 540086i bk2: 210a 540217i bk3: 139a 541514i bk4: 255a 539083i bk5: 176a 540397i bk6: 232a 538765i bk7: 178a 540059i bk8: 274a 539388i bk9: 183a 540512i bk10: 104a 541368i bk11: 79a 541939i bk12: 189a 539866i bk13: 152a 540606i bk14: 108a 541366i bk15: 169a 540795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638582
Row_Buffer_Locality_read = 0.651557
Row_Buffer_Locality_write = 0.267327
Bank_Level_Parallism = 1.360710
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.035998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011984 
total_CMD = 543068 
util_bw = 6508 
Wasted_Col = 16840 
Wasted_Row = 11539 
Idle = 508181 

BW Util Bottlenecks: 
RCDc_limit = 14893 
RCDWRc_limit = 513 
WTRc_limit = 1017 
RTWc_limit = 1158 
CCDLc_limit = 2845 
rwq = 0 
CCDLc_limit_alone = 2662 
WTRc_limit_alone = 908 
RTWc_limit_alone = 1084 

Commands details: 
total_CMD = 543068 
n_nop = 537659 
Read = 2890 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 1094 
n_pre = 1078 
n_ref = 0 
n_req = 2991 
total_req = 3254 

Dual Bus Interface Util: 
issued_total_row = 2172 
issued_total_col = 3254 
Row_Bus_Util =  0.003999 
CoL_Bus_Util = 0.005992 
Either_Row_CoL_Bus_Util = 0.009960 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003143 
queue_avg = 0.055037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0550373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=536694 n_act=1281 n_pre=1265 n_ref_event=0 n_req=3550 n_rd=3443 n_rd_L2_A=0 n_write=0 n_wr_bk=411 bw_util=0.01419
n_activity=61095 dram_eff=0.1262
bk0: 266a 539121i bk1: 303a 539212i bk2: 207a 538483i bk3: 216a 539459i bk4: 251a 539609i bk5: 236a 539829i bk6: 218a 539470i bk7: 315a 537912i bk8: 245a 538946i bk9: 193a 540390i bk10: 112a 541040i bk11: 153a 540803i bk12: 166a 541282i bk13: 217a 539548i bk14: 147a 540554i bk15: 198a 540694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643380
Row_Buffer_Locality_read = 0.654662
Row_Buffer_Locality_write = 0.280374
Bank_Level_Parallism = 1.459434
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.058839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014193 
total_CMD = 543068 
util_bw = 7708 
Wasted_Col = 19005 
Wasted_Row = 12340 
Idle = 504015 

BW Util Bottlenecks: 
RCDc_limit = 17273 
RCDWRc_limit = 517 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3469 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 543068 
n_nop = 536694 
Read = 3443 
Write = 0 
L2_Alloc = 0 
L2_WB = 411 
n_act = 1281 
n_pre = 1265 
n_ref = 0 
n_req = 3550 
total_req = 3854 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 3854 
Row_Bus_Util =  0.004688 
CoL_Bus_Util = 0.007097 
Either_Row_CoL_Bus_Util = 0.011737 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.004079 
queue_avg = 0.065255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0652552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=539334 n_act=761 n_pre=745 n_ref_event=0 n_req=2093 n_rd=2040 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.008242
n_activity=43244 dram_eff=0.1035
bk0: 287a 539343i bk1: 195a 540521i bk2: 154a 540662i bk3: 169a 540647i bk4: 43a 542424i bk5: 66a 542265i bk6: 119a 541217i bk7: 92a 541683i bk8: 177a 540156i bk9: 167a 540407i bk10: 136a 540808i bk11: 181a 540526i bk12: 36a 542470i bk13: 47a 542482i bk14: 45a 542854i bk15: 126a 541413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643574
Row_Buffer_Locality_read = 0.654412
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.231675
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008242 
total_CMD = 543068 
util_bw = 4476 
Wasted_Col = 12329 
Wasted_Row = 9008 
Idle = 517255 

BW Util Bottlenecks: 
RCDc_limit = 10890 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1826 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 543068 
n_nop = 539334 
Read = 2040 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 761 
n_pre = 745 
n_ref = 0 
n_req = 2093 
total_req = 2238 

Dual Bus Interface Util: 
issued_total_row = 1506 
issued_total_col = 2238 
Row_Bus_Util =  0.002773 
CoL_Bus_Util = 0.004121 
Either_Row_CoL_Bus_Util = 0.006876 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002678 
queue_avg = 0.032626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0326257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=538297 n_act=959 n_pre=943 n_ref_event=0 n_req=2650 n_rd=2566 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.01064
n_activity=50264 dram_eff=0.1149
bk0: 223a 539749i bk1: 252a 539438i bk2: 175a 540684i bk3: 199a 540242i bk4: 164a 540586i bk5: 121a 541319i bk6: 171a 540672i bk7: 133a 540968i bk8: 186a 540216i bk9: 165a 540350i bk10: 142a 540753i bk11: 147a 540800i bk12: 171a 540860i bk13: 132a 541368i bk14: 82a 541825i bk15: 103a 541352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643774
Row_Buffer_Locality_read = 0.654716
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.324730
Bank_Level_Parallism_Col = 1.189189
Bank_Level_Parallism_Ready = 1.030584
write_to_read_ratio_blp_rw_average = 0.094527
GrpLevelPara = 1.150830 

BW Util details:
bwutil = 0.010636 
total_CMD = 543068 
util_bw = 5776 
Wasted_Col = 15034 
Wasted_Row = 10191 
Idle = 512067 

BW Util Bottlenecks: 
RCDc_limit = 13259 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 2419 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 543068 
n_nop = 538297 
Read = 2566 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 959 
n_pre = 943 
n_ref = 0 
n_req = 2650 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 1902 
issued_total_col = 2888 
Row_Bus_Util =  0.003502 
CoL_Bus_Util = 0.005318 
Either_Row_CoL_Bus_Util = 0.008785 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003982 
queue_avg = 0.042838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0428381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=539982 n_act=612 n_pre=596 n_ref_event=0 n_req=1731 n_rd=1677 n_rd_L2_A=0 n_write=0 n_wr_bk=207 bw_util=0.006938
n_activity=35357 dram_eff=0.1066
bk0: 163a 540693i bk1: 138a 541549i bk2: 122a 541502i bk3: 64a 541961i bk4: 139a 541034i bk5: 118a 541691i bk6: 167a 540590i bk7: 104a 541598i bk8: 67a 542193i bk9: 79a 541937i bk10: 42a 542392i bk11: 25a 542638i bk12: 71a 542013i bk13: 87a 541513i bk14: 162a 540935i bk15: 129a 541177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654535
Row_Buffer_Locality_read = 0.669648
Row_Buffer_Locality_write = 0.185185
Bank_Level_Parallism = 1.239908
Bank_Level_Parallism_Col = 1.136084
Bank_Level_Parallism_Ready = 1.021086
write_to_read_ratio_blp_rw_average = 0.097983
GrpLevelPara = 1.108283 

BW Util details:
bwutil = 0.006938 
total_CMD = 543068 
util_bw = 3768 
Wasted_Col = 10016 
Wasted_Row = 7057 
Idle = 522227 

BW Util Bottlenecks: 
RCDc_limit = 8542 
RCDWRc_limit = 331 
WTRc_limit = 476 
RTWc_limit = 582 
CCDLc_limit = 1552 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 425 
RTWc_limit_alone = 563 

Commands details: 
total_CMD = 543068 
n_nop = 539982 
Read = 1677 
Write = 0 
L2_Alloc = 0 
L2_WB = 207 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 1731 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 1884 
Row_Bus_Util =  0.002224 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.005683 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001944 
queue_avg = 0.025231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0252307
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=538493 n_act=936 n_pre=920 n_ref_event=0 n_req=2538 n_rd=2464 n_rd_L2_A=0 n_write=0 n_wr_bk=272 bw_util=0.01008
n_activity=50961 dram_eff=0.1074
bk0: 236a 539879i bk1: 222a 540091i bk2: 171a 540395i bk3: 143a 540537i bk4: 114a 541277i bk5: 119a 541635i bk6: 269a 539428i bk7: 241a 539517i bk8: 168a 540369i bk9: 154a 540380i bk10: 78a 541780i bk11: 93a 541405i bk12: 80a 541805i bk13: 72a 542311i bk14: 221a 540197i bk15: 83a 541411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636328
Row_Buffer_Locality_read = 0.650568
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.293069
Bank_Level_Parallism_Col = 1.166454
Bank_Level_Parallism_Ready = 1.027203
write_to_read_ratio_blp_rw_average = 0.087616
GrpLevelPara = 1.132218 

BW Util details:
bwutil = 0.010076 
total_CMD = 543068 
util_bw = 5472 
Wasted_Col = 14624 
Wasted_Row = 10714 
Idle = 512258 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 448 
WTRc_limit = 605 
RTWc_limit = 790 
CCDLc_limit = 2161 
rwq = 0 
CCDLc_limit_alone = 2102 
WTRc_limit_alone = 587 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 543068 
n_nop = 538493 
Read = 2464 
Write = 0 
L2_Alloc = 0 
L2_WB = 272 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2538 
total_req = 2736 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2736 
Row_Bus_Util =  0.003418 
CoL_Bus_Util = 0.005038 
Either_Row_CoL_Bus_Util = 0.008424 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003716 
queue_avg = 0.039872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0398716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=537883 n_act=1079 n_pre=1063 n_ref_event=0 n_req=2803 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=367 bw_util=0.0113
n_activity=55237 dram_eff=0.1111
bk0: 250a 539066i bk1: 166a 539919i bk2: 270a 539662i bk3: 182a 540169i bk4: 174a 540455i bk5: 176a 539992i bk6: 136a 540806i bk7: 134a 540649i bk8: 115a 541203i bk9: 133a 541193i bk10: 197a 539979i bk11: 151a 540461i bk12: 173a 540095i bk13: 105a 541654i bk14: 196a 539801i bk15: 144a 540948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620050
Row_Buffer_Locality_read = 0.634345
Row_Buffer_Locality_write = 0.237624
Bank_Level_Parallism = 1.344033
Bank_Level_Parallism_Col = 1.206893
Bank_Level_Parallism_Ready = 1.046941
write_to_read_ratio_blp_rw_average = 0.099949
GrpLevelPara = 1.152843 

BW Util details:
bwutil = 0.011302 
total_CMD = 543068 
util_bw = 6138 
Wasted_Col = 16687 
Wasted_Row = 11650 
Idle = 508593 

BW Util Bottlenecks: 
RCDc_limit = 14837 
RCDWRc_limit = 556 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2648 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 543068 
n_nop = 537883 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 367 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 2803 
total_req = 3069 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 3069 
Row_Bus_Util =  0.003944 
CoL_Bus_Util = 0.005651 
Either_Row_CoL_Bus_Util = 0.009548 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.005014 
queue_avg = 0.051528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0515276
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=539664 n_act=741 n_pre=725 n_ref_event=0 n_req=1860 n_rd=1827 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.007181
n_activity=40782 dram_eff=0.09563
bk0: 123a 540965i bk1: 87a 541709i bk2: 45a 542781i bk3: 61a 542163i bk4: 86a 541608i bk5: 158a 540977i bk6: 219a 539656i bk7: 237a 539015i bk8: 75a 541429i bk9: 119a 541223i bk10: 18a 542820i bk11: 17a 542882i bk12: 112a 541480i bk13: 98a 541613i bk14: 219a 539701i bk15: 153a 541077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608602
Row_Buffer_Locality_read = 0.616858
Row_Buffer_Locality_write = 0.151515
Bank_Level_Parallism = 1.249925
Bank_Level_Parallism_Col = 1.131082
Bank_Level_Parallism_Ready = 1.026504
write_to_read_ratio_blp_rw_average = 0.050162
GrpLevelPara = 1.109306 

BW Util details:
bwutil = 0.007181 
total_CMD = 543068 
util_bw = 3900 
Wasted_Col = 11683 
Wasted_Row = 8629 
Idle = 518856 

BW Util Bottlenecks: 
RCDc_limit = 10779 
RCDWRc_limit = 222 
WTRc_limit = 448 
RTWc_limit = 335 
CCDLc_limit = 1483 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 423 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 543068 
n_nop = 539664 
Read = 1827 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 1860 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 1950 
Row_Bus_Util =  0.002699 
CoL_Bus_Util = 0.003591 
Either_Row_CoL_Bus_Util = 0.006268 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003525 
queue_avg = 0.029363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0293628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=538572 n_act=873 n_pre=857 n_ref_event=0 n_req=2572 n_rd=2483 n_rd_L2_A=0 n_write=0 n_wr_bk=306 bw_util=0.01027
n_activity=49255 dram_eff=0.1132
bk0: 214a 539596i bk1: 123a 541003i bk2: 158a 540694i bk3: 237a 539936i bk4: 153a 540677i bk5: 98a 541729i bk6: 169a 540269i bk7: 207a 540388i bk8: 30a 542527i bk9: 120a 541425i bk10: 240a 539953i bk11: 270a 539503i bk12: 84a 542147i bk13: 63a 542094i bk14: 216a 540498i bk15: 101a 541717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665630
Row_Buffer_Locality_read = 0.673379
Row_Buffer_Locality_write = 0.449438
Bank_Level_Parallism = 1.299815
Bank_Level_Parallism_Col = 1.171881
Bank_Level_Parallism_Ready = 1.026728
write_to_read_ratio_blp_rw_average = 0.106931
GrpLevelPara = 1.136577 

BW Util details:
bwutil = 0.010271 
total_CMD = 543068 
util_bw = 5578 
Wasted_Col = 14128 
Wasted_Row = 9672 
Idle = 513690 

BW Util Bottlenecks: 
RCDc_limit = 12236 
RCDWRc_limit = 368 
WTRc_limit = 713 
RTWc_limit = 1096 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2330 
WTRc_limit_alone = 676 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 543068 
n_nop = 538572 
Read = 2483 
Write = 0 
L2_Alloc = 0 
L2_WB = 306 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 2572 
total_req = 2789 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 2789 
Row_Bus_Util =  0.003186 
CoL_Bus_Util = 0.005136 
Either_Row_CoL_Bus_Util = 0.008279 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005116 
queue_avg = 0.043578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0435783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=536288 n_act=1471 n_pre=1455 n_ref_event=0 n_req=3624 n_rd=3515 n_rd_L2_A=0 n_write=0 n_wr_bk=382 bw_util=0.01435
n_activity=68383 dram_eff=0.114
bk0: 172a 540681i bk1: 200a 539993i bk2: 233a 540129i bk3: 202a 540045i bk4: 234a 538945i bk5: 144a 540516i bk6: 383a 536277i bk7: 337a 536789i bk8: 92a 541149i bk9: 204a 539878i bk10: 190a 540397i bk11: 210a 539022i bk12: 190a 539833i bk13: 177a 540058i bk14: 250a 538489i bk15: 297a 538094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597682
Row_Buffer_Locality_read = 0.611380
Row_Buffer_Locality_write = 0.155963
Bank_Level_Parallism = 1.454934
Bank_Level_Parallism_Col = 1.255694
Bank_Level_Parallism_Ready = 1.055822
write_to_read_ratio_blp_rw_average = 0.085923
GrpLevelPara = 1.192024 

BW Util details:
bwutil = 0.014352 
total_CMD = 543068 
util_bw = 7794 
Wasted_Col = 21516 
Wasted_Row = 14021 
Idle = 499737 

BW Util Bottlenecks: 
RCDc_limit = 19903 
RCDWRc_limit = 698 
WTRc_limit = 1499 
RTWc_limit = 1426 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3147 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1346 

Commands details: 
total_CMD = 543068 
n_nop = 536288 
Read = 3515 
Write = 0 
L2_Alloc = 0 
L2_WB = 382 
n_act = 1471 
n_pre = 1455 
n_ref = 0 
n_req = 3624 
total_req = 3897 

Dual Bus Interface Util: 
issued_total_row = 2926 
issued_total_col = 3897 
Row_Bus_Util =  0.005388 
CoL_Bus_Util = 0.007176 
Either_Row_CoL_Bus_Util = 0.012485 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.006342 
queue_avg = 0.067480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0674796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=543068 n_nop=540828 n_act=444 n_pre=428 n_ref_event=0 n_req=1284 n_rd=1251 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.005064
n_activity=27240 dram_eff=0.101
bk0: 26a 542609i bk1: 127a 541631i bk2: 57a 542469i bk3: 77a 542402i bk4: 36a 542938i bk5: 128a 540876i bk6: 120a 540825i bk7: 83a 541360i bk8: 60a 541912i bk9: 115a 541646i bk10: 51a 542678i bk11: 15a 542855i bk12: 73a 542305i bk13: 75a 541841i bk14: 95a 541499i bk15: 113a 542022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663551
Row_Buffer_Locality_read = 0.677858
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.230062
Bank_Level_Parallism_Col = 1.138849
Bank_Level_Parallism_Ready = 1.028261
write_to_read_ratio_blp_rw_average = 0.090945
GrpLevelPara = 1.098714 

BW Util details:
bwutil = 0.005064 
total_CMD = 543068 
util_bw = 2750 
Wasted_Col = 7312 
Wasted_Row = 5309 
Idle = 527697 

BW Util Bottlenecks: 
RCDc_limit = 6317 
RCDWRc_limit = 224 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1098 
rwq = 0 
CCDLc_limit_alone = 1083 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 543068 
n_nop = 540828 
Read = 1251 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 1284 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 1375 
Row_Bus_Util =  0.001606 
CoL_Bus_Util = 0.002532 
Either_Row_CoL_Bus_Util = 0.004125 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003125 
queue_avg = 0.018915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0189148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67465, Miss = 1212, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 62602, Miss = 1639, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 70664, Miss = 2656, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 52011, Miss = 1323, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 70460, Miss = 2494, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55778, Miss = 2058, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63868, Miss = 1253, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 64728, Miss = 1284, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 75225, Miss = 1879, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 50331, Miss = 1432, Miss_rate = 0.028, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 60068, Miss = 724, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 57076, Miss = 1386, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55886, Miss = 1212, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 67299, Miss = 1614, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 53940, Miss = 1298, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60864, Miss = 2433, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 61438, Miss = 1000, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 60121, Miss = 892, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 64680, Miss = 3164, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 61610, Miss = 885, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 64176, Miss = 2575, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 69553, Miss = 2151, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 63703, Miss = 1194, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 51421, Miss = 224, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1484967
L2_total_cache_misses = 37982
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18812
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.196
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1484967
icnt_total_pkts_simt_to_mem=1484967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.49952
	minimum = 5
	maximum = 41
Network latency average = 7.49952
	minimum = 5
	maximum = 41
Slowest packet = 2967687
Flit latency average = 7.49952
	minimum = 5
	maximum = 41
Slowest flit = 2967687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115191
	minimum = 0.00863931 (at node 38)
	maximum = 0.0168467 (at node 42)
Accepted packet rate average = 0.0115191
	minimum = 0.00863931 (at node 38)
	maximum = 0.0168467 (at node 42)
Injected flit rate average = 0.0115191
	minimum = 0.00863931 (at node 38)
	maximum = 0.0168467 (at node 42)
Accepted flit rate average= 0.0115191
	minimum = 0.00863931 (at node 38)
	maximum = 0.0168467 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 97.1767 (19 samples)
	minimum = 5 (19 samples)
	maximum = 536.737 (19 samples)
Network latency average = 48.2863 (19 samples)
	minimum = 5 (19 samples)
	maximum = 275.053 (19 samples)
Flit latency average = 48.2863 (19 samples)
	minimum = 5 (19 samples)
	maximum = 275.053 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0793573 (19 samples)
	minimum = 0.0597119 (19 samples)
	maximum = 0.165744 (19 samples)
Accepted packet rate average = 0.0793573 (19 samples)
	minimum = 0.0597119 (19 samples)
	maximum = 0.165744 (19 samples)
Injected flit rate average = 0.0793573 (19 samples)
	minimum = 0.0597119 (19 samples)
	maximum = 0.165744 (19 samples)
Accepted flit rate average = 0.0793573 (19 samples)
	minimum = 0.0597119 (19 samples)
	maximum = 0.165744 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 216421 (inst/sec)
gpgpu_simulation_rate = 2246 (cycle/sec)
gpgpu_silicon_slowdown = 630899x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe106244b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe106244ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5574a46a9f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5816
gpu_sim_insn = 1114112
gpu_ipc =     191.5598
gpu_tot_sim_cycle = 313640
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      98.0865
gpu_tot_issued_cta = 2560
gpu_occupancy = 74.6536% 
gpu_tot_occupancy = 67.9619% 
max_total_param_size = 0
gpu_stall_dramfull = 15168
gpu_stall_icnt2sh    = 17022
partiton_level_parallism =       0.3521
partiton_level_parallism_total  =       4.7412
partiton_level_parallism_util =       6.3210
partiton_level_parallism_util_total  =       9.2228
L2_BW  =      15.9671 GB/Sec
L2_BW_total  =     214.9828 GB/Sec
gpu_total_sim_rate=222926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1727, 1244, 1727, 1420, 1607, 1804, 1675, 1322, 1719, 1365, 1310, 1585, 1409, 1531, 1310, 1630, 1694, 1473, 1680, 1803, 1724, 1704, 1857, 1825, 1648, 1580, 1549, 1789, 1703, 1603, 1428, 1669, 1442, 1242, 1432, 1254, 1188, 1354, 968, 1650, 1143, 1231, 1296, 1188, 1266, 1474, 1584, 1419, 1165, 1484, 1428, 1176, 1353, 1407, 1373, 1407, 1153, 1417, 1276, 1373, 1363, 1109, 1175, 1252, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1573118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3263430	W0_Idle:2919716	W0_Scoreboard:8675852	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:526927	WS1:524652	WS2:525848	WS3:528275	
dual_issue_nums: WS0:27328	WS1:27221	WS2:27217	WS3:27386	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1961 
max_icnt2mem_latency = 1799 
maxmrqlatency = 115 
max_icnt2sh_latency = 548 
averagemflatency = 570 
avg_icnt2mem_latency = 394 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 49 
mrq_lat_table:21068 	280 	388 	2184 	5831 	470 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379692 	250023 	772459 	84841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	129586 	112638 	50698 	45282 	63340 	118438 	274472 	684301 	8260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	404338 	518638 	238544 	107573 	60579 	62188 	93994 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	230 	73 	126 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        21        17        23        13        27        12        17        13        33        12        10         8        28 
dram[1]:        12        13        25        15        20        11        13         9        13        14        16        10         7        12        12         9 
dram[2]:        15        14        19        17        21        17        25        16        11        11        12        12        21        13        22        12 
dram[3]:        13        17         9        14        12        14        11         6        11        10        10        10         8        17        12        12 
dram[4]:         7        20         7        12        11        12        24        16        10         8         8         9        14        13        18        20 
dram[5]:         8        24        13         9        23        23        23        13        12         7         5         4         7         9        15        15 
dram[6]:        14        11        20        19        24        20        13        16        15         9        10         7         8        18        13         6 
dram[7]:        12        12        17         8        21        21         8         7         6        13        12         7        11         8        10        14 
dram[8]:         7         7        20        10         7        10        13        12         4        10        10         6        10        10         8        12 
dram[9]:        52        15         8        14        14        11         8        19         7        16        23        13        42         9        14         9 
dram[10]:        32        17        12        12        13        16        16        13         8         8        17         8         8         7        12        26 
dram[11]:         4        16        12        23        20        14         8         6         6         9        24         6        11         8        11        12 
maximum service time to same row:
dram[0]:      8964     12848     12543      9860     11242      7280      9321     14662      9797      6336     11484     27996      8599      6300     24681      8616 
dram[1]:      8713      8178     15049     17633      7879     11416      9732     12754      6941      9280     14426      6783      6639      7040     14010     12841 
dram[2]:      8879      9031     13080     17381     12155     12708     14823     21299      9603      6858      7999     15894     21730     21739     14144     12253 
dram[3]:      6259      9273     13177     14946     14001     33711     17299     10789      7803      6754      7910     12503     15476     25111     26139      9167 
dram[4]:     10376      6794     22374      6200     11209     14212     10823     10740     11710      8953      9999     17166      7584      6752     20674     17063 
dram[5]:      7190      9155      6208     14958     10405     16537      9674     12190      8792      9126     10074     11724     13844     15991     10199     11947 
dram[6]:      9502     13455     12195     12340     19320     21083     11928      6892     10856      6931      7072      9118     15573     11480      7296     21615 
dram[7]:      7827     12587      7289     14147     16960     14461      6309      8452      7792      9008      6861      7299     13461      8280      9614      6955 
dram[8]:      6836     10691     38348     24550     13188     16032      9373     10173     11584      7876      9786     16338      8619      7955      6806     13957 
dram[9]:      7064     22350      8798      9176     13179     22094      8664     22437     28485      7062     16347      6851     28445     15500      9453     14947 
dram[10]:     22297      5912     11885     15722      7838      7084      6240      6239      6976      6837      7496      6534      6685     10818      6809     12359 
dram[11]:     20118     11857     30211     30170     51149     23086     11948     10045     22331     10304     26551      9624     20008      8556      9822     11912 
average row accesses per activate:
dram[0]:  3.189873  2.640000  2.684211  3.460000  3.211539  2.646154  3.473684  3.818182  2.043956  2.838710  2.739130  3.923077  3.000000  2.716216  2.952381  3.585366 
dram[1]:  2.252427  2.792208  3.672131  4.323529  2.731959  2.617647  2.403846  2.513514  2.946237  2.967742  2.947368  3.037037  2.378049  2.338462  3.184211  3.000000 
dram[2]:  2.660194  3.123711  1.964602  2.654762  3.160494  3.375000  2.890244  2.820513  2.520408  3.112903  2.622222  2.672414  3.630435  2.384615  2.724138  3.508475 
dram[3]:  3.083333  3.174603  2.564516  3.196429  4.000000  4.055555  2.595745  2.421053  2.197531  2.352113  2.527273  2.701493  3.166667  3.571429  6.428571  2.680851 
dram[4]:  2.511111  2.802198  2.868852  3.119403  2.725806  2.688889  3.392857  3.061224  2.506667  2.492537  2.366667  2.491525  3.166667  3.219512  3.275862  2.973684 
dram[5]:  2.677419  3.972222  3.205128  2.481482  2.865385  3.588235  2.868852  3.027778  3.238095  2.857143  2.333333  2.166667  2.448276  2.170732  3.192308  2.660000 
dram[6]:  2.674157  2.947368  3.133333  2.655172  2.952381  3.764706  2.765306  2.663043  2.545455  2.369231  2.600000  2.209302  2.774194  3.619048  2.973333  2.000000 
dram[7]:  2.656566  2.324675  3.337349  2.486486  3.032787  2.895522  2.413793  2.327869  2.416667  2.872340  2.469136  2.157143  2.787879  3.028571  2.337209  2.807692 
dram[8]:  2.296296  2.558824  7.666667  2.826087  2.333333  2.928571  2.387097  2.301887  1.875000  2.531915  3.600000  2.833333  2.604651  2.857143  2.413043  3.142857 
dram[9]:  3.555556  2.396226  2.507936  3.051282  3.437500  3.433333  2.364865  3.149254  2.666667  2.953488  3.063291  2.989011  4.421052  2.423077  3.144928  2.833333 
dram[10]:  3.560000  2.602564  3.133333  2.641026  2.352381  2.821429  2.272727  2.290323  2.065217  2.641026  2.984375  2.000000  2.273809  2.360000  2.462963  2.451613 
dram[11]:  2.363636  3.256410  4.538462  4.444445  9.000000  2.500000  2.358490  1.931818  1.935484  3.484848  7.285714  2.500000  4.277778  2.264706  2.578947  4.185185 
average row locality = 30256/10967 = 2.758822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       131       143       162       161       166       128       159       185       263        63       102       184       200        57       128 
dram[1]:       229       213       210       139       255       176       232       178       274       183       104        79       189       152       108       169 
dram[2]:       266       303       207       216       251       236       218       315       245       193       112       153       166       217       147       198 
dram[3]:       287       195       154       169        43        66       119        92       177       167       136       181        36        47        45       126 
dram[4]:       223       252       175       199       164       121       171       133       186       165       142       147       171       132        82       103 
dram[5]:       163       138       122        64       139       118       167       104        67        79        42        25        71        87       162       129 
dram[6]:       236       222       171       143       114       119       269       241       168       154        78        93        80        72       221        83 
dram[7]:       250       166       270       182       174       176       136       134       115       133       197       151       173       105       196       144 
dram[8]:       123        87        45        61        86       158       219       237        75       119        18        17       112        98       219       153 
dram[9]:       214       123       158       237       153        98       169       207        30       120       240       270        84        63       216       101 
dram[10]:       172       200       233       202       234       144       383       337        92       204       190       210       190       177       250       297 
dram[11]:        26       127        57        77        36       128       120        83        60       115        51        15        73        75        95       113 
total dram reads = 29342
bank skew: 383/15 = 25.53
chip skew: 3515/1251 = 2.81
number of total write accesses:
dram[0]:         0         4        37        40        24        24        16        35         4         4         0         0         8         4        17        61 
dram[1]:        12         8        48        28        37         8        58        32         0         4        31        12        19         0        48        19 
dram[2]:        25         0        54        26        20        27        76        60         8         0        24         8         4         0        43        36 
dram[3]:        36        18        20        34        19        26        12         0         4         0        12         0         5        12         0         0 
dram[4]:        11        12         0        39        17         0        73        68         8         8         0         0         0         0        48        38 
dram[5]:        10        18        12        11        39        16        32        20         4         4         0         4         0         6        16        15 
dram[6]:         8         8        53        38        38        35         8        16         0         0         0         8        24        16         8        12 
dram[7]:        48        49        25         7        44        65        16        28         4         8        12         0        36         4        13         8 
dram[8]:         4         0         4        16        20        22        12        21         0         0         0         0         0         8        12         4 
dram[9]:       124        16         0         4        44        18        24        16         8        28         8         8         0         0         4         4 
dram[10]:        20        12         8        14        49        48        54        59        12         8         4         8         4         0        54        28 
dram[11]:         0         0         7         8         0        46        20         7         0         0         0         0        16         8        12         0 
total dram writes = 3354
min_bank_accesses = 0!
chip skew: 411/123 = 3.34
average mf latency per bank:
dram[0]:      12459     22158     17285     14361     13455     15683     19852     14524     25702     15268    169526     98904     46017     30527     32783     13977
dram[1]:      15734     14882     13178     17822     12643     16010     11084     12562     15785     22831     85946     51928     40484     63108     15500     12924
dram[2]:      13268     10321     13447     14540     12203     14098     11262     10056     21053     25246     88258     59740     35435     38235     14878     12932
dram[3]:      10126     14014     19591     15373     41278     33370     23129     27693     22628     26291     54405     45672    192861    133239     57425     21279
dram[4]:      14985     18084     20437     16212     15930     26524     13468     21321     31028     29592     60994    105701     65069     83869     20709     18921
dram[5]:      17096     23746     17928     34322     16354     17106     16416     25263     57355     45316    131306    185013    110043     65718     13289     22769
dram[6]:      14208     15436     13344     16488     19078     15568     10356     11313     65546     26819     47349     65450     55026     76149     12662     26098
dram[7]:      11225     15881      9926     13471     12939     14285     19677     17175     32296     31384     39825     29707     23446     43633     14361     17253
dram[8]:      26097     37959     44799     41923     30645     16079     12291     11430     59113     44800    323355    464538     41962     64379     10600     16679
dram[9]:       8873     21285     18345     11206     17252     21901     14593     15176     95235     28607     32431     28185     82022    141529     13957     18016
dram[10]:      20647     16631     14668     13717     11357     15855      8142      6482     46293     20584     36642     45392     50341     42305      9988     10112
dram[11]:      85058     21139     42920     34517     53601     16628     18185     33283     58374     33132    134888    449091     81374     79862     25725     23228
maximum mf latency per bank:
dram[0]:       1254      1220      1379      1227      1852      1518      1745      1866      1883      1852      1915      1855      1886      1927      1227      1256
dram[1]:       1376      1381      1381      1346      1623      1561      1851      1839      1835      1894      1920      1867      1915      1806      1339      1339
dram[2]:       1459      1666      1607      1553      1494      1805      1886      1713      1925      1845      1808      1872      1849      1835      1480      1673
dram[3]:       1065      1080      1010      1058      1492      1765      1857      1921      1849      1868      1889      1923      1852      1811      1101      1132
dram[4]:       1661      1747      1694      1625      1729      1830      1908      1789      1912      1915      1843      1876      1780      1843      1700      1648
dram[5]:       1010      1021      1045      1027      1651      1559      1694      1857      1927      1927      1918      1835      1789      1924      1041      1061
dram[6]:       1125      1115      1040      1089      1816      1317      1913      1884      1956      1870      1874      1961      1914      1953      1133      1102
dram[7]:       1041      1066      1068      1039      1827      1513      1833      1878      1878      1924      1838      1793      1839      1830      1059      1047
dram[8]:       1022      1079      1026      1073      1793      1203      1871      1878      1861      1925      1808      1917      1771      1914      1052      1074
dram[9]:       1047      1046      1051      1038      1384      1559      1868      1919      1923      1891      1853      1851      1752      1884      1161      1161
dram[10]:       1209      1174      1181      1127      1873      1918      1894      1924      1867      1797      1918      1835      1886      1879      1174      1176
dram[11]:       1034      1049      1016      1038      1410      1661      1849      1923      1927      1800      1848      1813      1863      1913      1057      1050
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=548840 n_act=880 n_pre=864 n_ref_event=93959467219616 n_req=2560 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=278 bw_util=0.009983
n_activity=48531 dram_eff=0.1138
bk0: 252a 550280i bk1: 131a 551370i bk2: 143a 550875i bk3: 162a 551153i bk4: 161a 551276i bk5: 166a 550636i bk6: 128a 551739i bk7: 159a 551501i bk8: 185a 549954i bk9: 263a 549642i bk10: 63a 552345i bk11: 102a 552319i bk12: 184a 550804i bk13: 200a 550508i bk14: 57a 552292i bk15: 128a 551323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661719
Row_Buffer_Locality_read = 0.673913
Row_Buffer_Locality_write = 0.263158
Bank_Level_Parallism = 1.315268
Bank_Level_Parallism_Col = 0.670130
Bank_Level_Parallism_Ready = 1.039180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009983 
total_CMD = 553328 
util_bw = 5524 
Wasted_Col = 14023 
Wasted_Row = 9659 
Idle = 524122 

BW Util Bottlenecks: 
RCDc_limit = 12213 
RCDWRc_limit = 426 
WTRc_limit = 725 
RTWc_limit = 870 
CCDLc_limit = 2369 
rwq = 0 
CCDLc_limit_alone = 2275 
WTRc_limit_alone = 674 
RTWc_limit_alone = 827 

Commands details: 
total_CMD = 553328 
n_nop = 548840 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 278 
n_act = 880 
n_pre = 864 
n_ref = 93959467219616 
n_req = 2560 
total_req = 2762 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 2762 
Row_Bus_Util =  0.003152 
CoL_Bus_Util = 0.004992 
Either_Row_CoL_Bus_Util = 0.008111 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.004011 
queue_avg = 0.039074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0390745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=547919 n_act=1094 n_pre=1078 n_ref_event=0 n_req=2991 n_rd=2890 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.01176
n_activity=56137 dram_eff=0.1159
bk0: 229a 549517i bk1: 213a 550346i bk2: 210a 550477i bk3: 139a 551774i bk4: 255a 549343i bk5: 176a 550657i bk6: 232a 549025i bk7: 178a 550319i bk8: 274a 549648i bk9: 183a 550772i bk10: 104a 551628i bk11: 79a 552199i bk12: 189a 550126i bk13: 152a 550866i bk14: 108a 551626i bk15: 169a 551055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638582
Row_Buffer_Locality_read = 0.651557
Row_Buffer_Locality_write = 0.267327
Bank_Level_Parallism = 1.360710
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.035998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011762 
total_CMD = 553328 
util_bw = 6508 
Wasted_Col = 16840 
Wasted_Row = 11539 
Idle = 518441 

BW Util Bottlenecks: 
RCDc_limit = 14893 
RCDWRc_limit = 513 
WTRc_limit = 1017 
RTWc_limit = 1158 
CCDLc_limit = 2845 
rwq = 0 
CCDLc_limit_alone = 2662 
WTRc_limit_alone = 908 
RTWc_limit_alone = 1084 

Commands details: 
total_CMD = 553328 
n_nop = 547919 
Read = 2890 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 1094 
n_pre = 1078 
n_ref = 0 
n_req = 2991 
total_req = 3254 

Dual Bus Interface Util: 
issued_total_row = 2172 
issued_total_col = 3254 
Row_Bus_Util =  0.003925 
CoL_Bus_Util = 0.005881 
Either_Row_CoL_Bus_Util = 0.009775 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003143 
queue_avg = 0.054017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0540168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=546954 n_act=1281 n_pre=1265 n_ref_event=0 n_req=3550 n_rd=3443 n_rd_L2_A=0 n_write=0 n_wr_bk=411 bw_util=0.01393
n_activity=61095 dram_eff=0.1262
bk0: 266a 549381i bk1: 303a 549472i bk2: 207a 548743i bk3: 216a 549719i bk4: 251a 549869i bk5: 236a 550089i bk6: 218a 549730i bk7: 315a 548172i bk8: 245a 549206i bk9: 193a 550650i bk10: 112a 551300i bk11: 153a 551063i bk12: 166a 551542i bk13: 217a 549808i bk14: 147a 550814i bk15: 198a 550954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643380
Row_Buffer_Locality_read = 0.654662
Row_Buffer_Locality_write = 0.280374
Bank_Level_Parallism = 1.459434
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.058839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013930 
total_CMD = 553328 
util_bw = 7708 
Wasted_Col = 19005 
Wasted_Row = 12340 
Idle = 514275 

BW Util Bottlenecks: 
RCDc_limit = 17273 
RCDWRc_limit = 517 
WTRc_limit = 1600 
RTWc_limit = 1145 
CCDLc_limit = 3469 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 1477 
RTWc_limit_alone = 1071 

Commands details: 
total_CMD = 553328 
n_nop = 546954 
Read = 3443 
Write = 0 
L2_Alloc = 0 
L2_WB = 411 
n_act = 1281 
n_pre = 1265 
n_ref = 0 
n_req = 3550 
total_req = 3854 

Dual Bus Interface Util: 
issued_total_row = 2546 
issued_total_col = 3854 
Row_Bus_Util =  0.004601 
CoL_Bus_Util = 0.006965 
Either_Row_CoL_Bus_Util = 0.011519 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.004079 
queue_avg = 0.064045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0640452
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=549594 n_act=761 n_pre=745 n_ref_event=0 n_req=2093 n_rd=2040 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.008089
n_activity=43244 dram_eff=0.1035
bk0: 287a 549603i bk1: 195a 550781i bk2: 154a 550922i bk3: 169a 550907i bk4: 43a 552684i bk5: 66a 552525i bk6: 119a 551477i bk7: 92a 551943i bk8: 177a 550416i bk9: 167a 550667i bk10: 136a 551068i bk11: 181a 550786i bk12: 36a 552730i bk13: 47a 552742i bk14: 45a 553114i bk15: 126a 551673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643574
Row_Buffer_Locality_read = 0.654412
Row_Buffer_Locality_write = 0.226415
Bank_Level_Parallism = 1.231675
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.022242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008089 
total_CMD = 553328 
util_bw = 4476 
Wasted_Col = 12329 
Wasted_Row = 9008 
Idle = 527515 

BW Util Bottlenecks: 
RCDc_limit = 10890 
RCDWRc_limit = 304 
WTRc_limit = 395 
RTWc_limit = 533 
CCDLc_limit = 1826 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 370 
RTWc_limit_alone = 521 

Commands details: 
total_CMD = 553328 
n_nop = 549594 
Read = 2040 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 761 
n_pre = 745 
n_ref = 0 
n_req = 2093 
total_req = 2238 

Dual Bus Interface Util: 
issued_total_row = 1506 
issued_total_col = 2238 
Row_Bus_Util =  0.002722 
CoL_Bus_Util = 0.004045 
Either_Row_CoL_Bus_Util = 0.006748 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002678 
queue_avg = 0.032021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0320208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=548557 n_act=959 n_pre=943 n_ref_event=0 n_req=2650 n_rd=2566 n_rd_L2_A=0 n_write=0 n_wr_bk=322 bw_util=0.01044
n_activity=50264 dram_eff=0.1149
bk0: 223a 550009i bk1: 252a 549698i bk2: 175a 550944i bk3: 199a 550502i bk4: 164a 550846i bk5: 121a 551579i bk6: 171a 550932i bk7: 133a 551228i bk8: 186a 550476i bk9: 165a 550610i bk10: 142a 551013i bk11: 147a 551060i bk12: 171a 551120i bk13: 132a 551628i bk14: 82a 552085i bk15: 103a 551612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643774
Row_Buffer_Locality_read = 0.654716
Row_Buffer_Locality_write = 0.309524
Bank_Level_Parallism = 1.324730
Bank_Level_Parallism_Col = 1.189189
Bank_Level_Parallism_Ready = 1.030584
write_to_read_ratio_blp_rw_average = 0.094527
GrpLevelPara = 1.150830 

BW Util details:
bwutil = 0.010439 
total_CMD = 553328 
util_bw = 5776 
Wasted_Col = 15034 
Wasted_Row = 10191 
Idle = 522327 

BW Util Bottlenecks: 
RCDc_limit = 13259 
RCDWRc_limit = 451 
WTRc_limit = 895 
RTWc_limit = 812 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 2419 
WTRc_limit_alone = 862 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 553328 
n_nop = 548557 
Read = 2566 
Write = 0 
L2_Alloc = 0 
L2_WB = 322 
n_act = 959 
n_pre = 943 
n_ref = 0 
n_req = 2650 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 1902 
issued_total_col = 2888 
Row_Bus_Util =  0.003437 
CoL_Bus_Util = 0.005219 
Either_Row_CoL_Bus_Util = 0.008622 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003982 
queue_avg = 0.042044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0420438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=550242 n_act=612 n_pre=596 n_ref_event=0 n_req=1731 n_rd=1677 n_rd_L2_A=0 n_write=0 n_wr_bk=207 bw_util=0.00681
n_activity=35357 dram_eff=0.1066
bk0: 163a 550953i bk1: 138a 551809i bk2: 122a 551762i bk3: 64a 552221i bk4: 139a 551294i bk5: 118a 551951i bk6: 167a 550850i bk7: 104a 551858i bk8: 67a 552453i bk9: 79a 552197i bk10: 42a 552652i bk11: 25a 552898i bk12: 71a 552273i bk13: 87a 551773i bk14: 162a 551195i bk15: 129a 551437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654535
Row_Buffer_Locality_read = 0.669648
Row_Buffer_Locality_write = 0.185185
Bank_Level_Parallism = 1.239908
Bank_Level_Parallism_Col = 1.136084
Bank_Level_Parallism_Ready = 1.021086
write_to_read_ratio_blp_rw_average = 0.097983
GrpLevelPara = 1.108283 

BW Util details:
bwutil = 0.006810 
total_CMD = 553328 
util_bw = 3768 
Wasted_Col = 10016 
Wasted_Row = 7057 
Idle = 532487 

BW Util Bottlenecks: 
RCDc_limit = 8542 
RCDWRc_limit = 331 
WTRc_limit = 476 
RTWc_limit = 582 
CCDLc_limit = 1552 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 425 
RTWc_limit_alone = 563 

Commands details: 
total_CMD = 553328 
n_nop = 550242 
Read = 1677 
Write = 0 
L2_Alloc = 0 
L2_WB = 207 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 1731 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 1884 
Row_Bus_Util =  0.002183 
CoL_Bus_Util = 0.003405 
Either_Row_CoL_Bus_Util = 0.005577 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001944 
queue_avg = 0.024763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0247629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=548753 n_act=936 n_pre=920 n_ref_event=0 n_req=2538 n_rd=2464 n_rd_L2_A=0 n_write=0 n_wr_bk=272 bw_util=0.009889
n_activity=50961 dram_eff=0.1074
bk0: 236a 550139i bk1: 222a 550351i bk2: 171a 550655i bk3: 143a 550797i bk4: 114a 551537i bk5: 119a 551895i bk6: 269a 549688i bk7: 241a 549777i bk8: 168a 550629i bk9: 154a 550640i bk10: 78a 552040i bk11: 93a 551665i bk12: 80a 552065i bk13: 72a 552571i bk14: 221a 550457i bk15: 83a 551671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636328
Row_Buffer_Locality_read = 0.650568
Row_Buffer_Locality_write = 0.162162
Bank_Level_Parallism = 1.293069
Bank_Level_Parallism_Col = 1.166454
Bank_Level_Parallism_Ready = 1.027203
write_to_read_ratio_blp_rw_average = 0.087616
GrpLevelPara = 1.132218 

BW Util details:
bwutil = 0.009889 
total_CMD = 553328 
util_bw = 5472 
Wasted_Col = 14624 
Wasted_Row = 10714 
Idle = 522518 

BW Util Bottlenecks: 
RCDc_limit = 12974 
RCDWRc_limit = 448 
WTRc_limit = 605 
RTWc_limit = 790 
CCDLc_limit = 2161 
rwq = 0 
CCDLc_limit_alone = 2102 
WTRc_limit_alone = 587 
RTWc_limit_alone = 749 

Commands details: 
total_CMD = 553328 
n_nop = 548753 
Read = 2464 
Write = 0 
L2_Alloc = 0 
L2_WB = 272 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2538 
total_req = 2736 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2736 
Row_Bus_Util =  0.003354 
CoL_Bus_Util = 0.004945 
Either_Row_CoL_Bus_Util = 0.008268 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003716 
queue_avg = 0.039132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0391323
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=548143 n_act=1079 n_pre=1063 n_ref_event=0 n_req=2803 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=367 bw_util=0.01109
n_activity=55237 dram_eff=0.1111
bk0: 250a 549326i bk1: 166a 550179i bk2: 270a 549922i bk3: 182a 550429i bk4: 174a 550715i bk5: 176a 550252i bk6: 136a 551066i bk7: 134a 550909i bk8: 115a 551463i bk9: 133a 551453i bk10: 197a 550239i bk11: 151a 550721i bk12: 173a 550355i bk13: 105a 551914i bk14: 196a 550061i bk15: 144a 551208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620050
Row_Buffer_Locality_read = 0.634345
Row_Buffer_Locality_write = 0.237624
Bank_Level_Parallism = 1.344033
Bank_Level_Parallism_Col = 1.206893
Bank_Level_Parallism_Ready = 1.046941
write_to_read_ratio_blp_rw_average = 0.099949
GrpLevelPara = 1.152843 

BW Util details:
bwutil = 0.011093 
total_CMD = 553328 
util_bw = 6138 
Wasted_Col = 16687 
Wasted_Row = 11650 
Idle = 518853 

BW Util Bottlenecks: 
RCDc_limit = 14837 
RCDWRc_limit = 556 
WTRc_limit = 913 
RTWc_limit = 1051 
CCDLc_limit = 2648 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 855 
RTWc_limit_alone = 1007 

Commands details: 
total_CMD = 553328 
n_nop = 548143 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 367 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 2803 
total_req = 3069 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 3069 
Row_Bus_Util =  0.003871 
CoL_Bus_Util = 0.005546 
Either_Row_CoL_Bus_Util = 0.009371 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005014 
queue_avg = 0.050572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0505722
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=549924 n_act=741 n_pre=725 n_ref_event=0 n_req=1860 n_rd=1827 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.007048
n_activity=40782 dram_eff=0.09563
bk0: 123a 551225i bk1: 87a 551969i bk2: 45a 553041i bk3: 61a 552423i bk4: 86a 551868i bk5: 158a 551237i bk6: 219a 549916i bk7: 237a 549275i bk8: 75a 551689i bk9: 119a 551483i bk10: 18a 553080i bk11: 17a 553142i bk12: 112a 551740i bk13: 98a 551873i bk14: 219a 549961i bk15: 153a 551337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608602
Row_Buffer_Locality_read = 0.616858
Row_Buffer_Locality_write = 0.151515
Bank_Level_Parallism = 1.249925
Bank_Level_Parallism_Col = 1.131082
Bank_Level_Parallism_Ready = 1.026504
write_to_read_ratio_blp_rw_average = 0.050162
GrpLevelPara = 1.109306 

BW Util details:
bwutil = 0.007048 
total_CMD = 553328 
util_bw = 3900 
Wasted_Col = 11683 
Wasted_Row = 8629 
Idle = 529116 

BW Util Bottlenecks: 
RCDc_limit = 10779 
RCDWRc_limit = 222 
WTRc_limit = 448 
RTWc_limit = 335 
CCDLc_limit = 1483 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 423 
RTWc_limit_alone = 329 

Commands details: 
total_CMD = 553328 
n_nop = 549924 
Read = 1827 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 741 
n_pre = 725 
n_ref = 0 
n_req = 1860 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 1466 
issued_total_col = 1950 
Row_Bus_Util =  0.002649 
CoL_Bus_Util = 0.003524 
Either_Row_CoL_Bus_Util = 0.006152 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003525 
queue_avg = 0.028818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0288184
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=548832 n_act=873 n_pre=857 n_ref_event=0 n_req=2572 n_rd=2483 n_rd_L2_A=0 n_write=0 n_wr_bk=306 bw_util=0.01008
n_activity=49255 dram_eff=0.1132
bk0: 214a 549856i bk1: 123a 551263i bk2: 158a 550954i bk3: 237a 550196i bk4: 153a 550937i bk5: 98a 551989i bk6: 169a 550529i bk7: 207a 550648i bk8: 30a 552787i bk9: 120a 551685i bk10: 240a 550213i bk11: 270a 549763i bk12: 84a 552407i bk13: 63a 552354i bk14: 216a 550758i bk15: 101a 551977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665630
Row_Buffer_Locality_read = 0.673379
Row_Buffer_Locality_write = 0.449438
Bank_Level_Parallism = 1.299815
Bank_Level_Parallism_Col = 1.171881
Bank_Level_Parallism_Ready = 1.026728
write_to_read_ratio_blp_rw_average = 0.106931
GrpLevelPara = 1.136577 

BW Util details:
bwutil = 0.010081 
total_CMD = 553328 
util_bw = 5578 
Wasted_Col = 14128 
Wasted_Row = 9672 
Idle = 523950 

BW Util Bottlenecks: 
RCDc_limit = 12236 
RCDWRc_limit = 368 
WTRc_limit = 713 
RTWc_limit = 1096 
CCDLc_limit = 2410 
rwq = 0 
CCDLc_limit_alone = 2330 
WTRc_limit_alone = 676 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 553328 
n_nop = 548832 
Read = 2483 
Write = 0 
L2_Alloc = 0 
L2_WB = 306 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 2572 
total_req = 2789 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 2789 
Row_Bus_Util =  0.003127 
CoL_Bus_Util = 0.005040 
Either_Row_CoL_Bus_Util = 0.008125 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005116 
queue_avg = 0.042770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0427703
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=546548 n_act=1471 n_pre=1455 n_ref_event=0 n_req=3624 n_rd=3515 n_rd_L2_A=0 n_write=0 n_wr_bk=382 bw_util=0.01409
n_activity=68383 dram_eff=0.114
bk0: 172a 550941i bk1: 200a 550253i bk2: 233a 550389i bk3: 202a 550305i bk4: 234a 549205i bk5: 144a 550776i bk6: 383a 546537i bk7: 337a 547049i bk8: 92a 551409i bk9: 204a 550138i bk10: 190a 550657i bk11: 210a 549282i bk12: 190a 550093i bk13: 177a 550318i bk14: 250a 548749i bk15: 297a 548354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597682
Row_Buffer_Locality_read = 0.611380
Row_Buffer_Locality_write = 0.155963
Bank_Level_Parallism = 1.454934
Bank_Level_Parallism_Col = 1.255694
Bank_Level_Parallism_Ready = 1.055822
write_to_read_ratio_blp_rw_average = 0.085923
GrpLevelPara = 1.192024 

BW Util details:
bwutil = 0.014086 
total_CMD = 553328 
util_bw = 7794 
Wasted_Col = 21516 
Wasted_Row = 14021 
Idle = 509997 

BW Util Bottlenecks: 
RCDc_limit = 19903 
RCDWRc_limit = 698 
WTRc_limit = 1499 
RTWc_limit = 1426 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3147 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 1346 

Commands details: 
total_CMD = 553328 
n_nop = 546548 
Read = 3515 
Write = 0 
L2_Alloc = 0 
L2_WB = 382 
n_act = 1471 
n_pre = 1455 
n_ref = 0 
n_req = 3624 
total_req = 3897 

Dual Bus Interface Util: 
issued_total_row = 2926 
issued_total_col = 3897 
Row_Bus_Util =  0.005288 
CoL_Bus_Util = 0.007043 
Either_Row_CoL_Bus_Util = 0.012253 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.006342 
queue_avg = 0.066228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0662284
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=553328 n_nop=551088 n_act=444 n_pre=428 n_ref_event=0 n_req=1284 n_rd=1251 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.00497
n_activity=27240 dram_eff=0.101
bk0: 26a 552869i bk1: 127a 551891i bk2: 57a 552729i bk3: 77a 552662i bk4: 36a 553198i bk5: 128a 551136i bk6: 120a 551085i bk7: 83a 551620i bk8: 60a 552172i bk9: 115a 551906i bk10: 51a 552938i bk11: 15a 553115i bk12: 73a 552565i bk13: 75a 552101i bk14: 95a 551759i bk15: 113a 552282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663551
Row_Buffer_Locality_read = 0.677858
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.230062
Bank_Level_Parallism_Col = 1.138849
Bank_Level_Parallism_Ready = 1.028261
write_to_read_ratio_blp_rw_average = 0.090945
GrpLevelPara = 1.098714 

BW Util details:
bwutil = 0.004970 
total_CMD = 553328 
util_bw = 2750 
Wasted_Col = 7312 
Wasted_Row = 5309 
Idle = 537957 

BW Util Bottlenecks: 
RCDc_limit = 6317 
RCDWRc_limit = 224 
WTRc_limit = 233 
RTWc_limit = 423 
CCDLc_limit = 1098 
rwq = 0 
CCDLc_limit_alone = 1083 
WTRc_limit_alone = 232 
RTWc_limit_alone = 409 

Commands details: 
total_CMD = 553328 
n_nop = 551088 
Read = 1251 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 444 
n_pre = 428 
n_ref = 0 
n_req = 1284 
total_req = 1375 

Dual Bus Interface Util: 
issued_total_row = 872 
issued_total_col = 1375 
Row_Bus_Util =  0.001576 
CoL_Bus_Util = 0.002485 
Either_Row_CoL_Bus_Util = 0.004048 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.003125 
queue_avg = 0.018564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.018564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67541, Miss = 1212, Miss_rate = 0.018, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[1]: Access = 62694, Miss = 1639, Miss_rate = 0.026, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 70744, Miss = 2656, Miss_rate = 0.038, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[3]: Access = 52095, Miss = 1323, Miss_rate = 0.025, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 70552, Miss = 2494, Miss_rate = 0.035, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[5]: Access = 55858, Miss = 2058, Miss_rate = 0.037, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 63944, Miss = 1253, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[7]: Access = 64820, Miss = 1284, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 75325, Miss = 1879, Miss_rate = 0.025, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 50395, Miss = 1432, Miss_rate = 0.028, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 60144, Miss = 724, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 57168, Miss = 1386, Miss_rate = 0.024, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[12]: Access = 55950, Miss = 1212, Miss_rate = 0.022, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 67387, Miss = 1614, Miss_rate = 0.024, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[14]: Access = 54004, Miss = 1298, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 60988, Miss = 2433, Miss_rate = 0.040, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 61534, Miss = 1000, Miss_rate = 0.016, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[17]: Access = 60229, Miss = 892, Miss_rate = 0.015, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 64780, Miss = 3164, Miss_rate = 0.049, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 61674, Miss = 885, Miss_rate = 0.014, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[20]: Access = 64276, Miss = 2575, Miss_rate = 0.040, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 69645, Miss = 2151, Miss_rate = 0.031, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 63783, Miss = 1194, Miss_rate = 0.019, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[23]: Access = 51485, Miss = 224, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1487015
L2_total_cache_misses = 37982
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 2563
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1159777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18812
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1487015
icnt_total_pkts_simt_to_mem=1487015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.27759
	minimum = 5
	maximum = 32
Network latency average = 6.27759
	minimum = 5
	maximum = 32
Slowest packet = 2971974
Flit latency average = 6.27759
	minimum = 5
	maximum = 32
Slowest flit = 2971974
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0135435
	minimum = 0.0110041 (at node 1)
	maximum = 0.0213205 (at node 43)
Accepted packet rate average = 0.0135435
	minimum = 0.0110041 (at node 1)
	maximum = 0.0213205 (at node 43)
Injected flit rate average = 0.0135435
	minimum = 0.0110041 (at node 1)
	maximum = 0.0213205 (at node 43)
Accepted flit rate average= 0.0135435
	minimum = 0.0110041 (at node 1)
	maximum = 0.0213205 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 92.6318 (20 samples)
	minimum = 5 (20 samples)
	maximum = 511.5 (20 samples)
Network latency average = 46.1858 (20 samples)
	minimum = 5 (20 samples)
	maximum = 262.9 (20 samples)
Flit latency average = 46.1858 (20 samples)
	minimum = 5 (20 samples)
	maximum = 262.9 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0760666 (20 samples)
	minimum = 0.0572766 (20 samples)
	maximum = 0.158523 (20 samples)
Accepted packet rate average = 0.0760666 (20 samples)
	minimum = 0.0572766 (20 samples)
	maximum = 0.158523 (20 samples)
Injected flit rate average = 0.0760666 (20 samples)
	minimum = 0.0572766 (20 samples)
	maximum = 0.158523 (20 samples)
Accepted flit rate average = 0.0760666 (20 samples)
	minimum = 0.0572766 (20 samples)
	maximum = 0.158523 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 222926 (inst/sec)
gpgpu_simulation_rate = 2272 (cycle/sec)
gpgpu_silicon_slowdown = 623679x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
