# Add a new instruction in Gem5

[slides](attachments/SW_Prefetch.pptx)

## 1. Overall Steps

### 1.1 Gem5's Support

### 1.2 Compiler's Support


## References
* [使用Gem5自定义RISC-V指令集](https://junningwu.haawking.com/tech/2019/11/28/%E4%BD%BF%E7%94%A8Gem5%E8%87%AA%E5%AE%9A%E4%B9%89RISC-V%E6%8C%87%E4%BB%A4%E9%9B%86-%E6%8C%81%E7%BB%AD%E6%9B%B4%E6%96%B0/)
* [Adding custom instruction to RISCV ISA and running it on gem5 and spike | Nitish Srivastava](https://nitish2112.github.io/post/adding-instruction-riscv/)
