Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 11 15:23:04 2018
| Host         : DESKTOP-2VOHK5I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file factorial_fpga_control_sets_placed.rpt
| Design       : factorial_fpga
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------+------------------+------------------+----------------+
|            Clock Signal            |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------+------------------+------------------+----------------+
|  FACT/DP/COMP/greater_than_reg/G0  |                       |                  |                1 |              1 |
|  FACT/CU/enable_reg_i_1_n_0        |                       |                  |                1 |              1 |
|  FACT/CU//i__n_0                   |                       |                  |                1 |              1 |
| ~FACT/CU/cur_state[2]              |                       |                  |                1 |              1 |
|  FACT/CU/output_enable_reg_i_2_n_0 |                       |                  |                1 |              2 |
|  clk100MHz_IBUF_BUFG               |                       |                  |                1 |              3 |
|  clk100MHz_IBUF_BUFG               | FACT/CU/E[0]          |                  |                1 |              4 |
|  clk100MHz_IBUF_BUFG               | FACT/CU/load_register |                  |               12 |             32 |
+------------------------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


