<p><u>Highlights</u></p><ul><li>Jama implementation underway.  This is our solution for end-to-end requirements traceability for ISO26262.</li><li>Our LLC IP (CodaCache) is now under full development as we have completed micro-arch reviews and have design and verification underway.</li><li>DVCon abstract written by Abhinav got accepted. Paper + 30 min presentation to follow.</li><li>We have cubes!  See attached picture of our Austin R&amp;D Center.</li></ul><p> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16167385/image2017-10-22%2014:54:49.png?api=v2"></span></p><p><u>Lowlights</u></p><ul><li>Multiple installation issues seen by our Ncore customers.  We need to make our overall installation process and testing more robust.</li></ul><p> <u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Addressing feedback received during v0.7 reviews.</li><li>Looking in to ARM8v.1 architecture and its impact on Symphony. ARM8v.1 arch is focused towards auto market. Initial review suggests that the Symphony arch can handle the resiliency features introduced in the ARM8v.1 arch.</li><li>Reviewed plans and priorities for Arch 0.9 and will establish similar tracking framework as for previous milestones.</li><li>Plan in place for harvesting iNoCs solution for usage in Symphony.  Consulting agreement with Federico should be signed and engagement started by next week.</li></ul></ul></ul><p> </p><ul><ul><li>Ncore3.0 / Sonata</li></ul></ul><ul><ul><ul><li>Oski Interlock:</li><ul><li>Answered multiple lists of questions from Oski. Caught-up with the last set. Met with Deepa to answer multiple question in person.</li><li>Delivered several updates to documents covering SO-bit changes, Atomic Op flow changes, DC and DT bit definition refinements.</li><li>Oski reported very good progress in verifying the Concerto C protocol against multiple system models.</li></ul><li>Continued documenting architectural, microarchitectural, and performance requirements for blocks of NCore 3.0: System-level; AIUs, DCE, Proxy cache, DMI, DII, CMC</li><li>Conducted multiple thorough tutorials for the design team on basic ordering ideas and specific requirements in ARM systems.</li><li>Presented the Ncore 3 announcement at Linley conference.</li><li>Attended a call with Cadence to review their CCIX IP. Understood the subset of the spec they have implemented and what we would have to do to connect to their IP.</li><li>Started updating the CMPS document for Concerto C. Moved the document to FrameMaker and started adding information.</li><li>Analyzed the multiple parameter specs used by various teams. Held meetings with the software team and have discovered big and hard data management problems related to parameters. It is urgent that solutions be developed for these problems.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Project Angelo for Ncore v2.2 performance modeling in full swing.</li><ul><li>Finalizing format and content of csv file to enable parameter passing between Conductor and PA.</li><li>Aligning on API and interfaces between C++ model and PA for system integration.</li></ul><li>Delivered Piano2.2_rc11 to support final release.</li><li>Ncore 3.0 detailed planning of sprints underway.</li></ul><li>Symphony</li><ul><li>Maestro GUI : continue to advance use-case mock-ups and topology capture.</li><li>Starting definition of custom validation approach in C++ for Maestro.</li><li>Plan in place for harvesting iNoCs solution for usage in Maestro.  Consulting agreement with Federico should be signed and engagement started by next week.</li></ul></ul></ul><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc11 with FlexNoC v3.5.3_rc2 is targeted as final release candidate – no known issues remaining.</li><li>Aligned on v2.2 approach to space and gate delay.  Will capture in documentation and provide AE training.</li><li>Engineering flow testing, QA testing and documentation remaining. </li><li>Expected release date between Nov 3 and Nov 10, 2017.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new issues sourced since release.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support and deferred errata from v2.2</li><ul><li>Identified changes and updated Arch tables for read allocate policy, potential customer enhancement for Seagate.</li><li>Discussed using Ncore v2.5 as first Jama project implementation.</li><li>Carbon Breker integration complete. A few opens remain before we can call the Eval complete.</li><li>Customer TB upgrades/bug fixes being made.  Checker fixes being made</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">15-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">16-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">17-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">72</p></td></tr><tr><td class="confluenceTd"><p align="right">18-Oct</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">86</p></td></tr><tr><td class="confluenceTd"><p align="right">19-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>All module micro arch in progress</li><ul><li>DMI initial review done</li><li>DII  initial review done, formal review on Monday</li><li>CHI-AIU initial review done, formal review following week</li></ul><li>CCP</li><ul><li>Scratchpad and fill port changes done</li><li>Configurable latency changes in progress </li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI stimulus coding complete.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Multiple SFI ports implementation in progress.</li><li>Ncore v3.0 json handwritten and development happening based on this json.</li></ul><li> </li><li>Key Deliverables</li><ul><li>tACHL initial Lib complete à DONE!  (initial phase to enable 3.0 without verification)</li><li>Ncore 3.0 detailed schedule à 10/31</li><li>Ncore 3.0 Micro Arch complete à 10/30 when Arch opens closed;  tACHL coding underway.</li><li>CHI-E BFM – On hold.</li><li>CHI-E testbench – On hold.</li><li>DMI stimulus and scoreboard re-write - TBD.  In progress.</li></ul></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>New build flow under progress. DCE and DMI working. Next up AIU/NCB.</li><li>Re-writing rsim to make it more modular and easy to test and to easily work with Symphony and LLC as well.</li><li>Helping Symphony with porting AXI BFM.</li></ul></ul><p> </p><ul><li>NC-LLC (CodaCache)</li><ul><li>Second micro Arch review done.</li><li>Will incorporate feedback and have a final closure review </li><li>Oski verification now has VPN access and is engaging.</li><li>NCB test bench checked in into LLC so Oski can start working on this.</li><li>Defined static configurations</li><li>Removed files (for eg SFI related files) that are not required for LLC.</li><li>Started making TB changes to remove NCB/AIU related code and add LLC code.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>Team aligned on use of EQML methodology for development of C++ models.</li><li>Delivered updated csv files and Alberto rev0.5 (parameter validation) to Synopsys.</li><li>Need to re-establish momentum with Synopsys given holidays and vacations in India.</li><li>Developing C++ stand-alone system verification environment (target readiness 10/20 à 10/27).</li><ul><li>CCTI and ACE BFM components coded.</li><li>Expected testing and remaining components ready by end of next week.</li></ul></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>We have cubes!  (see attachment) </li><ul><li>Installation of cubes last week.  Need to address power issues several of the cubes.</li></ul></ul></ul><ul><ul><li>Performance</li><ul><li>Working on debugging issues with performance model caused by fix to arbiters</li><li>Continuing to work on integrating memory scheduler for end-to-end QoS analysis for Rev 0.9.</li></ul><li>Design</li><ul><li>uArch 0.7 underway.</li><li>Wrote Symphony ECC library elements and checked them into the library and added documentation to Confluence</li><li>Continue working through how to maintain order when breaking up transactions or resizing because of size mismatches between initiators and targets </li></ul><li>Verification</li><ul><li>First verification sprint underway.</li><li>Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17 (<strong>DONE</strong>)</li><li>Verification strategy by August 17 (<strong>DONE</strong>)</li><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  <strong>Done 10/13/2017</strong>.</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>1 Logic accept, 2 offers declined.  Sourcing new candidates with Keith for second position.</li><li>2 DV now on board and 1 Formal candidate accepted offer.</li></ul></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Providing leadership and support for Ncore Performance modeling for MobileEye with team.</li><li>Arranged to get 2 Platform Architect licenses for engineering team to enable perf modeling effort.</li><li>Driving Piano v2.2 release reviews.  Aligned on gate / space delay approach for v2.2 and v2.5.</li><li>Jama PO delivered and now planning implementation phase with Jama and team.</li><li>Delivered brown-bag session on Lean/Agile and our Pull scheduling methodology.  All teams aligned to using JIRA for tracking and aligning deliverables.</li><li>Delivered initial task-list for  DARPA project for Topology Synthesis and aligned on top level tasks we would track in proposal.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q1’18 and full release Q2’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/10/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  Under development.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  In progress. </li></ul></ul><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on NXP, Auto-pipe issue, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 Done 10/13/2017. </strong> Rev0.9 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on scope and Ncore perf model impacts.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>November Austin 10/31 – 11/3 to visit team and attend ArterisIP Q4 Board Meeting.</p><p> </p>