0.6
2018.2
Jun 14 2018
20:41:02
D:/GitHub/Arch2018/riscv/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/GitHub/Arch2018/riscv/sim/testbench.v,1546672006,verilog,,,,testbench,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/block_ram/block_ram.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/cpu.v,,dual_port_ram_sync;single_port_ram_sync,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/fifo/fifo.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/hci.v,,fifo,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/uart/uart.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/common/uart/uart_baud_clk.v,,uart,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/uart/uart_baud_clk.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/common/uart/uart_rx.v,,uart_baud_clk,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/uart/uart_rx.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/common/uart/uart_tx.v,,uart_rx,,,,,,,,
D:/GitHub/Arch2018/riscv/src/common/uart/uart_tx.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/sim/testbench.v,,uart_tx,,,,,,,,
D:/GitHub/Arch2018/riscv/src/cpu.v,1546859456,verilog,,D:/GitHub/Arch2018/riscv/src/common/fifo/fifo.v,D:/GitHub/Arch2018/riscv/src/defines.v,cpu,,,,,,,,
D:/GitHub/Arch2018/riscv/src/defines.v,1546703016,verilog,,,,,,,,,,,,
D:/GitHub/Arch2018/riscv/src/hci.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/ram.v,,hci,,,,,,,,
D:/GitHub/Arch2018/riscv/src/ram.v,1546672006,verilog,,D:/GitHub/Arch2018/riscv/src/riscv_top.v,,ram,,,,,,,,
D:/GitHub/Arch2018/riscv/src/riscv_top.v,1546848514,verilog,,D:/GitHub/Arch2018/riscv/src/common/uart/uart.v,,riscv_top,,,,,,,,
