#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  1 23:24:23 2021
# Process ID: 674049
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1
# Command line: vivado -log rsa_project_rsa_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_project_rsa_wrapper_0_0.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_rsa_wrapper_0_0.tcl -notrace
Command: synth_design -top rsa_project_rsa_wrapper_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 674080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1320.039 ; gain = 89.723 ; free physical = 1660 ; free virtual = 27039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rsa_project_rsa_wrapper_0_0' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/synth/rsa_project_rsa_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rsa_wrapper' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:3]
	Parameter STATE_BITS bound to: 3 - type: integer 
	Parameter STATE_WAIT_FOR_CMD bound to: 3'b000 
	Parameter STATE_READ_DATA bound to: 3'b001 
	Parameter STATE_COMPUTE bound to: 3'b010 
	Parameter STATE_WRITE_DATA bound to: 3'b011 
	Parameter STATE_ASSERT_DONE bound to: 3'b100 
	Parameter STATE_WAIT_FOR_RESULT bound to: 3'b101 
	Parameter CMD_READ bound to: 0 - type: integer 
	Parameter CMD_COMPUTE bound to: 1 - type: integer 
	Parameter CMD_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'montgomery_exp' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:171]
INFO: [Synth 8-6157] synthesizing module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder' (1#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-226] default block is never used [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:68]
WARNING: [Synth 8-6090] variable 'result' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:93]
WARNING: [Synth 8-6090] variable 'result' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:94]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (2#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:123]
INFO: [Synth 8-6155] done synthesizing module 'montgomery' (3#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
WARNING: [Synth 8-689] width (1024) of port connection 'result' does not match port width (1028) of module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:315]
WARNING: [Synth 8-689] width (1024) of port connection 'result' does not match port width (1028) of module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:328]
WARNING: [Synth 8-6014] Unused sequential element start_d_reg was removed.  [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:250]
INFO: [Synth 8-6155] done synthesizing module 'montgomery_exp' (4#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:171]
WARNING: [Synth 8-6014] Unused sequential element core_data_reg was removed.  [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:136]
INFO: [Synth 8-6155] done synthesizing module 'rsa_wrapper' (5#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rsa_project_rsa_wrapper_0_0' (6#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/synth/rsa_project_rsa_wrapper_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.664 ; gain = 144.348 ; free physical = 1653 ; free virtual = 27033
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.664 ; gain = 144.348 ; free physical = 1658 ; free virtual = 27038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.664 ; gain = 144.348 ; free physical = 1658 ; free virtual = 27038
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1818.668 ; gain = 11.000 ; free physical = 1309 ; free virtual = 26690
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1470 ; free virtual = 26851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1470 ; free virtual = 26851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1470 ; free virtual = 26851
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rsa_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'param_cnt_reg' in module 'rsa_wrapper'
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r2modn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmodn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "param_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'param_cnt_reg' using encoding 'one-hot' in module 'rsa_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      STATE_WAIT_FOR_CMD |                           000001 |                              000
         STATE_READ_DATA |                           000010 |                              001
           STATE_COMPUTE |                           000100 |                              010
   STATE_WAIT_FOR_RESULT |                           001000 |                              101
        STATE_WRITE_DATA |                           010000 |                              011
       STATE_ASSERT_DONE |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'rsa_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1453 ; free virtual = 26835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mpadder             |           2|     11291|
|2     |montgomery__GC0     |           1|      9304|
|3     |montgomery_exp__GC0 |           1|     13381|
|4     |rsa_wrapper__GC0    |           1|      5307|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:89]
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:89]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_Q_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_sub_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:111]
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:89]
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:89]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_Q_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_sub_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:111]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 112   
	   3 Input     20 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
+---XORs : 
	   2 Input   1027 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1028 Bit    Registers := 8     
	             1024 Bit    Registers := 10    
	               72 Bit    Registers := 112   
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 140   
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 8     
	   2 Input   1024 Bit        Muxes := 12    
	   2 Input     72 Bit        Muxes := 56    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register result_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:89]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_Q_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
INFO: [Synth 8-3538] Detected potentially large (wide) register regC_sub_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:111]
Hierarchical RTL Component report 
Module carry_sel_adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mpadder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1028 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module montgomery 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	             1028 Bit    Registers := 2     
	             1024 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 4     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module montgomery_exp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 7     
Module rsa_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design rsa_project_rsa_wrapper_0_0 has port leds[3] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (S1_reg[71]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[70]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[69]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[68]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[67]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[66]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[65]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[64]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[63]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[62]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[61]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[60]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[59]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[58]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[57]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[56]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[55]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[54]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[53]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[52]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[51]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[50]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[49]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[48]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[47]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[46]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[45]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[44]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[43]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[42]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[41]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[40]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[39]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[38]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[37]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[36]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[35]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[34]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[33]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[32]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[31]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[30]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[29]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[28]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[27]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[26]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[25]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[24]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[23]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[22]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[21]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[20]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[19]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[18]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[17]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[16]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[15]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[14]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[13]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[12]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[11]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[10]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[9]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[8]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[7]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[6]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[5]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[4]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[3]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[2]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[1]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (S1_reg[0]) is unused and will be removed from module carry_sel_adder__1.
WARNING: [Synth 8-3332] Sequential element (C1_reg) is unused and will be removed from module carry_sel_adder__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mont_expi_2/\e_reg_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1000]' (FDE) to 'mont_expi_2/e_reg_reg[1001]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1001]' (FDE) to 'mont_expi_2/e_reg_reg[1002]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1002]' (FDE) to 'mont_expi_2/e_reg_reg[1003]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1003]' (FDE) to 'mont_expi_2/e_reg_reg[1004]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1004]' (FDE) to 'mont_expi_2/e_reg_reg[1005]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1005]' (FDE) to 'mont_expi_2/e_reg_reg[1006]'
INFO: [Synth 8-3886] merging instance 'mont_expi_2/e_reg_reg[1006]' (FDE) to 'mont_expi_2/e_reg_reg[1007]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:03:18 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1355 ; free virtual = 26767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mpadder             |           2|      7368|
|2     |montgomery__GC0     |           2|     17518|
|3     |montgomery_exp__GC0 |           1|     20554|
|4     |rsa_wrapper__GC0    |           1|      4201|
|5     |mpadder__1          |           2|      8705|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:25 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1249 ; free virtual = 26660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:25 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1248 ; free virtual = 26660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mpadder             |           2|      7368|
|2     |montgomery__GC0     |           2|     17518|
|3     |montgomery_exp__GC0 |           1|     20554|
|4     |rsa_wrapper__GC0    |           1|      4201|
|5     |mpadder__1          |           2|      8705|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/mont_exp/multi_0/regC_Q_reg[1027]) is unused and will be removed from module rsa_project_rsa_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mont_exp/multi_1/regC_Q_reg[1027]) is unused and will be removed from module rsa_project_rsa_wrapper_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:29 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1235 ; free virtual = 26647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:32 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1231 ; free virtual = 26644
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:33 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1231 ; free virtual = 26643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:09 ; elapsed = 00:03:35 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1220 ; free virtual = 26632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:03:35 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1219 ; free virtual = 26632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:36 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1217 ; free virtual = 26629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:03:36 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1217 ; free virtual = 26630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  2056|
|2     |LUT1   |    58|
|3     |LUT2   |    68|
|4     |LUT3   |  5128|
|5     |LUT4   |  2146|
|6     |LUT5   |  8078|
|7     |LUT6   |  4107|
|8     |FDRE   | 24602|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------+------+
|      |Instance                        |Module             |Cells |
+------+--------------------------------+-------------------+------+
|1     |top                             |                   | 46245|
|2     |  inst                          |rsa_wrapper        | 46245|
|3     |    mont_exp                    |montgomery_exp     | 42074|
|4     |      multi_0                   |montgomery         | 19431|
|5     |        adder_B                 |mpadder_29         |  8858|
|6     |          adder_0               |carry_sel_adder_45 |   328|
|7     |          \genblk1[10].adder_i  |carry_sel_adder_46 |   420|
|8     |          \genblk1[11].adder_i  |carry_sel_adder_47 |   565|
|9     |          \genblk1[12].adder_i  |carry_sel_adder_48 |   420|
|10    |          \genblk1[13].adder_i  |carry_sel_adder_49 |   492|
|11    |          \genblk1[1].adder_i   |carry_sel_adder_50 |   565|
|12    |          \genblk1[2].adder_i   |carry_sel_adder_51 |   420|
|13    |          \genblk1[3].adder_i   |carry_sel_adder_52 |   565|
|14    |          \genblk1[4].adder_i   |carry_sel_adder_53 |   420|
|15    |          \genblk1[5].adder_i   |carry_sel_adder_54 |   565|
|16    |          \genblk1[6].adder_i   |carry_sel_adder_55 |   420|
|17    |          \genblk1[7].adder_i   |carry_sel_adder_56 |   565|
|18    |          \genblk1[8].adder_i   |carry_sel_adder_57 |   420|
|19    |          \genblk1[9].adder_i   |carry_sel_adder_58 |   565|
|20    |        adder_M                 |mpadder_30         |  5392|
|21    |          adder_0               |carry_sel_adder_31 |   310|
|22    |          \genblk1[10].adder_i  |carry_sel_adder_32 |   310|
|23    |          \genblk1[11].adder_i  |carry_sel_adder_33 |   165|
|24    |          \genblk1[12].adder_i  |carry_sel_adder_34 |   310|
|25    |          \genblk1[13].adder_i  |carry_sel_adder_35 |   165|
|26    |          \genblk1[1].adder_i   |carry_sel_adder_36 |   165|
|27    |          \genblk1[2].adder_i   |carry_sel_adder_37 |   310|
|28    |          \genblk1[3].adder_i   |carry_sel_adder_38 |   165|
|29    |          \genblk1[4].adder_i   |carry_sel_adder_39 |   310|
|30    |          \genblk1[5].adder_i   |carry_sel_adder_40 |   165|
|31    |          \genblk1[6].adder_i   |carry_sel_adder_41 |   310|
|32    |          \genblk1[7].adder_i   |carry_sel_adder_42 |   165|
|33    |          \genblk1[8].adder_i   |carry_sel_adder_43 |   310|
|34    |          \genblk1[9].adder_i   |carry_sel_adder_44 |   165|
|35    |      multi_1                   |montgomery_0       | 20480|
|36    |        adder_B                 |mpadder            |  8855|
|37    |          adder_0               |carry_sel_adder_15 |   327|
|38    |          \genblk1[10].adder_i  |carry_sel_adder_16 |   419|
|39    |          \genblk1[11].adder_i  |carry_sel_adder_17 |   565|
|40    |          \genblk1[12].adder_i  |carry_sel_adder_18 |   419|
|41    |          \genblk1[13].adder_i  |carry_sel_adder_19 |   492|
|42    |          \genblk1[1].adder_i   |carry_sel_adder_20 |   565|
|43    |          \genblk1[2].adder_i   |carry_sel_adder_21 |   420|
|44    |          \genblk1[3].adder_i   |carry_sel_adder_22 |   564|
|45    |          \genblk1[4].adder_i   |carry_sel_adder_23 |   420|
|46    |          \genblk1[5].adder_i   |carry_sel_adder_24 |   564|
|47    |          \genblk1[6].adder_i   |carry_sel_adder_25 |   420|
|48    |          \genblk1[7].adder_i   |carry_sel_adder_26 |   564|
|49    |          \genblk1[8].adder_i   |carry_sel_adder_27 |   420|
|50    |          \genblk1[9].adder_i   |carry_sel_adder_28 |   565|
|51    |        adder_M                 |mpadder_1          |  5393|
|52    |          adder_0               |carry_sel_adder    |   310|
|53    |          \genblk1[10].adder_i  |carry_sel_adder_2  |   310|
|54    |          \genblk1[11].adder_i  |carry_sel_adder_3  |   165|
|55    |          \genblk1[12].adder_i  |carry_sel_adder_4  |   310|
|56    |          \genblk1[13].adder_i  |carry_sel_adder_5  |   165|
|57    |          \genblk1[1].adder_i   |carry_sel_adder_6  |   165|
|58    |          \genblk1[2].adder_i   |carry_sel_adder_7  |   310|
|59    |          \genblk1[3].adder_i   |carry_sel_adder_8  |   165|
|60    |          \genblk1[4].adder_i   |carry_sel_adder_9  |   310|
|61    |          \genblk1[5].adder_i   |carry_sel_adder_10 |   165|
|62    |          \genblk1[6].adder_i   |carry_sel_adder_11 |   310|
|63    |          \genblk1[7].adder_i   |carry_sel_adder_12 |   165|
|64    |          \genblk1[8].adder_i   |carry_sel_adder_13 |   310|
|65    |          \genblk1[9].adder_i   |carry_sel_adder_14 |   165|
+------+--------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:03:36 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1216 ; free virtual = 26629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 1818.668 ; gain = 144.348 ; free physical = 1270 ; free virtual = 26682
Synthesis Optimization Complete : Time (s): cpu = 00:03:11 ; elapsed = 00:03:36 . Memory (MB): peak = 1818.668 ; gain = 588.352 ; free physical = 1270 ; free virtual = 26682
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:42 . Memory (MB): peak = 1858.332 ; gain = 639.746 ; free physical = 1245 ; free virtual = 26658
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.344 ; gain = 24.012 ; free physical = 1221 ; free virtual = 26641
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.344 ; gain = 0.000 ; free physical = 1197 ; free virtual = 26640
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_rsa_wrapper_0_0_utilization_synth.rpt -pb rsa_project_rsa_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1882.344 ; gain = 0.000 ; free physical = 1192 ; free virtual = 26635
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 23:28:31 2021...
