{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 83330,
    "design__instance__area": 114014,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 6,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 20,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 21,
    "power__internal__total": 0.0017894862685352564,
    "power__switching__total": 0.0021665431559085846,
    "power__leakage__total": 3.4189449138466443e-07,
    "power__total": 0.003956370986998081,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3412090429000181,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3207501854905171,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3473443853077966,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 3.61540496662725,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.347344,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 3.615405,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 49,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 20,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 21,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3820055213613022,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.35210499401645284,
    "timing__hold__ws__corner:nom_ss_100C_1v60": -0.047918781410291926,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -1.5062120865765263,
    "timing__hold__tns__corner:nom_ss_100C_1v60": -0.047918781410291926,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -28.065266460749896,
    "timing__hold__wns__corner:nom_ss_100C_1v60": -0.047918781410291926,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -1.5062120865765263,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 1,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.904257,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 46,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -1.506212,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 46,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 3,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 20,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 21,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3207977030373149,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3036408710410417,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1324087543752503,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.676386632514725,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.132409,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.676387,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 72,
    "design__max_fanout_violation__count": 20,
    "design__max_cap_violation__count": 27,
    "clock__skew__worst_hold": -0.31254819061952555,
    "clock__skew__worst_setup": 0.2993871624241898,
    "timing__hold__ws": -0.19575785990739186,
    "timing__setup__ws": -2.0459554629580183,
    "timing__hold__tns": -0.4584186493492594,
    "timing__setup__tns": -44.260123929758855,
    "timing__hold__wns": -0.19575785990739186,
    "timing__setup__wns": -2.0459554629580183,
    "timing__hold_vio__count": 4,
    "timing__hold_r2r__ws": 0.129178,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 138,
    "timing__setup_r2r__ws": -2.045955,
    "timing__setup_r2r_vio__count": 138,
    "design__die__bbox": "0.0 0.0 3000.0 3000.0",
    "design__core__bbox": "300.38 301.92 2699.74 2698.24",
    "design__io": 206,
    "design__die__area": 9000000,
    "design__core__area": 5749630,
    "design__instance__count__stdcell": 83330,
    "design__instance__area__stdcell": 114014,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.0198298,
    "design__instance__utilization__stdcell": 0.0198298,
    "design__instance__count__class:inverter": 31,
    "design__instance__count__class:sequential_cell": 119,
    "design__instance__count__class:multi_input_combinational_cell": 224,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 493410,
    "design__instance__count__class:tap_cell": 82119,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 204,
    "design__io__hpwl": 309270328,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 210568,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 448,
    "design__instance__count__class:clock_buffer": 37,
    "design__instance__count__class:clock_inverter": 2,
    "design__instance__count__setup_buffer": 7,
    "design__instance__count__hold_buffer": 111,
    "antenna__violating__nets": 3,
    "antenna__violating__pins": 3,
    "route__antenna_violation__count": 3,
    "antenna_diodes_count": 350,
    "design__instance__count__class:antenna_cell": 350,
    "route__net": 960,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 152,
    "route__wirelength__iter:1": 212353,
    "route__drc_errors__iter:2": 37,
    "route__wirelength__iter:2": 212243,
    "route__drc_errors__iter:3": 14,
    "route__wirelength__iter:3": 212207,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 212214,
    "route__drc_errors": 0,
    "route__wirelength": 212214,
    "route__vias": 5641,
    "route__vias__singlecut": 5641,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1961.32,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 6,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 20,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 10,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3317315127599601,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.31507172762586905,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3425562153117745,
    "timing__setup__ws__corner:min_tt_025C_1v80": 3.881893139032456,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.342556,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 3.881893,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 46,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 20,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 12,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.36868462104589894,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.34572876096109345,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.07838641069215857,
    "timing__setup__ws__corner:min_ss_100C_1v60": -1.0693188859266904,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -16.461907858369734,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -1.0693188859266904,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.895678,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 35,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -1.069319,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 35,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 3,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 20,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 10,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.31254819061952555,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2993871624241898,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12917800528221926,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 5.868514285073529,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.129178,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 5.868514,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 18,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 20,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 27,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.34501333322379135,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3266452478733955,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3523794689114785,
    "timing__setup__ws__corner:max_tt_025C_1v80": 3.2634642578675126,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.352379,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 3.263464,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 8,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 72,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 20,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 27,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.38686363540985386,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3608400069766417,
    "timing__hold__ws__corner:max_ss_100C_1v60": -0.19575785990739186,
    "timing__setup__ws__corner:max_ss_100C_1v60": -2.0459554629580183,
    "timing__hold__tns__corner:max_ss_100C_1v60": -0.4584186493492594,
    "timing__setup__tns__corner:max_ss_100C_1v60": -44.260123929758855,
    "timing__hold__wns__corner:max_ss_100C_1v60": -0.19575785990739186,
    "timing__setup__wns__corner:max_ss_100C_1v60": -2.0459554629580183,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 3,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.913006,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 57,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -2.045955,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 57,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 8,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 5,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 20,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 26,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.32665579499242775,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3083580977837838,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13604007194689494,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 5.433496473209929,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.13604,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 5.433496,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 8,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 8,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79938,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00061995,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000721058,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.41906e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000721058,
    "design_powergrid__voltage__worst": 0.000721058,
    "design_powergrid__voltage__worst__net:VPWR": 1.79938,
    "design_powergrid__drop__worst": 0.000721058,
    "design_powergrid__drop__worst__net:VPWR": 0.00061995,
    "design_powergrid__voltage__worst__net:VGND": 0.000721058,
    "design_powergrid__drop__worst__net:VGND": 0.000721058,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.35e-06,
    "ir__drop__worst": 0.00062,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}
