{
  "version": "1.0",
  "testcase": "bug.sv",
  "classification": {
    "result": "report",
    "reason": "Valid SystemVerilog syntax causes CIRCT assertion failure - MooreToCore pass lacks type converter for StringType on module ports",
    "confidence": "high"
  },
  "syntax_check": {
    "valid": true,
    "tool": "slang",
    "version": "10.0.6+3d7e6cd2e",
    "errors": [],
    "warnings": []
  },
  "cross_tool_validation": {
    "slang": {
      "result": "pass",
      "version": "10.0.6+3d7e6cd2e",
      "errors": 0,
      "warnings": 0,
      "notes": "Build succeeded: 0 errors, 0 warnings"
    },
    "verilator": {
      "result": "pass_with_warnings",
      "version": "5.022",
      "errors": 0,
      "warnings": 2,
      "notes": "Warnings are non-fatal: DECLFILENAME (filename mismatch), UNDRIVEN (signal not driven)"
    },
    "circt": {
      "result": "crash",
      "version": "1.139.0",
      "crash_type": "assertion",
      "assertion": "dyn_cast on a non-existent value"
    }
  },
  "minimization": {
    "original_lines": 13,
    "minimized_lines": 2,
    "reduction_percent": 84.6
  },
  "verdict": {
    "is_valid_bug": true,
    "bug_type": "assertion_failure",
    "component": "MooreToCore",
    "recommendation": "Report to CIRCT - valid SV code causes crash due to missing StringType converter"
  }
}
