
Í
v++_link_top$4ccd5084-1be8-42d5-a484-0771556bce7f>v++  -l -t hw_emu --config ../u200.cfg ./top.xo -o top.xclbin *l"h/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/reports/link/v++_link_top_guidance.html2]"Y/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/v++_link_top_guidance.pbB‰
../u200.cfgùplatform=xilinx_u200_gen3x16_xdma_1_202110_1
debug=1
save-temps=1

[connectivity]
nk=top:1:top_1
#sp=top_1.X:PLRAM[1]
sp=top_1.out:DDR[0]
sp=top_1.adj_list:DDR[0]
#sp=top_1.flushs:PLRAM[1]

#slr=top_1:SLR0

[profile]
data=all:all:all
