// Seed: 2303061287
module module_0;
  assign id_1 = 1 | 1'b0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input supply1 id_14
);
  assign id_6 = id_4;
  module_0();
endmodule
