---
layout: post
title: Simple RISC Machine
description: Designed Reduced Instruction Set Computer with integrated memory and I/O functionality, capable of executing ARM instructions, on DE1-Soc using Quartus and SystemVerilog. This was a team project done in a group of 2. 
skills: 
  - System Verilog
  - Quartus
  - ModelSim
  - FPGA

main-image: /RISCblock.png
---

## Block Diagram

{% include image-gallery.html images="RISCblock.png" height="400" %}
<span style="font-size: 10px">Image from CPEN 211 course materials at UBC.</span>  
Here's an overview of the main modules of the RISC machine. 

## Checkout the projects GitHub

<a href="https://drive.google.com/file/d/101rXCqt_ncftTJQcAkzx5_E8U2eXSJqr/view?usp=sharing](https://github.com/rishiupath/RISC-machine" target="_blank" class="button">GitHub</a>
