Week 0 ‚Äî Environment Setup & Tool Installation

This week focused on building the complete development environment required for the SoC design journey. From VM setup to installing a full open-source EDA toolchain, the system is now ready for RTL ‚Üí GDSII flow .

System Requirements
| Component           | Specification ‚úÖ   |
| ------------------- | ----------------- |
| **OS**              | Ubuntu 20.04+     |
| **CPU**             | 4 vCPUs           |
| **RAM**             | 6 GB+             |
| **Storage**         | 50 GB+ HDD        |


| Task                  | Description                                                     | Status |
| --------------------- | --------------------------------------------------------------- | ------ |
| üìÇ **Repo & Docs**    | Created GitHub repo + documented intro video summary            | ‚úîÔ∏è Done |
| üõ†Ô∏è **EDA Toolchain** | Installed + verified complete open-source flow (with snapshots) | ‚úîÔ∏è Done |

Key Learnings

Gained hands-on experience in environment setup & dependency management for VLSI projects.

Successfully installed and verified open-source EDA toolchain on Ubuntu VM.

Established a robust base system to smoothly proceed with RTL ‚Üí GDSII flow.

‚öôÔ∏è Installed EDA Tools
| Tool                         | Purpose                                    | Verification |
| ---------------------------- | ------------------------------------------ | ------------ |
| **Icarus Verilog + GTKWave** | Verilog simulation & waveform analysis     | ‚úîÔ∏è            |
| **Yosys**                    | RTL Synthesis                              | ‚úîÔ∏è            |


Installation Highlights
<details> <summary><b>Step-by-Step Setup (Click to Expand)</b></summary>

1Ô∏è Yosys ‚Üí Built from source for RTL synthesis.

commands-
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make (If make is not installed please install it)
$ sudo apt-get install build-essential clang bison flex \
 libreadline-dev gawk tcl-dev libffi-dev git \
 graphviz xdot pkg-config python3 libboost-system-dev \
 libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
$ make
$ sudo make install 

<img width="1073" height="241" alt="image" src="https://github.com/user-attachments/assets/d3f767eb-c6ec-4cf1-bf81-a74009cebb3b" />

2Ô∏è Icarus Verilog & GTKWave ‚Üí Installed via APT for simulation & waveform viewing.

commands-
Steps to install iverilog
sudo apt-get update
sudo apt-get install iverilog
<img width="996" height="771" alt="image" src="https://github.com/user-attachments/assets/7f33dda1-6c15-47b6-bbc8-e4e33786e31d" />

Steps to install gtkwave
sudo apt-get update
sudo apt install gtkwave 
<img width="1070" height="157" alt="image" src="https://github.com/user-attachments/assets/7cfcbc1d-7898-47de-a7ca-533c3e767eb2" />



</details>
 Week 0 Milestone

‚úîÔ∏è Environment fully ready for SoC design flow
‚úîÔ∏è GitHub repo + documentation prepared
‚úîÔ∏è All tools tested & verified

 Next Week (Week 1): RTL Design & Simulation Kickoff ‚ö°
