# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/Lab\ 4/lab4\ task\ 2 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 2/ram32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:11 on May 16,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 2" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 2/ram32x8.v 
# -- Compiling module ram32x8
# -- Compiling module ram32x8_testbench
# 
# Top level modules:
# 	ram32x8_testbench
# End time: 01:15:11 on May 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.ram32x8_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.ram32x8_testbench -Lf altera_mf_ver 
# Start time: 01:16:14 on May 16,2021
# Loading work.ram32x8_testbench
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end sim:/ram32x8_testbench/*
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 2/ram32x8.v(218)
#    Time: 1150 ps  Iteration: 1  Instance: /ram32x8_testbench
# Break in Module ram32x8_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab 4/lab4 task 2/ram32x8.v line 218
# End time: 01:16:29 on May 16,2021, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
