# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.srcs/sources_1/new/Parallel.vhd" \
"../../../../lab1.srcs/sources_1/new/Serial.vhd" \
"../../../../lab1.srcs/sim_1/new/Serial_sim2.vhd" \

# Do not sort compile order
nosort
