# ESE 555 Project
## 8-bit Carry Select Adder VLSI using 45nm CMOS technology

[Final Project Report](https://github.com/madhu2000u/VLSI-8-Bit-CSL-Adder/blob/main/ESE%20555%20Final%20Project%20Report%20(115294248).pdf)

## Layout of 8-bit Carry Select Adder

![8-bit CSL adder layout](https://github.com/madhu2000u/VLSI-8-Bit-CSL-Adder/assets/49570614/cc35337a-9749-4da7-82f2-fd27f16d6d42)

1) Metal layer 10 for clock routing for flipflops
2) Metal layer 9/8 for Power and Ground networks
3) Metal layer 4 for Reset signal routing to flip-flops
4) Metal layers 3 and below for internal interconnects

1) Chip/die area - 1246.46 square micrometers
2) Operating frequency - 4GHz
3) Average Power consumption - 1.106mW for 50ns runtime.
