###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113491   # Number of WRITE/WRITEP commands
num_reads_done                 =       501989   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       390859   # Number of read row buffer hits
num_read_cmds                  =       501989   # Number of READ/READP commands
num_writes_done                =       113498   # Number of read requests issued
num_write_row_hits             =        95768   # Number of write row buffer hits
num_act_cmds                   =       129236   # Number of ACT commands
num_pre_cmds                   =       129205   # Number of PRE commands
num_ondemand_pres              =       105962   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9381200   # Cyles of rank active rank.0
rank_active_cycles.1           =      9010914   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       618800   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       989086   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       572176   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5583   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2910   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5873   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1376   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          341   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          485   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          696   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1152   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          953   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23950   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          259   # Write cmd latency (cycles)
write_latency[40-59]           =          456   # Write cmd latency (cycles)
write_latency[60-79]           =          767   # Write cmd latency (cycles)
write_latency[80-99]           =         1528   # Write cmd latency (cycles)
write_latency[100-119]         =         2478   # Write cmd latency (cycles)
write_latency[120-139]         =         4202   # Write cmd latency (cycles)
write_latency[140-159]         =         6094   # Write cmd latency (cycles)
write_latency[160-179]         =         6945   # Write cmd latency (cycles)
write_latency[180-199]         =         6840   # Write cmd latency (cycles)
write_latency[200-]            =        83914   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       224001   # Read request latency (cycles)
read_latency[40-59]            =        69754   # Read request latency (cycles)
read_latency[60-79]            =        72802   # Read request latency (cycles)
read_latency[80-99]            =        27982   # Read request latency (cycles)
read_latency[100-119]          =        21032   # Read request latency (cycles)
read_latency[120-139]          =        17155   # Read request latency (cycles)
read_latency[140-159]          =         9155   # Read request latency (cycles)
read_latency[160-179]          =         6637   # Read request latency (cycles)
read_latency[180-199]          =         5301   # Read request latency (cycles)
read_latency[200-]             =        48168   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.66547e+08   # Write energy
read_energy                    =  2.02402e+09   # Read energy
act_energy                     =   3.5359e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97024e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74761e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85387e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62281e+09   # Active standby energy rank.1
average_read_latency           =       92.557   # Average read request latency (cycles)
average_interarrival           =      16.2471   # Average request interarrival latency (cycles)
total_energy                   =  1.58973e+10   # Total energy (pJ)
average_power                  =      1589.73   # Average power (mW)
average_bandwidth              =      5.25216   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       119962   # Number of WRITE/WRITEP commands
num_reads_done                 =       508552   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378889   # Number of read row buffer hits
num_read_cmds                  =       508553   # Number of READ/READP commands
num_writes_done                =       119972   # Number of read requests issued
num_write_row_hits             =        90825   # Number of write row buffer hits
num_act_cmds                   =       159315   # Number of ACT commands
num_pre_cmds                   =       159287   # Number of PRE commands
num_ondemand_pres              =       137386   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9187556   # Cyles of rank active rank.0
rank_active_cycles.1           =      9163280   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       812444   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       836720   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       585668   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5100   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2923   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5935   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1310   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          347   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          488   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          697   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          973   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23905   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          204   # Write cmd latency (cycles)
write_latency[40-59]           =          359   # Write cmd latency (cycles)
write_latency[60-79]           =          672   # Write cmd latency (cycles)
write_latency[80-99]           =         1266   # Write cmd latency (cycles)
write_latency[100-119]         =         2155   # Write cmd latency (cycles)
write_latency[120-139]         =         3905   # Write cmd latency (cycles)
write_latency[140-159]         =         5415   # Write cmd latency (cycles)
write_latency[160-179]         =         6096   # Write cmd latency (cycles)
write_latency[180-199]         =         6715   # Write cmd latency (cycles)
write_latency[200-]            =        93158   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       215791   # Read request latency (cycles)
read_latency[40-59]            =        65305   # Read request latency (cycles)
read_latency[60-79]            =        80402   # Read request latency (cycles)
read_latency[80-99]            =        30064   # Read request latency (cycles)
read_latency[100-119]          =        22880   # Read request latency (cycles)
read_latency[120-139]          =        18625   # Read request latency (cycles)
read_latency[140-159]          =         9995   # Read request latency (cycles)
read_latency[160-179]          =         7465   # Read request latency (cycles)
read_latency[180-199]          =         5671   # Read request latency (cycles)
read_latency[200-]             =        52352   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   5.9885e+08   # Write energy
read_energy                    =  2.05049e+09   # Read energy
act_energy                     =  4.35886e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.89973e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.01626e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73303e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71789e+09   # Active standby energy rank.1
average_read_latency           =      97.5101   # Average read request latency (cycles)
average_interarrival           =      15.9101   # Average request interarrival latency (cycles)
total_energy                   =  1.60324e+10   # Total energy (pJ)
average_power                  =      1603.24   # Average power (mW)
average_bandwidth              =       5.3634   # Average bandwidth
