module counter(
    input clk,              //clock input
    input reset,            //reset input
    output reg [7:0] count  //8-bit output register
)
always @ (posedge clk) begin
    if (reset) begin        //on reset, counter is cleared to 0
        count <= 8'b00000001;
    end else begin          //else, increment counter by 1
        count <= count + 1;
    end
end