// Seed: 3456755511
module module_0 #(
    parameter id_14 = 32'd36
) (
    output wand id_0,
    output uwire id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output uwire id_7
    , id_11,
    input tri1 id_8,
    input tri id_9
);
  logic id_12, id_13, _id_14, id_15 = id_12;
  tri [1 : 1] id_16;
  assign id_7 = id_6 ==? id_4;
  parameter id_17 = -1;
  logic id_18 = id_16;
  assign id_16 = 1'b0;
  logic [7:0] id_19;
  assign id_7  = id_15;
  assign id_11 = id_6;
  wire [-1 : 1] id_20;
  wire id_21;
  ;
  parameter id_22 = -1;
  wire [1 'b0 : ""] id_23;
  assign id_19[id_14] = id_2;
  logic id_24;
  assign id_3 = id_19;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input uwire id_3,
    output supply0 id_4
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  wire id_6;
  wire id_7;
  assign id_6 = id_7;
endmodule
