

================================================================
== Vitis HLS Report for 'EthInTop'
================================================================
* Date:           Fri Jan  1 00:00:32 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        EthInTop
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 75 73 
73 --> 74 
74 --> 72 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%buffSize_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %buffSize" [/root/okx/src/EthIn/EthInTop.cpp:10]   --->   Operation 76 'read' 'buffSize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r" [/root/okx/src/EthIn/EthInTop.cpp:10]   --->   Operation 77 'read' 'in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %in_read, i32, i32" [/root/okx/src/EthIn/EthInTop.cpp:18]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln542 = sext i60 %trunc_ln"   --->   Operation 79 'sext' 'sext_ln542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln542"   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [70/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 81 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 82 [69/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 82 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 83 [68/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 83 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 84 [67/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 84 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 85 [66/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 85 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 86 [65/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 86 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 87 [64/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 87 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 88 [63/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 88 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 89 [62/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 89 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 90 [61/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 90 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 91 [60/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 91 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 92 [59/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 92 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 93 [58/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 93 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 94 [57/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 94 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 95 [56/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 95 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 96 [55/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 96 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 97 [54/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 97 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 98 [53/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 98 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 99 [52/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 99 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 100 [51/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 100 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 101 [50/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 101 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 102 [49/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 102 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 103 [48/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 103 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 104 [47/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 104 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 105 [46/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 105 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 106 [45/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 106 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 107 [44/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 107 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 108 [43/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 108 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 109 [42/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 109 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 110 [41/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 110 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 111 [40/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 111 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 112 [39/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 112 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 113 [38/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 113 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 114 [37/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 114 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 115 [36/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 115 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 116 [35/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 116 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 117 [34/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 117 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 118 [33/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 118 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 119 [32/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 119 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 120 [31/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 120 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 121 [30/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 121 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 122 [29/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 122 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 123 [28/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 123 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 124 [27/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 124 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 125 [26/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 125 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 126 [25/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 126 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 127 [24/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 127 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 128 [23/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 128 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 129 [22/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 129 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 130 [21/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 130 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 131 [20/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 131 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 132 [19/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 132 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 133 [18/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 133 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 134 [17/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 134 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 135 [16/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 135 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 136 [15/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 136 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 137 [14/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 137 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 138 [13/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 138 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 139 [12/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 139 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 140 [11/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 140 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 141 [10/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 141 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 142 [9/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 142 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 143 [8/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 143 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 144 [7/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 144 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 145 [6/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 145 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 146 [5/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 146 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 147 [4/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 147 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 148 [3/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 148 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 149 [2/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 149 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 150 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 150 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_0, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_8, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffSize"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffSize, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_2, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffSize, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, void @empty_12, i32, i32, void @empty_3, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ethernet_stream_out_V_data_V"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ethernet_stream_out_V_keep_V"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ethernet_stream_out_V_strb_V"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ethernet_stream_out_V_last_V"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 165 [1/70] (2.43ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i128 %gmem_addr, i32 %buffSize_read"   --->   Operation 165 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 166 [1/1] (0.60ns)   --->   "%br_ln18 = br void %bb" [/root/okx/src/EthIn/EthInTop.cpp:18]   --->   Operation 166 'br' 'br_ln18' <Predicate = true> <Delay = 0.60>

State 72 <SV = 71> <Delay = 0.88>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%indvars_iv = phi i32 %add_ln695, void %bb.split, i32, void %.lr.ph"   --->   Operation 167 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.85ns)   --->   "%icmp_ln882 = icmp_eq  i32 %indvars_iv, i32 %buffSize_read"   --->   Operation 169 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln695 = add i32 %indvars_iv, i32"   --->   Operation 170 'add' 'add_ln695' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln882, void %bb.split, void %._crit_edge.loopexit" [/root/okx/src/EthIn/EthInTop.cpp:18]   --->   Operation 171 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 172 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P, i128 %gmem_addr, i1 %gmem_addr_1_rd_req"   --->   Operation 172 'read' 'gmem_addr_read' <Predicate = (!icmp_ln882)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i128 %gmem_addr_read"   --->   Operation 173 'trunc' 'tmp_data_V' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_73 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %gmem_addr_read, i32, i32"   --->   Operation 174 'partselect' 'tmp_keep_V' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_strb_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %gmem_addr_read, i32, i32"   --->   Operation 175 'partselect' 'tmp_strb_V' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_73 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %gmem_addr_read, i32"   --->   Operation 176 'bitselect' 'tmp_last_V' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_73 : Operation 177 [2/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_keep_V, i8 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 177 'write' 'write_ln543' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_74 : Operation 179 [1/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_keep_V, i8 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 179 'write' 'write_ln543' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 75 <SV = 72> <Delay = 0.00>
ST_75 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [/root/okx/src/EthIn/EthInTop.cpp:22]   --->   Operation 181 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'buffSize' (/root/okx/src/EthIn/EthInTop.cpp:10) [23]  (1 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [27]  (0 ns)
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' [28]  (2.43 ns)

 <State 72>: 0.88ns
The critical path consists of the following:
	'phi' operation ('indvars_iv') with incoming values : ('add_ln695') [31]  (0 ns)
	'add' operation ('add_ln695') [34]  (0.88 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' [38]  (2.43 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
