// Seed: 1141263119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign id_5 = id_6;
  id_9 :
  assert property (@(posedge id_7) id_3)
  else $clog2(51);
  ;
  assign id_5 = id_8;
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1
);
  localparam id_3 = 1;
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
