Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:38:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : LU64PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[364]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.051ns (24.057%)  route 0.161ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.065ns (routing 0.478ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.540ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.065     1.625    compBlock/clk_IBUF_BUFG
    SLICE_X35Y60                                                      r  compBlock/curWriteData0Reg0_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.676 r  compBlock/curWriteData0Reg0_reg[364]/Q
                         net (fo=1, routed)           0.161     1.837    compBlock/n_0_curWriteData0Reg0_reg[364]
    SLICE_X35Y58         FDRE                                         r  compBlock/curWriteData0Reg1_reg[364]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.251     1.980    compBlock/clk_IBUF_BUFG
    SLICE_X35Y58                                                      r  compBlock/curWriteData0Reg1_reg[364]/C
                         clock pessimism             -0.231     1.749    
    SLICE_X35Y58         FDRE (Hold_FDRE_C_D)         0.056     1.805    compBlock/curWriteData0Reg1_reg[364]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftReadAddrDelay0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftReadAddr0Reg0_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.097ns (41.453%)  route 0.137ns (58.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.078ns (routing 0.478ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.540ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.078     1.638    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X44Y103                                                     r  compBlock/conBlock/leftReadAddrDelay0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_FDRE_C_Q)         0.052     1.690 r  compBlock/conBlock/leftReadAddrDelay0_reg[3]/Q
                         net (fo=1, routed)           0.042     1.732    compBlock/conBlock/leftReadAddrDelay0[3]
    SLICE_X44Y103                                                     r  compBlock/conBlock/leftReadAddr0Reg0_reg[3]_srl2_i_1/I5
    SLICE_X44Y103        LUT6 (Prop_LUT6_I5_O)        0.045     1.777 r  compBlock/conBlock/leftReadAddr0Reg0_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.095     1.872    compBlock/n_320_conBlock
    SLICE_X45Y103        SRL16E                                       r  compBlock/leftReadAddr0Reg0_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.254     1.983    compBlock/clk_IBUF_BUFG
    SLICE_X45Y103                                                     r  compBlock/leftReadAddr0Reg0_reg[3]_srl2/CLK
                         clock pessimism             -0.270     1.713    
    SLICE_X45Y103        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.833    compBlock/leftReadAddr0Reg0_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 compBlock/conBlock/i1modk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.051ns (21.429%)  route 0.187ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.073ns (routing 0.478ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.540ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.073     1.633    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X47Y97                                                      r  compBlock/conBlock/i1modk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_FDRE_C_Q)         0.051     1.684 r  compBlock/conBlock/i1modk_reg[1]/Q
                         net (fo=20, routed)          0.187     1.871    compBlock/conBlock/n_0_i1modk_reg[1]
    SLICE_X48Y95         SRLC32E                                      r  compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.249     1.978    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y95                                                      r  compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/CLK
                         clock pessimism             -0.270     1.708    
    SLICE_X48Y95         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     1.828    compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.051ns (30.539%)  route 0.116ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.245ns (routing 0.478ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.540ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.245     1.805    compBlock/clk_IBUF_BUFG
    SLICE_X61Y75                                                      r  compBlock/curWriteData1Reg0_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_FDRE_C_Q)         0.051     1.856 r  compBlock/curWriteData1Reg0_reg[181]/Q
                         net (fo=1, routed)           0.116     1.972    compBlock/n_0_curWriteData1Reg0_reg[181]
    SLICE_X60Y75         FDRE                                         r  compBlock/curWriteData1Reg1_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.432     2.161    compBlock/clk_IBUF_BUFG
    SLICE_X60Y75                                                      r  compBlock/curWriteData1Reg1_reg[181]/C
                         clock pessimism             -0.294     1.867    
    SLICE_X60Y75         FDRE (Hold_FDRE_C_D)         0.056     1.923    compBlock/curWriteData1Reg1_reg[181]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1542]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[454]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.098ns (40.000%)  route 0.147ns (60.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.081ns (routing 0.478ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.540ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.081     1.641    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X43Y60                                                      r  DTU/rdata_store/q_reg[1542]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_FDRE_C_Q)         0.052     1.693 r  DTU/rdata_store/q_reg[1542]/Q
                         net (fo=5, routed)           0.131     1.824    DTU/rdata_store/ram_write_data[454]
    SLICE_X45Y59                                                      r  DTU/rdata_store/curWriteData1Reg0[454]_i_1/I0
    SLICE_X45Y59         LUT3 (Prop_LUT3_I0_O)        0.046     1.870 r  DTU/rdata_store/curWriteData1Reg0[454]_i_1/O
                         net (fo=1, routed)           0.016     1.886    compBlock/D[423]
    SLICE_X45Y59         FDRE                                         r  compBlock/curWriteData1Reg0_reg[454]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.282     2.011    compBlock/clk_IBUF_BUFG
    SLICE_X45Y59                                                      r  compBlock/curWriteData1Reg0_reg[454]/C
                         clock pessimism             -0.231     1.780    
    SLICE_X45Y59         FDRE (Hold_FDRE_C_D)         0.056     1.836    compBlock/curWriteData1Reg0_reg[454]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1793]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.082ns (44.809%)  route 0.101ns (55.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.226ns (routing 0.478ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.540ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.226     1.786    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X54Y72                                                      r  DTU/rdata_store/q_reg[1793]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_FDRE_C_Q)         0.052     1.838 r  DTU/rdata_store/q_reg[1793]/Q
                         net (fo=5, routed)           0.089     1.927    compBlock/PE6/ram_write_data[1]
    SLICE_X55Y72                                                      r  compBlock/PE6/leftWriteData1Reg0[193]_i_1/I0
    SLICE_X55Y72         LUT5 (Prop_LUT5_I0_O)        0.030     1.957 r  compBlock/PE6/leftWriteData1Reg0[193]_i_1/O
                         net (fo=1, routed)           0.012     1.969    compBlock/p_0_in[193]
    SLICE_X55Y72         FDRE                                         r  compBlock/leftWriteData1Reg0_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.427     2.156    compBlock/clk_IBUF_BUFG
    SLICE_X55Y72                                                      r  compBlock/leftWriteData1Reg0_reg[193]/C
                         clock pessimism             -0.294     1.861    
    SLICE_X55Y72         FDRE (Hold_FDRE_C_D)         0.056     1.917    compBlock/leftWriteData1Reg0_reg[193]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.051ns (30.539%)  route 0.116ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.230ns (routing 0.478ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.540ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.230     1.790    compBlock/clk_IBUF_BUFG
    SLICE_X61Y90                                                      r  compBlock/curWriteData1Reg0_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_FDRE_C_Q)         0.051     1.841 r  compBlock/curWriteData1Reg0_reg[80]/Q
                         net (fo=1, routed)           0.116     1.957    compBlock/n_0_curWriteData1Reg0_reg[80]
    SLICE_X60Y90         FDRE                                         r  compBlock/curWriteData1Reg1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.415     2.144    compBlock/clk_IBUF_BUFG
    SLICE_X60Y90                                                      r  compBlock/curWriteData1Reg1_reg[80]/C
                         clock pessimism             -0.294     1.849    
    SLICE_X60Y90         FDRE (Hold_FDRE_C_D)         0.056     1.905    compBlock/curWriteData1Reg1_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteSel_reg__0_rep__45/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[1786]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.067ns (37.222%)  route 0.113ns (62.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.252ns (routing 0.478ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.540ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.252     1.812    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X53Y122                                                     r  compBlock/conBlock/leftWriteSel_reg__0_rep__45/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_FDRE_C_Q)         0.052     1.864 r  compBlock/conBlock/leftWriteSel_reg__0_rep__45/Q
                         net (fo=72, routed)          0.097     1.961    compBlock/PE55/I8
    SLICE_X55Y122                                                     r  compBlock/PE55/leftWriteData1Reg0[1786]_i_1/I3
    SLICE_X55Y122        LUT5 (Prop_LUT5_I3_O)        0.015     1.976 r  compBlock/PE55/leftWriteData1Reg0[1786]_i_1/O
                         net (fo=1, routed)           0.016     1.992    compBlock/p_0_in[1786]
    SLICE_X55Y122        FDRE                                         r  compBlock/leftWriteData1Reg0_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.451     2.180    compBlock/clk_IBUF_BUFG
    SLICE_X55Y122                                                     r  compBlock/leftWriteData1Reg0_reg[1786]/C
                         clock pessimism             -0.296     1.883    
    SLICE_X55Y122        FDRE (Hold_FDRE_C_D)         0.056     1.939    compBlock/leftWriteData1Reg0_reg[1786]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[790]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[1238]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.082ns (45.055%)  route 0.100ns (54.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      1.104ns (routing 0.478ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.540ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.104     1.664    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X48Y127                                                     r  DTU/rdata_store/q_reg[790]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDRE (Prop_FDRE_C_Q)         0.052     1.716 r  DTU/rdata_store/q_reg[790]/Q
                         net (fo=5, routed)           0.086     1.802    DTU/rdata_store/ram_write_data[1238]
    SLICE_X47Y127                                                     r  DTU/rdata_store/curWriteData1Reg0[1238]_i_1/I0
    SLICE_X47Y127        LUT3 (Prop_LUT3_I0_O)        0.030     1.832 r  DTU/rdata_store/curWriteData1Reg0[1238]_i_1/O
                         net (fo=1, routed)           0.014     1.846    compBlock/D[1175]
    SLICE_X47Y127        FDRE                                         r  compBlock/curWriteData1Reg0_reg[1238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.281     2.010    compBlock/clk_IBUF_BUFG
    SLICE_X47Y127                                                     r  compBlock/curWriteData1Reg0_reg[1238]/C
                         clock pessimism             -0.273     1.737    
    SLICE_X47Y127        FDRE (Hold_FDRE_C_D)         0.056     1.793    compBlock/curWriteData1Reg0_reg[1238]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteSel_reg__0_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg0_reg[471]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.067ns (43.791%)  route 0.086ns (56.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.098ns (routing 0.478ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.540ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.098     1.658    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X36Y58                                                      r  compBlock/conBlock/leftWriteSel_reg__0_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.710 r  compBlock/conBlock/leftWriteSel_reg__0_rep__10/Q
                         net (fo=72, routed)          0.074     1.784    compBlock/PE14/I51
    SLICE_X36Y59                                                      r  compBlock/PE14/leftWriteData1Reg0[471]_i_1/I3
    SLICE_X36Y59         LUT5 (Prop_LUT5_I3_O)        0.015     1.799 r  compBlock/PE14/leftWriteData1Reg0[471]_i_1/O
                         net (fo=1, routed)           0.012     1.811    compBlock/p_0_in[471]
    SLICE_X36Y59         FDRE                                         r  compBlock/leftWriteData1Reg0_reg[471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, routed)       1.273     2.002    compBlock/clk_IBUF_BUFG
    SLICE_X36Y59                                                      r  compBlock/leftWriteData1Reg0_reg[471]/C
                         clock pessimism             -0.300     1.702    
    SLICE_X36Y59         FDRE (Hold_FDRE_C_D)         0.056     1.758    compBlock/leftWriteData1Reg0_reg[471]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.053    




