#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561b5bf56a00 .scope module, "tb_x_calculate" "tb_x_calculate" 2 4;
 .timescale -9 -12;
P_0x561b5bf64200 .param/l "ACC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x561b5bf64240 .param/l "CLK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x561b5bf64280 .param/l "COLS" 0 2 10, +C4<00000000000000000000000000000100>;
P_0x561b5bf642c0 .param/str "H_IMAG_FILE" 0 2 14, "H_imag_gold_Q8_8.hex";
P_0x561b5bf64300 .param/str "H_REAL_FILE" 0 2 13, "H_real_gold_Q8_8.hex";
P_0x561b5bf64340 .param/l "MATRIX_ELEMENTS" 0 2 17, +C4<00000000000000000000000000001000>;
P_0x561b5bf64380 .param/l "N" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x561b5bf643c0 .param/l "Q" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x561b5bf64400 .param/l "ROWS" 0 2 9, +C4<00000000000000000000000000000100>;
v0x561b5c05f430_0 .var/s "H_in_i", 15 0;
v0x561b5c05f510_0 .var/s "H_in_r", 15 0;
v0x561b5c05f5e0_0 .var "H_in_valid", 0 0;
v0x561b5c05f6e0_0 .var/s "Y_in_i", 15 0;
v0x561b5c05f7b0_0 .var/s "Y_in_r", 15 0;
v0x561b5c05f8a0_0 .var "Y_in_valid", 0 0;
v0x561b5c05f970_0 .var "clk", 0 0;
v0x561b5c05fa10_0 .net "done", 0 0, v0x561b5c05daa0_0;  1 drivers
v0x561b5c05fae0 .array/s "h_stim_i", 15 0, 15 0;
v0x561b5c05fc10 .array/s "h_stim_r", 15 0, 15 0;
v0x561b5c05fcb0_0 .var "q_index", 3 0;
v0x561b5c05fd50_0 .var "rst", 0 0;
v0x561b5c05fdf0_0 .var "start", 0 0;
v0x561b5c05fe90_0 .net/s "xI1_out", 15 0, v0x561b5c05dfb0_0;  1 drivers
v0x561b5c05ff60_0 .net/s "xI2_out", 15 0, v0x561b5c05e090_0;  1 drivers
v0x561b5c060030_0 .net/s "xQ1_out", 15 0, v0x561b5c05e170_0;  1 drivers
v0x561b5c060100_0 .net/s "xQ2_out", 15 0, v0x561b5c05e250_0;  1 drivers
v0x561b5c0601d0 .array/s "y_stim_i", 7 0, 15 0;
v0x561b5c060270 .array/s "y_stim_r", 7 0, 15 0;
E_0x561b5bfcff70 .event edge, v0x561b5c059860_0;
S_0x561b5bff0d50 .scope task, "drive_h_matrix" "drive_h_matrix" 2 176, 2 176 0, S_0x561b5bf56a00;
 .timescale -9 -12;
v0x561b5bfffd40_0 .var/i "i", 31 0;
v0x561b5c0006f0_0 .var/i "j", 31 0;
E_0x561b5bfce380 .event posedge, v0x561b5c04fa30_0;
TD_tb_x_calculate.drive_h_matrix ;
    %wait E_0x561b5bfce380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5bfffd40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x561b5bfffd40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5c0006f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x561b5c0006f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c05f5e0_0, 0, 1;
    %load/vec4 v0x561b5bfffd40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x561b5c0006f0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561b5c05fc10, 4;
    %store/vec4 v0x561b5c05f510_0, 0, 16;
    %load/vec4 v0x561b5bfffd40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x561b5c0006f0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561b5c05fae0, 4;
    %store/vec4 v0x561b5c05f430_0, 0, 16;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c0006f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5c0006f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x561b5bfffd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5bfffd40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05f5e0_0, 0, 1;
    %vpi_call 2 189 "$display", "LOAD H MATRIX DONE" {0 0 0};
    %end;
S_0x561b5c02ef40 .scope task, "drive_y_matrix" "drive_y_matrix" 2 132, 2 132 0, S_0x561b5bf56a00;
 .timescale -9 -12;
v0x561b5c02f740_0 .var/i "i", 31 0;
TD_tb_x_calculate.drive_y_matrix ;
    %wait E_0x561b5bfce380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5c02f740_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x561b5c02f740_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c05f8a0_0, 0, 1;
    %ix/getv/s 4, v0x561b5c02f740_0;
    %load/vec4a v0x561b5c060270, 4;
    %store/vec4 v0x561b5c05f7b0_0, 0, 16;
    %ix/getv/s 4, v0x561b5c02f740_0;
    %load/vec4a v0x561b5c0601d0, 4;
    %store/vec4 v0x561b5c05f6e0_0, 0, 16;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c02f740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5c02f740_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05f8a0_0, 0, 1;
    %vpi_call 2 143 "$display", "LOAD Y MATRIX DONE" {0 0 0};
    %end;
S_0x561b5c02f3e0 .scope module, "dut" "x_calculate" 2 41, 3 8 0, S_0x561b5bf56a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start_new_q";
    .port_info 3 /INPUT 4 "q_index";
    .port_info 4 /INPUT 1 "H_in_valid";
    .port_info 5 /INPUT 16 "H_in_r";
    .port_info 6 /INPUT 16 "H_in_i";
    .port_info 7 /INPUT 1 "Y_in_valid";
    .port_info 8 /INPUT 16 "Y_in_r";
    .port_info 9 /INPUT 16 "Y_in_i";
    .port_info 10 /OUTPUT 1 "q_done";
    .port_info 11 /OUTPUT 16 "xI1_out";
    .port_info 12 /OUTPUT 16 "xQ1_out";
    .port_info 13 /OUTPUT 16 "xI2_out";
    .port_info 14 /OUTPUT 16 "xQ2_out";
P_0x561b5c04c7c0 .param/l "ACC_WIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_0x561b5c04c800 .param/l "N" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x561b5c04c840 .param/l "Q" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x561b5c04c880 .param/l "S_CALC" 1 3 44, C4<10>;
P_0x561b5c04c8c0 .param/l "S_IDLE" 1 3 42, C4<00>;
P_0x561b5c04c900 .param/l "S_LOAD" 1 3 43, C4<01>;
L_0x561b5c076200 .functor AND 1, L_0x561b5c075f70, L_0x561b5c076060, C4<1>, C4<1>;
v0x561b5c05ab70_0 .net/s "Dh_out", 15 0, v0x561b5c04f610_0;  1 drivers
v0x561b5c05ac50_0 .net "Dh_result_valid", 0 0, v0x561b5c04f6f0_0;  1 drivers
v0x561b5c05acf0_0 .net/s "H_in_i", 15 0, v0x561b5c05f430_0;  1 drivers
v0x561b5c05adc0_0 .net/s "H_in_r", 15 0, v0x561b5c05f510_0;  1 drivers
v0x561b5c05ae80_0 .net "H_in_valid", 0 0, v0x561b5c05f5e0_0;  1 drivers
v0x561b5c05af90_0 .net/s "Y_in_i", 15 0, v0x561b5c05f6e0_0;  1 drivers
v0x561b5c05b070_0 .net/s "Y_in_r", 15 0, v0x561b5c05f7b0_0;  1 drivers
v0x561b5c05b150_0 .net "Y_in_valid", 0 0, v0x561b5c05f8a0_0;  1 drivers
L_0x7f863b288378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5c05b210_0 .net *"_ivl_11", 1 0, L_0x7f863b288378;  1 drivers
L_0x7f863b2883c0 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x561b5c05b2f0_0 .net/2u *"_ivl_12", 8 0, L_0x7f863b2883c0;  1 drivers
v0x561b5c05b3d0_0 .net *"_ivl_15", 8 0, L_0x561b5c073140;  1 drivers
v0x561b5c05b4b0_0 .net *"_ivl_16", 3 0, L_0x561b5c0732b0;  1 drivers
L_0x7f863b288408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5c05b590_0 .net *"_ivl_19", 1 0, L_0x7f863b288408;  1 drivers
L_0x7f863b288450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5c05b670_0 .net *"_ivl_22", 0 0, L_0x7f863b288450;  1 drivers
v0x561b5c05b750_0 .net *"_ivl_23", 9 0, L_0x561b5c0733f0;  1 drivers
L_0x7f863b288498 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c05b830_0 .net *"_ivl_26", 5 0, L_0x7f863b288498;  1 drivers
v0x561b5c05b910_0 .net *"_ivl_27", 9 0, L_0x561b5c073570;  1 drivers
v0x561b5c05bb00_0 .net *"_ivl_28", 9 0, L_0x561b5c0737c0;  1 drivers
v0x561b5c05bbe0_0 .net *"_ivl_32", 6 0, L_0x561b5c073ab0;  1 drivers
L_0x7f863b2884e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561b5c05bcc0_0 .net *"_ivl_35", 4 0, L_0x7f863b2884e0;  1 drivers
v0x561b5c05bda0_0 .net *"_ivl_36", 8 0, L_0x561b5c073bb0;  1 drivers
L_0x7f863b288528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5c05be80_0 .net *"_ivl_39", 1 0, L_0x7f863b288528;  1 drivers
v0x561b5c05bf60_0 .net *"_ivl_4", 6 0, L_0x561b5c072ec0;  1 drivers
L_0x7f863b288570 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c040_0 .net/2u *"_ivl_40", 8 0, L_0x7f863b288570;  1 drivers
v0x561b5c05c120_0 .net *"_ivl_43", 8 0, L_0x561b5c073cf0;  1 drivers
v0x561b5c05c200_0 .net *"_ivl_44", 3 0, L_0x561b5c073ea0;  1 drivers
L_0x7f863b2885b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c2e0_0 .net *"_ivl_47", 1 0, L_0x7f863b2885b8;  1 drivers
L_0x7f863b288600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c3c0_0 .net *"_ivl_50", 0 0, L_0x7f863b288600;  1 drivers
v0x561b5c05c4a0_0 .net *"_ivl_51", 9 0, L_0x561b5c073f90;  1 drivers
L_0x7f863b288648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c580_0 .net *"_ivl_54", 5 0, L_0x7f863b288648;  1 drivers
v0x561b5c05c660_0 .net *"_ivl_55", 9 0, L_0x561b5c074150;  1 drivers
v0x561b5c05c740_0 .net *"_ivl_56", 9 0, L_0x561b5c074290;  1 drivers
L_0x7f863b2887b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c820_0 .net/2u *"_ivl_62", 1 0, L_0x7f863b2887b0;  1 drivers
v0x561b5c05c900_0 .net *"_ivl_64", 0 0, L_0x561b5c075f70;  1 drivers
L_0x7f863b2887f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561b5c05c9c0_0 .net/2u *"_ivl_66", 1 0, L_0x7f863b2887f8;  1 drivers
v0x561b5c05caa0_0 .net *"_ivl_68", 0 0, L_0x561b5c076060;  1 drivers
L_0x7f863b288330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561b5c05cb60_0 .net *"_ivl_7", 4 0, L_0x7f863b288330;  1 drivers
L_0x7f863b288840 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x561b5c05cc40_0 .net/2u *"_ivl_72", 2 0, L_0x7f863b288840;  1 drivers
v0x561b5c05cd20_0 .net *"_ivl_8", 8 0, L_0x561b5c073000;  1 drivers
v0x561b5c05ce00_0 .net "all_16_hq_done", 0 0, v0x561b5c059860_0;  1 drivers
v0x561b5c05cea0_0 .net "clk", 0 0, v0x561b5c05f970_0;  1 drivers
v0x561b5c05cf40_0 .net/s "dh_in_i", 15 0, L_0x561b5c074550;  1 drivers
v0x561b5c05cfe0_0 .net/s "dh_in_r", 15 0, L_0x561b5c0744b0;  1 drivers
v0x561b5c05d0a0 .array/s "h_mem_imag", 15 0, 15 0;
v0x561b5c05d160 .array/s "h_mem_real", 15 0, 15 0;
v0x561b5c05d220_0 .net "hq_done", 0 0, v0x561b5c0599a0_0;  1 drivers
v0x561b5c05d2f0_0 .net/s "hq_i", 15 0, v0x561b5c0595b0_0;  1 drivers
v0x561b5c05d3c0_0 .net/s "hq_r", 15 0, v0x561b5c059690_0;  1 drivers
v0x561b5c05d490_0 .net "hq_valid", 0 0, v0x561b5c0597c0_0;  1 drivers
v0x561b5c05d530_0 .net "i_counter", 1 0, v0x561b5c059a60_0;  1 drivers
v0x561b5c05d5d0_0 .net "k_counter", 1 0, v0x561b5c059c00_0;  1 drivers
v0x561b5c05d6a0_0 .net "load_H_done", 0 0, L_0x561b5c076200;  1 drivers
v0x561b5c05d740_0 .net "load_Y_done", 0 0, L_0x561b5c0745f0;  1 drivers
v0x561b5c05d800_0 .var "load_col_cnt", 1 0;
v0x561b5c05d8e0_0 .var "load_row_cnt", 1 0;
v0x561b5c05d9c0_0 .var "next_state", 1 0;
v0x561b5c05daa0_0 .var "q_done", 0 0;
v0x561b5c05db60_0 .net "q_index", 3 0, v0x561b5c05fcb0_0;  1 drivers
v0x561b5c05dc50_0 .net "rst", 0 0, v0x561b5c05fd50_0;  1 drivers
v0x561b5c05dd80_0 .var "start_hq_calc", 0 0;
v0x561b5c05de50_0 .net "start_new_q", 0 0, v0x561b5c05fdf0_0;  1 drivers
v0x561b5c05def0_0 .var "state", 1 0;
v0x561b5c05dfb0_0 .var/s "xI1_out", 15 0;
v0x561b5c05e090_0 .var/s "xI2_out", 15 0;
v0x561b5c05e170_0 .var/s "xQ1_out", 15 0;
v0x561b5c05e250_0 .var/s "xQ2_out", 15 0;
v0x561b5c05e330_0 .var "y_count", 2 0;
v0x561b5c05e410 .array/s "y_mem_imag", 7 0, 15 0;
v0x561b5c05e4d0 .array/s "y_mem_real", 7 0, 15 0;
E_0x561b5bfcf890/0 .event edge, v0x561b5c0501f0_0;
E_0x561b5bfcf890/1 .event posedge, v0x561b5c04fa30_0;
E_0x561b5bfcf890 .event/or E_0x561b5bfcf890/0, E_0x561b5bfcf890/1;
E_0x561b5bf0eb30/0 .event edge, v0x561b5c05def0_0, v0x561b5c05de50_0, v0x561b5c05ae80_0, v0x561b5c05d6a0_0;
E_0x561b5bf0eb30/1 .event edge, v0x561b5c0599a0_0;
E_0x561b5bf0eb30 .event/or E_0x561b5bf0eb30/0, E_0x561b5bf0eb30/1;
L_0x561b5c072e20 .array/port v0x561b5c05d160, L_0x561b5c0737c0;
L_0x561b5c072ec0 .concat [ 2 5 0 0], v0x561b5c059a60_0, L_0x7f863b288330;
L_0x561b5c073000 .concat [ 7 2 0 0], L_0x561b5c072ec0, L_0x7f863b288378;
L_0x561b5c073140 .arith/mult 9, L_0x561b5c073000, L_0x7f863b2883c0;
L_0x561b5c0732b0 .concat [ 2 2 0 0], v0x561b5c059c00_0, L_0x7f863b288408;
L_0x561b5c0733f0 .concat [ 9 1 0 0], L_0x561b5c073140, L_0x7f863b288450;
L_0x561b5c073570 .concat [ 4 6 0 0], L_0x561b5c0732b0, L_0x7f863b288498;
L_0x561b5c0737c0 .arith/sum 10, L_0x561b5c0733f0, L_0x561b5c073570;
L_0x561b5c073a10 .array/port v0x561b5c05d0a0, L_0x561b5c074290;
L_0x561b5c073ab0 .concat [ 2 5 0 0], v0x561b5c059a60_0, L_0x7f863b2884e0;
L_0x561b5c073bb0 .concat [ 7 2 0 0], L_0x561b5c073ab0, L_0x7f863b288528;
L_0x561b5c073cf0 .arith/mult 9, L_0x561b5c073bb0, L_0x7f863b288570;
L_0x561b5c073ea0 .concat [ 2 2 0 0], v0x561b5c059c00_0, L_0x7f863b2885b8;
L_0x561b5c073f90 .concat [ 9 1 0 0], L_0x561b5c073cf0, L_0x7f863b288600;
L_0x561b5c074150 .concat [ 4 6 0 0], L_0x561b5c073ea0, L_0x7f863b288648;
L_0x561b5c074290 .arith/sum 10, L_0x561b5c073f90, L_0x561b5c074150;
L_0x561b5c0744b0 .functor MUXZ 16, L_0x561b5c0744b0, v0x561b5c059690_0, v0x561b5c0597c0_0, C4<>;
L_0x561b5c074550 .functor MUXZ 16, L_0x561b5c074550, v0x561b5c0595b0_0, v0x561b5c0597c0_0, C4<>;
L_0x561b5c075f70 .cmp/eq 2, v0x561b5c05d8e0_0, L_0x7f863b2887b0;
L_0x561b5c076060 .cmp/eq 2, v0x561b5c05d800_0, L_0x7f863b2887f8;
L_0x561b5c0745f0 .cmp/eq 3, v0x561b5c05e330_0, L_0x7f863b288840;
S_0x561b5c04cbe0 .scope module, "dh_calc_inst" "Dh_cal" 3 101, 4 9 0, S_0x561b5c02f3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Dh_en";
    .port_info 3 /INPUT 16 "in_real";
    .port_info 4 /INPUT 16 "in_im";
    .port_info 5 /OUTPUT 16 "Dh_out";
    .port_info 6 /OUTPUT 1 "Dh_result_valid";
P_0x561b5beec620 .param/l "ACC_WIDTH" 1 4 25, +C4<00000000000000000000000000000000000000000000000000000000000100011>;
P_0x561b5beec660 .param/l "N" 0 4 11, +C4<00000000000000000000000000010000>;
P_0x561b5beec6a0 .param/l "Q" 0 4 10, +C4<00000000000000000000000000001000>;
L_0x561b5c075310 .functor BUFZ 1, v0x561b5c04f6f0_0, C4<0>, C4<0>, C4<0>;
v0x561b5c04f530_0 .net "Dh_en", 0 0, v0x561b5c0597c0_0;  alias, 1 drivers
v0x561b5c04f610_0 .var/s "Dh_out", 15 0;
v0x561b5c04f6f0_0 .var "Dh_result_valid", 0 0;
v0x561b5c04f790_0 .net/s "SoP", 16 0, L_0x561b5c075de0;  1 drivers
v0x561b5c04f870_0 .net/s *"_ivl_0", 16 0, L_0x561b5c075ca0;  1 drivers
v0x561b5c04f950_0 .net/s *"_ivl_2", 16 0, L_0x561b5c075d40;  1 drivers
v0x561b5c04fa30_0 .net "clk", 0 0, v0x561b5c05f970_0;  alias, 1 drivers
v0x561b5c04faf0_0 .var "dh_count", 2 0;
v0x561b5c04fbd0_0 .var/s "dh_reg", 34 0;
v0x561b5c04fcb0_0 .net/s "in_im", 15 0, L_0x561b5c074550;  alias, 1 drivers
v0x561b5c04fd70_0 .net/s "in_real", 15 0, L_0x561b5c0744b0;  alias, 1 drivers
v0x561b5c04fe80_0 .net "internal_clear", 0 0, L_0x561b5c075310;  1 drivers
v0x561b5c04ff40_0 .net "ovr_multi", 0 0, v0x561b5c04dbe0_0;  1 drivers
v0x561b5c04ffe0_0 .net "ovr_multr", 0 0, v0x561b5c04ef60_0;  1 drivers
v0x561b5c050080_0 .net/s "product_i", 15 0, v0x561b5c04dca0_0;  1 drivers
v0x561b5c050120_0 .net/s "product_r", 15 0, v0x561b5c04f020_0;  1 drivers
v0x561b5c0501f0_0 .net "rst", 0 0, v0x561b5c05fd50_0;  alias, 1 drivers
E_0x561b5c038cc0 .event posedge, v0x561b5c0501f0_0, v0x561b5c04fa30_0;
L_0x561b5c075ca0 .extend/s 17, v0x561b5c04f020_0;
L_0x561b5c075d40 .extend/s 17, v0x561b5c04dca0_0;
L_0x561b5c075de0 .arith/sum 17, L_0x561b5c075ca0, L_0x561b5c075d40;
S_0x561b5c04d010 .scope module, "qmult_im" "qmult" 4 46, 5 1 0, S_0x561b5c04cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_multiplicand";
    .port_info 1 /INPUT 16 "i_multiplier";
    .port_info 2 /OUTPUT 16 "o_result";
    .port_info 3 /OUTPUT 1 "ovr";
P_0x561b5c038040 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b5c038080 .param/l "Q" 0 5 3, +C4<00000000000000000000000000001000>;
v0x561b5c030960_0 .net *"_ivl_11", 0 0, L_0x561b5c075620;  1 drivers
L_0x7f863b288768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5bfe8640_0 .net *"_ivl_12", 15 0, L_0x7f863b288768;  1 drivers
v0x561b5bfe8d20_0 .net *"_ivl_15", 15 0, L_0x561b5c0756c0;  1 drivers
v0x561b5bfe6c60_0 .net/s *"_ivl_18", 31 0, L_0x561b5c075930;  1 drivers
v0x561b5c04d4f0_0 .net/s *"_ivl_20", 31 0, L_0x561b5c075a20;  1 drivers
v0x561b5c04d620_0 .net *"_ivl_3", 0 0, L_0x561b5c0751d0;  1 drivers
L_0x7f863b288720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c04d700_0 .net *"_ivl_4", 15 0, L_0x7f863b288720;  1 drivers
v0x561b5c04d7e0_0 .net *"_ivl_7", 15 0, L_0x561b5c075270;  1 drivers
v0x561b5c04d8c0_0 .net/s "i_multiplicand", 15 0, L_0x561b5c074550;  alias, 1 drivers
v0x561b5c04d9a0_0 .net/s "i_multiplier", 15 0, L_0x561b5c074550;  alias, 1 drivers
v0x561b5c04da60_0 .var "is_signed", 0 0;
v0x561b5c04db00_0 .net/s "o_result", 15 0, v0x561b5c04dca0_0;  alias, 1 drivers
v0x561b5c04dbe0_0 .var "ovr", 0 0;
v0x561b5c04dca0_0 .var/s "r_RetVal", 15 0;
v0x561b5c04dd80_0 .net/s "r_result", 31 0, L_0x561b5c075b60;  1 drivers
v0x561b5c04de60_0 .var/s "temp_RetVal", 15 0;
v0x561b5c04df40_0 .net/s "temp_meltiplier", 15 0, L_0x561b5c0757b0;  1 drivers
v0x561b5c04e020_0 .net/s "temp_multiplicand", 15 0, L_0x561b5c0753d0;  1 drivers
E_0x561b5c04d340 .event edge, v0x561b5c04dd80_0;
L_0x561b5c0751d0 .part L_0x561b5c074550, 15, 1;
L_0x561b5c075270 .arith/sub 16, L_0x7f863b288720, L_0x561b5c074550;
L_0x561b5c0753d0 .functor MUXZ 16, L_0x561b5c074550, L_0x561b5c075270, L_0x561b5c0751d0, C4<>;
L_0x561b5c075620 .part L_0x561b5c074550, 15, 1;
L_0x561b5c0756c0 .arith/sub 16, L_0x7f863b288768, L_0x561b5c074550;
L_0x561b5c0757b0 .functor MUXZ 16, L_0x561b5c074550, L_0x561b5c0756c0, L_0x561b5c075620, C4<>;
L_0x561b5c075930 .extend/s 32, L_0x561b5c0757b0;
L_0x561b5c075a20 .extend/s 32, L_0x561b5c0753d0;
L_0x561b5c075b60 .arith/mult 32, L_0x561b5c075930, L_0x561b5c075a20;
S_0x561b5c04e1b0 .scope module, "qmult_real" "qmult" 4 39, 5 1 0, S_0x561b5c04cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_multiplicand";
    .port_info 1 /INPUT 16 "i_multiplier";
    .port_info 2 /OUTPUT 16 "o_result";
    .port_info 3 /OUTPUT 1 "ovr";
P_0x561b5c0381f0 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b5c038230 .param/l "Q" 0 5 3, +C4<00000000000000000000000000001000>;
v0x561b5c04e4c0_0 .net *"_ivl_11", 0 0, L_0x561b5c074b00;  1 drivers
L_0x7f863b2886d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c04e5c0_0 .net *"_ivl_12", 15 0, L_0x7f863b2886d8;  1 drivers
v0x561b5c04e6a0_0 .net *"_ivl_15", 15 0, L_0x561b5c074ba0;  1 drivers
v0x561b5c04e790_0 .net/s *"_ivl_18", 31 0, L_0x561b5c074e10;  1 drivers
v0x561b5c04e870_0 .net/s *"_ivl_20", 31 0, L_0x561b5c074f00;  1 drivers
v0x561b5c04e9a0_0 .net *"_ivl_3", 0 0, L_0x561b5c074720;  1 drivers
L_0x7f863b288690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c04ea80_0 .net *"_ivl_4", 15 0, L_0x7f863b288690;  1 drivers
v0x561b5c04eb60_0 .net *"_ivl_7", 15 0, L_0x561b5c0747c0;  1 drivers
v0x561b5c04ec40_0 .net/s "i_multiplicand", 15 0, L_0x561b5c0744b0;  alias, 1 drivers
v0x561b5c04ed20_0 .net/s "i_multiplier", 15 0, L_0x561b5c0744b0;  alias, 1 drivers
v0x561b5c04ede0_0 .var "is_signed", 0 0;
v0x561b5c04ee80_0 .net/s "o_result", 15 0, v0x561b5c04f020_0;  alias, 1 drivers
v0x561b5c04ef60_0 .var "ovr", 0 0;
v0x561b5c04f020_0 .var/s "r_RetVal", 15 0;
v0x561b5c04f100_0 .net/s "r_result", 31 0, L_0x561b5c075040;  1 drivers
v0x561b5c04f1e0_0 .var/s "temp_RetVal", 15 0;
v0x561b5c04f2c0_0 .net/s "temp_meltiplier", 15 0, L_0x561b5c074c90;  1 drivers
v0x561b5c04f3a0_0 .net/s "temp_multiplicand", 15 0, L_0x561b5c0748b0;  1 drivers
E_0x561b5c04e460 .event edge, v0x561b5c04f100_0;
L_0x561b5c074720 .part L_0x561b5c0744b0, 15, 1;
L_0x561b5c0747c0 .arith/sub 16, L_0x7f863b288690, L_0x561b5c0744b0;
L_0x561b5c0748b0 .functor MUXZ 16, L_0x561b5c0744b0, L_0x561b5c0747c0, L_0x561b5c074720, C4<>;
L_0x561b5c074b00 .part L_0x561b5c0744b0, 15, 1;
L_0x561b5c074ba0 .arith/sub 16, L_0x7f863b2886d8, L_0x561b5c0744b0;
L_0x561b5c074c90 .functor MUXZ 16, L_0x561b5c0744b0, L_0x561b5c074ba0, L_0x561b5c074b00, C4<>;
L_0x561b5c074e10 .extend/s 32, L_0x561b5c074c90;
L_0x561b5c074f00 .extend/s 32, L_0x561b5c0748b0;
L_0x561b5c075040 .arith/mult 32, L_0x561b5c074e10, L_0x561b5c074f00;
S_0x561b5c050390 .scope module, "hq_calc_inst" "matrix_multiplier" 3 79, 6 2 0, S_0x561b5c02f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "H_in_valid";
    .port_info 4 /INPUT 16 "H_in_r";
    .port_info 5 /INPUT 16 "H_in_i";
    .port_info 6 /OUTPUT 2 "i_counter";
    .port_info 7 /OUTPUT 2 "k_counter";
    .port_info 8 /INPUT 4 "q_index";
    .port_info 9 /OUTPUT 1 "Hq_out_valid";
    .port_info 10 /OUTPUT 1 "hq_one_matrix_done";
    .port_info 11 /OUTPUT 1 "all_16_hq_done";
    .port_info 12 /OUTPUT 16 "Hq_out_r";
    .port_info 13 /OUTPUT 16 "Hq_out_i";
P_0x561b5bf68d00 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x561b5bf68d40 .param/l "N" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x561b5bf68d80 .param/l "Q" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x561b5bf68dc0 .param/l "S_CALC_ELEMENT" 1 6 26, C4<0011>;
P_0x561b5bf68e00 .param/l "S_CLEAR_MAC" 1 6 25, C4<0010>;
P_0x561b5bf68e40 .param/l "S_DONE" 1 6 29, C4<0110>;
P_0x561b5bf68e80 .param/l "S_IDLE" 1 6 23, C4<0000>;
P_0x561b5bf68ec0 .param/l "S_LOAD_H" 1 6 24, C4<0001>;
P_0x561b5bf68f00 .param/l "S_OUTPUT_DATA" 1 6 28, C4<0101>;
P_0x561b5bf68f40 .param/l "S_WAIT_RESULT" 1 6 27, C4<0100>;
L_0x561b5bfe8c00 .functor BUFZ 1, v0x561b5c058840_0, C4<0>, C4<0>, C4<0>;
v0x561b5c059320_0 .net/s "H_in_i", 15 0, L_0x561b5c073a10;  1 drivers
v0x561b5c059400_0 .net/s "H_in_r", 15 0, L_0x561b5c072e20;  1 drivers
L_0x7f863b2882e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b5c059510_0 .net "H_in_valid", 0 0, L_0x7f863b2882e8;  1 drivers
v0x561b5c0595b0_0 .var/s "Hq_out_i", 15 0;
v0x561b5c059690_0 .var/s "Hq_out_r", 15 0;
v0x561b5c0597c0_0 .var "Hq_out_valid", 0 0;
v0x561b5c059860_0 .var "all_16_hq_done", 0 0;
v0x561b5c059900_0 .net "clk", 0 0, v0x561b5c05f970_0;  alias, 1 drivers
v0x561b5c0599a0_0 .var "hq_one_matrix_done", 0 0;
v0x561b5c059a60_0 .var "i_counter", 1 0;
v0x561b5c059b40_0 .var "j_counter", 0 0;
v0x561b5c059c00_0 .var "k_counter", 1 0;
v0x561b5c059ce0_0 .var "load_col_cnt", 1 0;
v0x561b5c059dc0_0 .var "load_row_cnt", 1 0;
v0x561b5c059ea0_0 .net "mac_clear", 0 0, L_0x561b5bfe8c00;  1 drivers
v0x561b5c059f40_0 .var "mac_en", 0 0;
v0x561b5c059fe0_0 .net/s "mac_result_i", 15 0, v0x561b5c058300_0;  1 drivers
v0x561b5c05a1c0_0 .net/s "mac_result_r", 15 0, v0x561b5c0585a0_0;  1 drivers
v0x561b5c05a290_0 .net "mac_result_valid", 0 0, v0x561b5c058840_0;  1 drivers
v0x561b5c05a360_0 .var "next_state", 3 0;
v0x561b5c05a400_0 .var "q_counter_reg", 3 0;
v0x561b5c05a4c0_0 .net "q_index", 3 0, v0x561b5c05fcb0_0;  alias, 1 drivers
v0x561b5c05a5a0_0 .net "rst", 0 0, v0x561b5c05fd50_0;  alias, 1 drivers
v0x561b5c05a640_0 .var/s "s_data_i", 15 0;
v0x561b5c05a700_0 .var/s "s_data_r", 15 0;
v0x561b5c05a810_0 .net "start", 0 0, v0x561b5c05dd80_0;  1 drivers
v0x561b5c05a8d0_0 .var "state", 3 0;
E_0x561b5c038c80/0 .event edge, v0x561b5c05a8d0_0, v0x561b5c05a810_0, v0x561b5c059510_0, v0x561b5c059dc0_0;
E_0x561b5c038c80/1 .event edge, v0x561b5c059ce0_0, v0x561b5c059c00_0, v0x561b5c058840_0, v0x561b5c0585a0_0;
E_0x561b5c038c80/2 .event edge, v0x561b5c058300_0, v0x561b5c059a60_0, v0x561b5c059b40_0, v0x561b5c05a400_0;
E_0x561b5c038c80 .event/or E_0x561b5c038c80/0, E_0x561b5c038c80/1, E_0x561b5c038c80/2;
E_0x561b5c050a90 .event edge, v0x561b5c05a400_0, v0x561b5c059c00_0, v0x561b5c059b40_0;
S_0x561b5c050af0 .scope module, "c_mac_inst" "c_mac" 6 308, 7 9 0, S_0x561b5c050390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mac_clear";
    .port_info 3 /INPUT 1 "mac_en";
    .port_info 4 /INPUT 16 "in_ar";
    .port_info 5 /INPUT 16 "in_ai";
    .port_info 6 /INPUT 16 "in_br";
    .port_info 7 /INPUT 16 "in_bi";
    .port_info 8 /OUTPUT 16 "mac_r_out";
    .port_info 9 /OUTPUT 16 "mac_i_out";
    .port_info 10 /OUTPUT 1 "mac_result_valid";
P_0x561b5c0300c0 .param/l "ACC_WIDTH" 1 7 37, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x561b5c030100 .param/l "LATENCY" 1 7 26, +C4<00000000000000000000000000000110>;
P_0x561b5c030140 .param/l "N" 0 7 11, +C4<00000000000000000000000000010000>;
P_0x561b5c030180 .param/l "Q" 0 7 10, +C4<00000000000000000000000000001000>;
L_0x561b5c072a20 .functor AND 1, L_0x561b5c0603d0, L_0x561b5c0728e0, C4<1>, C4<1>;
v0x561b5c057550_0 .net *"_ivl_11", 0 0, L_0x561b5c072a20;  1 drivers
L_0x7f863b288258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561b5c057630_0 .net/2s *"_ivl_12", 1 0, L_0x7f863b288258;  1 drivers
L_0x7f863b2882a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5c057710_0 .net/2s *"_ivl_14", 1 0, L_0x7f863b2882a0;  1 drivers
v0x561b5c057800_0 .net *"_ivl_16", 1 0, L_0x561b5c072bc0;  1 drivers
v0x561b5c0578e0_0 .net *"_ivl_2", 31 0, L_0x561b5c0727f0;  1 drivers
L_0x7f863b2881c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c0579c0_0 .net *"_ivl_5", 29 0, L_0x7f863b2881c8;  1 drivers
L_0x7f863b288210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561b5c057aa0_0 .net/2u *"_ivl_6", 31 0, L_0x7f863b288210;  1 drivers
v0x561b5c057b80_0 .net *"_ivl_8", 0 0, L_0x561b5c0728e0;  1 drivers
v0x561b5c057c40_0 .net "clk", 0 0, v0x561b5c05f970_0;  alias, 1 drivers
v0x561b5c057ce0_0 .var "data_valid_pipe", 5 0;
v0x561b5c057dc0_0 .net/s "in_ai", 15 0, L_0x561b5c073a10;  alias, 1 drivers
v0x561b5c057e80_0 .net/s "in_ar", 15 0, L_0x561b5c072e20;  alias, 1 drivers
v0x561b5c057f20_0 .net/s "in_bi", 15 0, v0x561b5c05a640_0;  1 drivers
v0x561b5c057ff0_0 .net/s "in_br", 15 0, v0x561b5c05a700_0;  1 drivers
v0x561b5c0580c0_0 .net "mac_clear", 0 0, L_0x561b5bfe8c00;  alias, 1 drivers
v0x561b5c058160_0 .var "mac_counter", 1 0;
v0x561b5c058240_0 .net "mac_en", 0 0, v0x561b5c059f40_0;  1 drivers
v0x561b5c058300_0 .var/s "mac_i_out", 15 0;
v0x561b5c0583e0_0 .var/s "mac_i_reg", 31 0;
v0x561b5c0584c0_0 .var/s "mac_i_tmp", 31 0;
v0x561b5c0585a0_0 .var/s "mac_r_out", 15 0;
v0x561b5c058680_0 .var/s "mac_r_reg", 31 0;
v0x561b5c058760_0 .var/s "mac_r_tmp", 31 0;
v0x561b5c058840_0 .var "mac_result_valid", 0 0;
v0x561b5c058900_0 .net "mac_rs_valid", 0 0, L_0x561b5c072d30;  1 drivers
v0x561b5c0589c0_0 .net/s "product_i", 15 0, L_0x561b5c072730;  1 drivers
v0x561b5c058ab0_0 .net/s "product_r", 15 0, L_0x561b5c071d60;  1 drivers
v0x561b5c058b80_0 .net "product_valid", 0 0, L_0x561b5c0603d0;  1 drivers
v0x561b5c058c20_0 .net "rst", 0 0, v0x561b5c05fd50_0;  alias, 1 drivers
L_0x561b5c0603d0 .part v0x561b5c057ce0_0, 5, 1;
L_0x561b5c0727f0 .concat [ 2 30 0 0], v0x561b5c058160_0, L_0x7f863b2881c8;
L_0x561b5c0728e0 .cmp/eq 32, L_0x561b5c0727f0, L_0x7f863b288210;
L_0x561b5c072bc0 .functor MUXZ 2, L_0x7f863b2882a0, L_0x7f863b288258, L_0x561b5c072a20, C4<>;
L_0x561b5c072d30 .part L_0x561b5c072bc0, 0, 1;
S_0x561b5c051020 .scope module, "cmult_inst" "cmult" 7 65, 8 5 0, S_0x561b5c050af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "ar";
    .port_info 3 /INPUT 16 "ai";
    .port_info 4 /INPUT 16 "br";
    .port_info 5 /INPUT 16 "bi";
    .port_info 6 /OUTPUT 16 "pr";
    .port_info 7 /OUTPUT 16 "pi";
P_0x561b5c037fb0 .param/l "N" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x561b5c037ff0 .param/l "Q" 0 8 6, +C4<00000000000000000000000000001000>;
L_0x561b5c071d60 .functor BUFZ 16, v0x561b5c057050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x561b5c072730 .functor BUFZ 16, v0x561b5c056eb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561b5c0552d0_0 .var/s "addcommon", 15 0;
v0x561b5c0553b0_0 .var/s "addi", 15 0;
v0x561b5c055480_0 .var/s "addr", 15 0;
v0x561b5c055580_0 .net/s "ai", 15 0, L_0x561b5c073a10;  alias, 1 drivers
v0x561b5c055620_0 .var/s "ai_d", 15 0;
v0x561b5c055700_0 .var/s "ai_dd", 15 0;
v0x561b5c0557e0_0 .var/s "ai_ddd", 15 0;
v0x561b5c0558c0_0 .var/s "ai_dddd", 15 0;
v0x561b5c055980_0 .net/s "ar", 15 0, L_0x561b5c072e20;  alias, 1 drivers
v0x561b5c055a40_0 .var/s "ar_d", 15 0;
v0x561b5c055b20_0 .var/s "ar_dd", 15 0;
v0x561b5c055c00_0 .var/s "ar_ddd", 15 0;
v0x561b5c055ce0_0 .var/s "ar_dddd", 15 0;
v0x561b5c055dd0_0 .net/s "bi", 15 0, v0x561b5c05a640_0;  alias, 1 drivers
v0x561b5c055e90_0 .var/s "bi_d", 15 0;
v0x561b5c055f70_0 .var/s "bi_dd", 15 0;
v0x561b5c056060_0 .var/s "bi_ddd", 15 0;
v0x561b5c056230_0 .net/s "br", 15 0, v0x561b5c05a700_0;  alias, 1 drivers
v0x561b5c056310_0 .var/s "br_d", 15 0;
v0x561b5c0563f0_0 .var/s "br_dd", 15 0;
v0x561b5c0564d0_0 .var/s "br_ddd", 15 0;
v0x561b5c0565b0_0 .net "clk", 0 0, v0x561b5c05f970_0;  alias, 1 drivers
v0x561b5c056680_0 .var/s "common", 15 0;
v0x561b5c056740_0 .var/s "commonr1", 15 0;
v0x561b5c056820_0 .var/s "commonr2", 15 0;
v0x561b5c056900_0 .var/s "mult0", 15 0;
v0x561b5c0569e0_0 .var/s "multi", 15 0;
v0x561b5c056ac0_0 .var/s "multr", 15 0;
v0x561b5c056ba0_0 .net "ovr_mult0", 0 0, v0x561b5c0522d0_0;  1 drivers
v0x561b5c056c70_0 .net "ovr_multi", 0 0, v0x561b5c053770_0;  1 drivers
v0x561b5c056d40_0 .net "ovr_multr", 0 0, v0x561b5c054c20_0;  1 drivers
v0x561b5c056e10_0 .net/s "pi", 15 0, L_0x561b5c072730;  alias, 1 drivers
v0x561b5c056eb0_0 .var/s "pi_int", 15 0;
v0x561b5c056f70_0 .net/s "pr", 15 0, L_0x561b5c071d60;  alias, 1 drivers
v0x561b5c057050_0 .var/s "pr_int", 15 0;
v0x561b5c057130_0 .net "rst", 0 0, v0x561b5c05fd50_0;  alias, 1 drivers
v0x561b5c057200_0 .net/s "tmp_mult0", 15 0, L_0x561b5bfe6b00;  1 drivers
v0x561b5c0572d0_0 .net/s "tmp_multi", 15 0, L_0x561b5c0711b0;  1 drivers
v0x561b5c0573a0_0 .net/s "tmp_multr", 15 0, L_0x561b5c0706b0;  1 drivers
S_0x561b5c051440 .scope module, "qmult_common" "qmult" 8 75, 5 1 0, S_0x561b5c051020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_multiplicand";
    .port_info 1 /INPUT 16 "i_multiplier";
    .port_info 2 /OUTPUT 16 "o_result";
    .port_info 3 /OUTPUT 1 "ovr";
P_0x561b5c037f20 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b5c037f60 .param/l "Q" 0 5 3, +C4<00000000000000000000000000001000>;
L_0x561b5bfe6b00 .functor BUFZ 16, v0x561b5c052390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561b5c0517f0_0 .net *"_ivl_11", 0 0, L_0x561b5c070890;  1 drivers
L_0x7f863b288060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c0518f0_0 .net *"_ivl_12", 15 0, L_0x7f863b288060;  1 drivers
v0x561b5c0519d0_0 .net *"_ivl_15", 15 0, L_0x561b5c0709b0;  1 drivers
v0x561b5c051ac0_0 .net/s *"_ivl_18", 31 0, L_0x561b5c070c60;  1 drivers
v0x561b5c051ba0_0 .net/s *"_ivl_20", 31 0, L_0x561b5c070d50;  1 drivers
v0x561b5c051cd0_0 .net *"_ivl_3", 0 0, L_0x561b5c0604c0;  1 drivers
L_0x7f863b288018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c051db0_0 .net *"_ivl_4", 15 0, L_0x7f863b288018;  1 drivers
v0x561b5c051e90_0 .net *"_ivl_7", 15 0, L_0x561b5c070610;  1 drivers
v0x561b5c051f70_0 .net/s "i_multiplicand", 15 0, v0x561b5c0552d0_0;  1 drivers
v0x561b5c052050_0 .net/s "i_multiplier", 15 0, v0x561b5c055f70_0;  1 drivers
v0x561b5c052130_0 .var "is_signed", 0 0;
v0x561b5c0521f0_0 .net/s "o_result", 15 0, L_0x561b5bfe6b00;  alias, 1 drivers
v0x561b5c0522d0_0 .var "ovr", 0 0;
v0x561b5c052390_0 .var/s "r_RetVal", 15 0;
v0x561b5c052470_0 .net/s "r_result", 31 0, L_0x561b5c070e90;  1 drivers
v0x561b5c052550_0 .var/s "temp_RetVal", 15 0;
v0x561b5c052630_0 .net/s "temp_meltiplier", 15 0, L_0x561b5c070aa0;  1 drivers
v0x561b5c052820_0 .net/s "temp_multiplicand", 15 0, L_0x561b5c0707a0;  1 drivers
E_0x561b5c051770 .event edge, v0x561b5c052470_0;
L_0x561b5c0604c0 .part v0x561b5c0552d0_0, 15, 1;
L_0x561b5c070610 .arith/sub 16, L_0x7f863b288018, v0x561b5c0552d0_0;
L_0x561b5c0707a0 .functor MUXZ 16, v0x561b5c0552d0_0, L_0x561b5c070610, L_0x561b5c0604c0, C4<>;
L_0x561b5c070890 .part v0x561b5c055f70_0, 15, 1;
L_0x561b5c0709b0 .arith/sub 16, L_0x7f863b288060, v0x561b5c055f70_0;
L_0x561b5c070aa0 .functor MUXZ 16, v0x561b5c055f70_0, L_0x561b5c0709b0, L_0x561b5c070890, C4<>;
L_0x561b5c070c60 .extend/s 32, L_0x561b5c070aa0;
L_0x561b5c070d50 .extend/s 32, L_0x561b5c0707a0;
L_0x561b5c070e90 .arith/mult 32, L_0x561b5c070c60, L_0x561b5c070d50;
S_0x561b5c052980 .scope module, "qmult_imag" "qmult" 8 130, 5 1 0, S_0x561b5c051020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_multiplicand";
    .port_info 1 /INPUT 16 "i_multiplier";
    .port_info 2 /OUTPUT 16 "o_result";
    .port_info 3 /OUTPUT 1 "ovr";
P_0x561b5c0380d0 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b5c038110 .param/l "Q" 0 5 3, +C4<00000000000000000000000000001000>;
L_0x561b5c0711b0 .functor BUFZ 16, v0x561b5c053830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561b5c052c90_0 .net *"_ivl_11", 0 0, L_0x561b5c071fa0;  1 drivers
L_0x7f863b288180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c052d90_0 .net *"_ivl_12", 15 0, L_0x7f863b288180;  1 drivers
v0x561b5c052e70_0 .net *"_ivl_15", 15 0, L_0x561b5c0720c0;  1 drivers
v0x561b5c052f60_0 .net/s *"_ivl_18", 31 0, L_0x561b5c072370;  1 drivers
v0x561b5c053040_0 .net/s *"_ivl_20", 31 0, L_0x561b5c072460;  1 drivers
v0x561b5c053170_0 .net *"_ivl_3", 0 0, L_0x561b5c071b80;  1 drivers
L_0x7f863b288138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c053250_0 .net *"_ivl_4", 15 0, L_0x7f863b288138;  1 drivers
v0x561b5c053330_0 .net *"_ivl_7", 15 0, L_0x561b5c071cc0;  1 drivers
v0x561b5c053410_0 .net/s "i_multiplicand", 15 0, v0x561b5c0553b0_0;  1 drivers
v0x561b5c0534f0_0 .net/s "i_multiplier", 15 0, v0x561b5c0558c0_0;  1 drivers
v0x561b5c0535d0_0 .var "is_signed", 0 0;
v0x561b5c053690_0 .net/s "o_result", 15 0, L_0x561b5c0711b0;  alias, 1 drivers
v0x561b5c053770_0 .var "ovr", 0 0;
v0x561b5c053830_0 .var/s "r_RetVal", 15 0;
v0x561b5c053910_0 .net/s "r_result", 31 0, L_0x561b5c0725a0;  1 drivers
v0x561b5c0539f0_0 .var/s "temp_RetVal", 15 0;
v0x561b5c053ad0_0 .net/s "temp_meltiplier", 15 0, L_0x561b5c0721b0;  1 drivers
v0x561b5c053cc0_0 .net/s "temp_multiplicand", 15 0, L_0x561b5c071e20;  1 drivers
E_0x561b5c052c30 .event edge, v0x561b5c053910_0;
L_0x561b5c071b80 .part v0x561b5c0553b0_0, 15, 1;
L_0x561b5c071cc0 .arith/sub 16, L_0x7f863b288138, v0x561b5c0553b0_0;
L_0x561b5c071e20 .functor MUXZ 16, v0x561b5c0553b0_0, L_0x561b5c071cc0, L_0x561b5c071b80, C4<>;
L_0x561b5c071fa0 .part v0x561b5c0558c0_0, 15, 1;
L_0x561b5c0720c0 .arith/sub 16, L_0x7f863b288180, v0x561b5c0558c0_0;
L_0x561b5c0721b0 .functor MUXZ 16, v0x561b5c0558c0_0, L_0x561b5c0720c0, L_0x561b5c071fa0, C4<>;
L_0x561b5c072370 .extend/s 32, L_0x561b5c0721b0;
L_0x561b5c072460 .extend/s 32, L_0x561b5c071e20;
L_0x561b5c0725a0 .arith/mult 32, L_0x561b5c072370, L_0x561b5c072460;
S_0x561b5c053e20 .scope module, "qmult_real" "qmult" 8 102, 5 1 0, S_0x561b5c051020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_multiplicand";
    .port_info 1 /INPUT 16 "i_multiplier";
    .port_info 2 /OUTPUT 16 "o_result";
    .port_info 3 /OUTPUT 1 "ovr";
P_0x561b5c038280 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b5c0382c0 .param/l "Q" 0 5 3, +C4<00000000000000000000000000001000>;
L_0x561b5c0706b0 .functor BUFZ 16, v0x561b5c054ce0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561b5c054140_0 .net *"_ivl_11", 0 0, L_0x561b5c0713f0;  1 drivers
L_0x7f863b2880f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c054240_0 .net *"_ivl_12", 15 0, L_0x7f863b2880f0;  1 drivers
v0x561b5c054320_0 .net *"_ivl_15", 15 0, L_0x561b5c071510;  1 drivers
v0x561b5c054410_0 .net/s *"_ivl_18", 31 0, L_0x561b5c0717c0;  1 drivers
v0x561b5c0544f0_0 .net/s *"_ivl_20", 31 0, L_0x561b5c0718b0;  1 drivers
v0x561b5c054620_0 .net *"_ivl_3", 0 0, L_0x561b5c071020;  1 drivers
L_0x7f863b2880a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5c054700_0 .net *"_ivl_4", 15 0, L_0x7f863b2880a8;  1 drivers
v0x561b5c0547e0_0 .net *"_ivl_7", 15 0, L_0x561b5c071110;  1 drivers
v0x561b5c0548c0_0 .net/s "i_multiplicand", 15 0, v0x561b5c055480_0;  1 drivers
v0x561b5c0549a0_0 .net/s "i_multiplier", 15 0, v0x561b5c055ce0_0;  1 drivers
v0x561b5c054a80_0 .var "is_signed", 0 0;
v0x561b5c054b40_0 .net/s "o_result", 15 0, L_0x561b5c0706b0;  alias, 1 drivers
v0x561b5c054c20_0 .var "ovr", 0 0;
v0x561b5c054ce0_0 .var/s "r_RetVal", 15 0;
v0x561b5c054dc0_0 .net/s "r_result", 31 0, L_0x561b5c0719f0;  1 drivers
v0x561b5c054ea0_0 .var/s "temp_RetVal", 15 0;
v0x561b5c054f80_0 .net/s "temp_meltiplier", 15 0, L_0x561b5c071600;  1 drivers
v0x561b5c055170_0 .net/s "temp_multiplicand", 15 0, L_0x561b5c071270;  1 drivers
E_0x561b5c0540e0 .event edge, v0x561b5c054dc0_0;
L_0x561b5c071020 .part v0x561b5c055480_0, 15, 1;
L_0x561b5c071110 .arith/sub 16, L_0x7f863b2880a8, v0x561b5c055480_0;
L_0x561b5c071270 .functor MUXZ 16, v0x561b5c055480_0, L_0x561b5c071110, L_0x561b5c071020, C4<>;
L_0x561b5c0713f0 .part v0x561b5c055ce0_0, 15, 1;
L_0x561b5c071510 .arith/sub 16, L_0x7f863b2880f0, v0x561b5c055ce0_0;
L_0x561b5c071600 .functor MUXZ 16, v0x561b5c055ce0_0, L_0x561b5c071510, L_0x561b5c0713f0, C4<>;
L_0x561b5c0717c0 .extend/s 32, L_0x561b5c071600;
L_0x561b5c0718b0 .extend/s 32, L_0x561b5c071270;
L_0x561b5c0719f0 .arith/mult 32, L_0x561b5c0717c0, L_0x561b5c0718b0;
S_0x561b5c058ed0 .scope begin, "sq_block" "sq_block" 6 55, 6 55 0, S_0x561b5c050390;
 .timescale 0 0;
P_0x561b5c0590d0 .param/l "N_HALF" 1 6 57, +C4<1111111110000000>;
P_0x561b5c059110 .param/l "P_HALF" 1 6 56, +C4<0000000010000000>;
P_0x561b5c059150 .param/l "ZERO" 1 6 58, +C4<0000000000000000>;
S_0x561b5c05e770 .scope task, "generate_y_matrix" "generate_y_matrix" 2 110, 2 110 0, S_0x561b5bf56a00;
 .timescale -9 -12;
TD_tb_x_calculate.generate_y_matrix ;
    %vpi_call 2 112 "$display", "Generating a sample Y matrix..." {0 0 0};
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 512, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 512, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 768, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 768, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 512, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 768, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %pushi/vec4 256, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c060270, 4, 0;
    %pushi/vec4 1024, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561b5c0601d0, 4, 0;
    %end;
S_0x561b5c05e900 .scope task, "initialize_signals" "initialize_signals" 2 90, 2 90 0, S_0x561b5bf56a00;
 .timescale -9 -12;
TD_tb_x_calculate.initialize_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05f970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05f5e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561b5c05f510_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561b5c05f430_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b5c05fcb0_0, 0, 4;
    %end;
S_0x561b5c05eae0 .scope task, "read_h_matrix_from_file" "read_h_matrix_from_file" 2 146, 2 146 0, S_0x561b5bf56a00;
 .timescale -9 -12;
v0x561b5c05ecc0_0 .var/i "dummy", 31 0;
v0x561b5c05edc0_0 .var/i "h_imag_fd", 31 0;
v0x561b5c05eea0_0 .var/i "h_real_fd", 31 0;
v0x561b5c05ef60_0 .var/i "i", 31 0;
v0x561b5c05f040_0 .var/i "j", 31 0;
v0x561b5c05f170_0 .var/s "temp_data", 15 0;
TD_tb_x_calculate.read_h_matrix_from_file ;
    %vpi_func 2 152 "$fopen" 32, P_0x561b5bf64300, "r" {0 0 0};
    %store/vec4 v0x561b5c05eea0_0, 0, 32;
    %vpi_func 2 153 "$fopen" 32, P_0x561b5bf642c0, "r" {0 0 0};
    %store/vec4 v0x561b5c05edc0_0, 0, 32;
    %load/vec4 v0x561b5c05eea0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x561b5c05edc0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 156 "$display", "Error: Could not open one or more input files." {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
T_4.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5c05f040_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x561b5c05f040_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5c05ef60_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x561b5c05ef60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.11, 5;
    %vpi_func 2 162 "$fscanf" 32, v0x561b5c05eea0_0, "%h", v0x561b5c05f170_0 {0 0 0};
    %store/vec4 v0x561b5c05ecc0_0, 0, 32;
    %load/vec4 v0x561b5c05f170_0;
    %load/vec4 v0x561b5c05ef60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x561b5c05f040_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561b5c05fc10, 4, 0;
    %vpi_func 2 164 "$fscanf" 32, v0x561b5c05edc0_0, "%h", v0x561b5c05f170_0 {0 0 0};
    %store/vec4 v0x561b5c05ecc0_0, 0, 32;
    %load/vec4 v0x561b5c05f170_0;
    %load/vec4 v0x561b5c05ef60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x561b5c05f040_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561b5c05fae0, 4, 0;
    %load/vec4 v0x561b5c05ef60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5c05ef60_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %load/vec4 v0x561b5c05f040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5c05f040_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 2 169 "$fclose", v0x561b5c05eea0_0 {0 0 0};
    %vpi_call 2 170 "$fclose", v0x561b5c05edc0_0 {0 0 0};
    %end;
S_0x561b5c05f250 .scope task, "reset_dut" "reset_dut" 2 102, 2 102 0, S_0x561b5bf56a00;
 .timescale -9 -12;
TD_tb_x_calculate.reset_dut ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c05fd50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05fd50_0, 0, 1;
    %delay 20000, 0;
    %end;
    .scope S_0x561b5c051440;
T_6 ;
    %wait E_0x561b5c051770;
    %load/vec4 v0x561b5c051f70_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b5c052050_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x561b5c052130_0, 0, 1;
    %load/vec4 v0x561b5c052470_0;
    %parti/s 15, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c052550_0, 4, 15;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c052550_0, 4, 1;
    %load/vec4 v0x561b5c052130_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x561b5c052550_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x561b5c052550_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x561b5c052390_0, 0, 16;
    %load/vec4 v0x561b5c052470_0;
    %parti/s 8, 23, 6;
    %or/r;
    %store/vec4 v0x561b5c0522d0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561b5c053e20;
T_7 ;
    %wait E_0x561b5c0540e0;
    %load/vec4 v0x561b5c0548c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b5c0549a0_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x561b5c054a80_0, 0, 1;
    %load/vec4 v0x561b5c054dc0_0;
    %parti/s 15, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c054ea0_0, 4, 15;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c054ea0_0, 4, 1;
    %load/vec4 v0x561b5c054a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x561b5c054ea0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x561b5c054ea0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x561b5c054ce0_0, 0, 16;
    %load/vec4 v0x561b5c054dc0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %store/vec4 v0x561b5c054c20_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561b5c052980;
T_8 ;
    %wait E_0x561b5c052c30;
    %load/vec4 v0x561b5c053410_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b5c0534f0_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x561b5c0535d0_0, 0, 1;
    %load/vec4 v0x561b5c053910_0;
    %parti/s 15, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c0539f0_0, 4, 15;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c0539f0_0, 4, 1;
    %load/vec4 v0x561b5c0535d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x561b5c0539f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x561b5c0539f0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x561b5c053830_0, 0, 16;
    %load/vec4 v0x561b5c053910_0;
    %parti/s 8, 23, 6;
    %or/r;
    %store/vec4 v0x561b5c053770_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561b5c051020;
T_9 ;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c057130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c055a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c055620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c056310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c055e90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561b5c055980_0;
    %assign/vec4 v0x561b5c055a40_0, 0;
    %load/vec4 v0x561b5c055a40_0;
    %assign/vec4 v0x561b5c055b20_0, 0;
    %load/vec4 v0x561b5c055580_0;
    %assign/vec4 v0x561b5c055620_0, 0;
    %load/vec4 v0x561b5c055620_0;
    %assign/vec4 v0x561b5c055700_0, 0;
    %load/vec4 v0x561b5c056230_0;
    %assign/vec4 v0x561b5c056310_0, 0;
    %load/vec4 v0x561b5c056310_0;
    %assign/vec4 v0x561b5c0563f0_0, 0;
    %load/vec4 v0x561b5c0563f0_0;
    %assign/vec4 v0x561b5c0564d0_0, 0;
    %load/vec4 v0x561b5c055dd0_0;
    %assign/vec4 v0x561b5c055e90_0, 0;
    %load/vec4 v0x561b5c055e90_0;
    %assign/vec4 v0x561b5c055f70_0, 0;
    %load/vec4 v0x561b5c055f70_0;
    %assign/vec4 v0x561b5c056060_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561b5c051020;
T_10 ;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c055a40_0;
    %load/vec4 v0x561b5c055620_0;
    %sub;
    %assign/vec4 v0x561b5c0552d0_0, 0;
    %load/vec4 v0x561b5c057200_0;
    %assign/vec4 v0x561b5c056900_0, 0;
    %load/vec4 v0x561b5c056900_0;
    %assign/vec4 v0x561b5c056680_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561b5c051020;
T_11 ;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c055b20_0;
    %assign/vec4 v0x561b5c055c00_0, 0;
    %load/vec4 v0x561b5c055c00_0;
    %assign/vec4 v0x561b5c055ce0_0, 0;
    %load/vec4 v0x561b5c0564d0_0;
    %load/vec4 v0x561b5c056060_0;
    %sub;
    %assign/vec4 v0x561b5c055480_0, 0;
    %load/vec4 v0x561b5c0573a0_0;
    %assign/vec4 v0x561b5c056ac0_0, 0;
    %load/vec4 v0x561b5c056680_0;
    %assign/vec4 v0x561b5c056740_0, 0;
    %load/vec4 v0x561b5c056ac0_0;
    %load/vec4 v0x561b5c056740_0;
    %add;
    %assign/vec4 v0x561b5c057050_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561b5c051020;
T_12 ;
    %wait E_0x561b5bfce380;
    %load/vec4 v0x561b5c055700_0;
    %assign/vec4 v0x561b5c0557e0_0, 0;
    %load/vec4 v0x561b5c0557e0_0;
    %assign/vec4 v0x561b5c0558c0_0, 0;
    %load/vec4 v0x561b5c0564d0_0;
    %load/vec4 v0x561b5c056060_0;
    %add;
    %assign/vec4 v0x561b5c0553b0_0, 0;
    %load/vec4 v0x561b5c0572d0_0;
    %assign/vec4 v0x561b5c0569e0_0, 0;
    %load/vec4 v0x561b5c056680_0;
    %assign/vec4 v0x561b5c056820_0, 0;
    %load/vec4 v0x561b5c0569e0_0;
    %load/vec4 v0x561b5c056820_0;
    %add;
    %assign/vec4 v0x561b5c056eb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561b5c050af0;
T_13 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c058c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c058160_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561b5c0580c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c058160_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x561b5c058160_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c058160_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x561b5c058b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x561b5c058160_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561b5c058160_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b5c050af0;
T_14 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c058c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b5c057ce0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561b5c058900_0;
    %assign/vec4 v0x561b5c058840_0, 0;
    %load/vec4 v0x561b5c057ce0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x561b5c058240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b5c057ce0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561b5c050af0;
T_15 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c058c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5c058680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5c0583e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561b5c0580c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5c058680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5c0583e0_0, 0;
    %load/vec4 v0x561b5c058680_0;
    %assign/vec4 v0x561b5c058760_0, 0;
    %load/vec4 v0x561b5c0583e0_0;
    %assign/vec4 v0x561b5c0584c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x561b5c058b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x561b5c058680_0;
    %load/vec4 v0x561b5c058ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5c058ab0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5c058680_0, 0;
    %load/vec4 v0x561b5c0583e0_0;
    %load/vec4 v0x561b5c0589c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5c0589c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5c0583e0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561b5c050af0;
T_16 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c058c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c0585a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c058300_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x561b5c058900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x561b5c058680_0;
    %load/vec4 v0x561b5c058ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5c058ab0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x561b5c0585a0_0, 0;
    %load/vec4 v0x561b5c0583e0_0;
    %load/vec4 v0x561b5c0589c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5c0589c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x561b5c058300_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561b5c050390;
T_17 ;
    %wait E_0x561b5c050a90;
    %fork t_1, S_0x561b5c058ed0;
    %jmp t_0;
    .scope S_0x561b5c058ed0;
t_1 ;
    %load/vec4 v0x561b5c05a400_0;
    %load/vec4 v0x561b5c059c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b5c059b40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 7;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 7;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_17.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 7;
    %cmp/u;
    %jmp/1 T_17.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_17.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 7;
    %cmp/u;
    %jmp/1 T_17.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 7;
    %cmp/u;
    %jmp/1 T_17.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 7;
    %cmp/u;
    %jmp/1 T_17.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_17.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_17.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_17.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 7;
    %cmp/u;
    %jmp/1 T_17.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_17.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_17.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 7;
    %cmp/u;
    %jmp/1 T_17.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_17.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 7;
    %cmp/u;
    %jmp/1 T_17.63, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_17.64, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/u;
    %jmp/1 T_17.65, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_17.66, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_17.67, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_17.68, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_17.69, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_17.70, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 7;
    %cmp/u;
    %jmp/1 T_17.71, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_17.72, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 7;
    %cmp/u;
    %jmp/1 T_17.73, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 7;
    %cmp/u;
    %jmp/1 T_17.74, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_17.75, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_17.76, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_17.77, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_17.78, 6;
    %dup/vec4;
    %pushi/vec4 79, 0, 7;
    %cmp/u;
    %jmp/1 T_17.79, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_17.80, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_17.81, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 7;
    %cmp/u;
    %jmp/1 T_17.82, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 7;
    %cmp/u;
    %jmp/1 T_17.83, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 7;
    %cmp/u;
    %jmp/1 T_17.84, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 7;
    %cmp/u;
    %jmp/1 T_17.85, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 7;
    %cmp/u;
    %jmp/1 T_17.86, 6;
    %dup/vec4;
    %pushi/vec4 87, 0, 7;
    %cmp/u;
    %jmp/1 T_17.87, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 7;
    %cmp/u;
    %jmp/1 T_17.88, 6;
    %dup/vec4;
    %pushi/vec4 89, 0, 7;
    %cmp/u;
    %jmp/1 T_17.89, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 7;
    %cmp/u;
    %jmp/1 T_17.90, 6;
    %dup/vec4;
    %pushi/vec4 91, 0, 7;
    %cmp/u;
    %jmp/1 T_17.91, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 7;
    %cmp/u;
    %jmp/1 T_17.92, 6;
    %dup/vec4;
    %pushi/vec4 93, 0, 7;
    %cmp/u;
    %jmp/1 T_17.93, 6;
    %dup/vec4;
    %pushi/vec4 94, 0, 7;
    %cmp/u;
    %jmp/1 T_17.94, 6;
    %dup/vec4;
    %pushi/vec4 95, 0, 7;
    %cmp/u;
    %jmp/1 T_17.95, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 7;
    %cmp/u;
    %jmp/1 T_17.96, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 7;
    %cmp/u;
    %jmp/1 T_17.97, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 7;
    %cmp/u;
    %jmp/1 T_17.98, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_17.99, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 7;
    %cmp/u;
    %jmp/1 T_17.100, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 7;
    %cmp/u;
    %jmp/1 T_17.101, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 7;
    %cmp/u;
    %jmp/1 T_17.102, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_17.103, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 7;
    %cmp/u;
    %jmp/1 T_17.104, 6;
    %dup/vec4;
    %pushi/vec4 105, 0, 7;
    %cmp/u;
    %jmp/1 T_17.105, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_17.106, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_17.107, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 7;
    %cmp/u;
    %jmp/1 T_17.108, 6;
    %dup/vec4;
    %pushi/vec4 109, 0, 7;
    %cmp/u;
    %jmp/1 T_17.109, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 7;
    %cmp/u;
    %jmp/1 T_17.110, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_17.111, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 7;
    %cmp/u;
    %jmp/1 T_17.112, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 7;
    %cmp/u;
    %jmp/1 T_17.113, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 7;
    %cmp/u;
    %jmp/1 T_17.114, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_17.115, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 7;
    %cmp/u;
    %jmp/1 T_17.116, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 7;
    %cmp/u;
    %jmp/1 T_17.117, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 7;
    %cmp/u;
    %jmp/1 T_17.118, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 7;
    %cmp/u;
    %jmp/1 T_17.119, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 7;
    %cmp/u;
    %jmp/1 T_17.120, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 7;
    %cmp/u;
    %jmp/1 T_17.121, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 7;
    %cmp/u;
    %jmp/1 T_17.122, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 7;
    %cmp/u;
    %jmp/1 T_17.123, 6;
    %dup/vec4;
    %pushi/vec4 124, 0, 7;
    %cmp/u;
    %jmp/1 T_17.124, 6;
    %dup/vec4;
    %pushi/vec4 125, 0, 7;
    %cmp/u;
    %jmp/1 T_17.125, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 7;
    %cmp/u;
    %jmp/1 T_17.126, 6;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_17.127, 6;
    %pushi/vec4 0, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.0 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.1 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.2 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.3 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.4 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.5 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.6 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.7 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.8 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.9 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.10 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.11 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.12 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.13 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.14 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.15 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.16 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.17 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.18 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.19 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.20 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.21 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.22 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.23 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.24 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.25 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.26 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.27 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.28 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.29 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.30 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.31 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.32 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.33 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.34 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.35 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.36 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.37 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.38 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.39 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.40 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.41 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.42 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.43 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.44 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.45 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.46 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.47 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.48 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.49 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.50 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.51 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.52 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.53 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.54 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.55 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.56 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.57 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.58 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.59 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.60 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.61 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.62 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.63 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.64 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.65 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.66 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.67 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.68 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.69 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.70 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.71 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.72 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.73 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.74 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.75 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.76 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.77 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.78 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.79 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.80 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.81 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.82 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.83 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.84 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.85 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.86 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.87 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.88 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.89 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.90 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.91 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.92 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.93 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.94 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.95 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.96 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.97 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.98 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.99 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.100 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.101 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.102 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.103 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.104 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.105 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.106 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.107 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.108 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.109 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.110 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.111 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.112 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.113 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.114 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.115 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.116 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.117 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.118 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.119 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.120 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.121 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.122 ;
    %pushi/vec4 4286578688, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.123 ;
    %pushi/vec4 8388608, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.124 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.125 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.126 ;
    %pushi/vec4 128, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.127 ;
    %pushi/vec4 65408, 0, 32;
    %split/vec4 16;
    %store/vec4 v0x561b5c05a640_0, 0, 16;
    %store/vec4 v0x561b5c05a700_0, 0, 16;
    %jmp T_17.129;
T_17.129 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561b5c050390;
t_0 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561b5c050390;
T_18 ;
    %wait E_0x561b5c038c80;
    %load/vec4 v0x561b5c05a8d0_0;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c059f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c0597c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c0599a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c059860_0, 0, 1;
    %load/vec4 v0x561b5c05a8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x561b5c05a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.7 ;
    %jmp T_18.6;
T_18.1 ;
    %load/vec4 v0x561b5c059510_0;
    %load/vec4 v0x561b5c059dc0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561b5c059ce0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.9 ;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c059f40_0, 0, 1;
    %load/vec4 v0x561b5c059c00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.11 ;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x561b5c05a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c0597c0_0, 0, 1;
    %load/vec4 v0x561b5c05a1c0_0;
    %store/vec4 v0x561b5c059690_0, 0, 16;
    %load/vec4 v0x561b5c059fe0_0;
    %store/vec4 v0x561b5c0595b0_0, 0, 16;
    %load/vec4 v0x561b5c059a60_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5c059b40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c0599a0_0, 0, 1;
    %load/vec4 v0x561b5c05a400_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.18 ;
    %jmp T_18.16;
T_18.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.16 ;
T_18.13 ;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c059860_0, 0, 1;
    %load/vec4 v0x561b5c05a810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.19, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b5c05a360_0, 0, 4;
T_18.19 ;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561b5c050390;
T_19 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c05a5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b5c05a8d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b5c05a400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c059b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c059690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c0595b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x561b5c05a360_0;
    %assign/vec4 v0x561b5c05a8d0_0, 0;
    %load/vec4 v0x561b5c05a8d0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5c05a810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b5c05a400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c059b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059c00_0, 0;
T_19.2 ;
    %load/vec4 v0x561b5c05a8d0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x561b5c059c00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561b5c059c00_0, 0;
T_19.4 ;
    %load/vec4 v0x561b5c05a8d0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5c05a290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059c00_0, 0;
    %load/vec4 v0x561b5c059b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c059b40_0, 0;
    %load/vec4 v0x561b5c059a60_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c059a60_0, 0;
    %load/vec4 v0x561b5c05a400_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561b5c05a400_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x561b5c059a60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561b5c059a60_0, 0;
T_19.11 ;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x561b5c059b40_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x561b5c059b40_0, 0;
T_19.9 ;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561b5c04e1b0;
T_20 ;
    %wait E_0x561b5c04e460;
    %load/vec4 v0x561b5c04ec40_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b5c04ed20_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x561b5c04ede0_0, 0, 1;
    %load/vec4 v0x561b5c04f100_0;
    %parti/s 15, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c04f1e0_0, 4, 15;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c04f1e0_0, 4, 1;
    %load/vec4 v0x561b5c04ede0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x561b5c04f1e0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x561b5c04f1e0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x561b5c04f020_0, 0, 16;
    %load/vec4 v0x561b5c04f100_0;
    %parti/s 8, 23, 6;
    %or/r;
    %store/vec4 v0x561b5c04ef60_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x561b5c04d010;
T_21 ;
    %wait E_0x561b5c04d340;
    %load/vec4 v0x561b5c04d8c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x561b5c04d9a0_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x561b5c04da60_0, 0, 1;
    %load/vec4 v0x561b5c04dd80_0;
    %parti/s 15, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c04de60_0, 4, 15;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b5c04de60_0, 4, 1;
    %load/vec4 v0x561b5c04da60_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v0x561b5c04de60_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x561b5c04de60_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x561b5c04dca0_0, 0, 16;
    %load/vec4 v0x561b5c04dd80_0;
    %parti/s 8, 23, 6;
    %or/r;
    %store/vec4 v0x561b5c04dbe0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x561b5c04cbe0;
T_22 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c0501f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 35;
    %assign/vec4 v0x561b5c04fbd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b5c04faf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x561b5c04fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 35;
    %assign/vec4 v0x561b5c04fbd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b5c04faf0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x561b5c04f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x561b5c04fbd0_0;
    %load/vec4 v0x561b5c04f790_0;
    %parti/s 1, 16, 6;
    %replicate 18;
    %load/vec4 v0x561b5c04f790_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5c04fbd0_0, 0;
    %load/vec4 v0x561b5c04faf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x561b5c04faf0_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561b5c04cbe0;
T_23 ;
    %wait E_0x561b5c038cc0;
    %load/vec4 v0x561b5c0501f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c04f6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c04f610_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x561b5c04faf0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5c04f530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5c04f6f0_0, 0;
    %load/vec4 v0x561b5c04fbd0_0;
    %load/vec4 v0x561b5c04f790_0;
    %parti/s 1, 16, 6;
    %replicate 18;
    %load/vec4 v0x561b5c04f790_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x561b5c04f610_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c04f6f0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x561b5c02f3e0;
T_24 ;
    %wait E_0x561b5bf0eb30;
    %load/vec4 v0x561b5c05def0_0;
    %store/vec4 v0x561b5c05d9c0_0, 0, 2;
    %load/vec4 v0x561b5c05def0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b5c05d9c0_0, 0, 2;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x561b5c05de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b5c05d9c0_0, 0, 2;
T_24.5 ;
    %vpi_call 3 125 "$display", "IDLE" {0 0 0};
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x561b5c05ae80_0;
    %load/vec4 v0x561b5c05d6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561b5c05d9c0_0, 0, 2;
T_24.7 ;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x561b5c05d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b5c05d9c0_0, 0, 2;
T_24.9 ;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x561b5c02f3e0;
T_25 ;
    %wait E_0x561b5bfcf890;
    %load/vec4 v0x561b5c05dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05def0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05d8e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05d800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b5c05e330_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c05dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c05daa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c05dfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c05e170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c05e090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561b5c05e250_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x561b5c05d9c0_0;
    %assign/vec4 v0x561b5c05def0_0, 0;
    %load/vec4 v0x561b5c05def0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x561b5c05de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05d8e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05d800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b5c05e330_0, 0;
T_25.4 ;
T_25.2 ;
    %load/vec4 v0x561b5c05def0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5c05d9c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5c05dd80_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5c05dd80_0, 0;
T_25.7 ;
    %load/vec4 v0x561b5c05def0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x561b5c05ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x561b5c05adc0_0;
    %load/vec4 v0x561b5c05d8e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x561b5c05d800_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5c05d160, 0, 4;
    %load/vec4 v0x561b5c05acf0_0;
    %load/vec4 v0x561b5c05d8e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x561b5c05d800_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5c05d0a0, 0, 4;
    %load/vec4 v0x561b5c05d800_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5c05d800_0, 0;
    %load/vec4 v0x561b5c05d8e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561b5c05d8e0_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x561b5c05d800_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561b5c05d800_0, 0;
T_25.13 ;
T_25.10 ;
    %load/vec4 v0x561b5c05b150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.14, 4;
    %load/vec4 v0x561b5c05b070_0;
    %load/vec4 v0x561b5c05e330_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5c05e4d0, 0, 4;
    %load/vec4 v0x561b5c05af90_0;
    %load/vec4 v0x561b5c05e330_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5c05e410, 0, 4;
    %load/vec4 v0x561b5c05e330_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_25.16, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561b5c05e330_0, 0, 3;
    %jmp T_25.17;
T_25.16 ;
    %load/vec4 v0x561b5c05e330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x561b5c05e330_0, 0;
T_25.17 ;
T_25.14 ;
T_25.8 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x561b5bf56a00;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x561b5c05f970_0;
    %inv;
    %store/vec4 v0x561b5c05f970_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x561b5bf56a00;
T_27 ;
    %vpi_call 2 63 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %fork TD_tb_x_calculate.initialize_signals, S_0x561b5c05e900;
    %join;
    %fork TD_tb_x_calculate.reset_dut, S_0x561b5c05f250;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5c05fdf0_0, 0, 1;
    %wait E_0x561b5bfce380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5c05fdf0_0, 0, 1;
    %fork TD_tb_x_calculate.read_h_matrix_from_file, S_0x561b5c05eae0;
    %join;
    %fork TD_tb_x_calculate.generate_y_matrix, S_0x561b5c05e770;
    %join;
    %fork t_3, S_0x561b5bf56a00;
    %fork t_4, S_0x561b5bf56a00;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %fork TD_tb_x_calculate.drive_h_matrix, S_0x561b5bff0d50;
    %join;
    %end;
t_4 ;
    %fork TD_tb_x_calculate.drive_y_matrix, S_0x561b5c02ef40;
    %join;
    %end;
    .scope S_0x561b5bf56a00;
t_2 ;
T_27.0 ;
    %load/vec4 v0x561b5c05ce00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_27.1, 6;
    %wait E_0x561b5bfcff70;
    %jmp T_27.0;
T_27.1 ;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x561b5bf56a00;
T_28 ;
    %delay 500000000, 0;
    %vpi_call 2 84 "$display", "TIMEOUT at %t", $time {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_x_calculate.sv";
    "x_calculate.v";
    "Dh_cal.v";
    "qmult.v";
    "matrix_multiplier.v";
    "c_mac.v";
    "cmult.v";
