Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  20 Dec 2018 08:44:04 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 2B1B25805F0;
	Wed, 19 Dec 2018 15:46:15 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Dec 2018 15:46:14 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3A7yReYBLS/BtFnDLFetmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgUL/34rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0yRD+s7bpkSAXwhS?=
 =?us-ascii?q?kHKTA37W/ZhM93gq1UvB2hvAR/zozPbYGJKPZzZL/RcMkGSWZdWMtaSixPApm7?=
 =?us-ascii?q?b4sKF+cPIOFYrof/p1QUqxu/BROjD/7qxD9Pg3/5x7E60+UnEQ7Y2gwgHs8FvX?=
 =?us-ascii?q?PPrNX2M6cSVPq6zLXJzTXFcfxW3zb95ZPOchA/oPGDQLNwftDLxUYzEAPFi0yd?=
 =?us-ascii?q?pIr4ND2WzuQAq3aX4/ZkWO61lmIqpR99riKyysovloXFnIMYx1Lc+Sln3Yo4JM?=
 =?us-ascii?q?e0RFBlbdOnCpdcqj+WO5ZsTs4jQ2xlvjsxxKcctp6hZicKzYwqxx7BZPyDdIiF?=
 =?us-ascii?q?+gzjVOmPLjdinn5le6ywhwy08Ue+zu3wTM600ExFriZdk9nMsG4C1wDL58SZVv?=
 =?us-ascii?q?dw+l2t1SuB2gzN8O1IPEM5mbbBJ5MgwLM8jp8Tvl7CHi/ylkX2lqiWdkA89+is?=
 =?us-ascii?q?6uTnZKjmp5CFO493lA7+KKIuldK7AeghNQgPUW6b9vqm1LD44035T6tFjucsnq?=
 =?us-ascii?q?narp/aP8IbqbC9AwNP1YYj8Rm/Ay+80NsEhXkHME5FeBWfgojtOlHOI+73Ae2w?=
 =?us-ascii?q?glSxizprw/HGPrv8ApTCNHTDkbHhfapj5E5Y0gY80ddf55dMALEbPP3zQlPxtM?=
 =?us-ascii?q?DfDhIhMwy72efnCMln2YMZQ26PArKZP7nUsV+H/e8vJ+iMZIkIuDfyMfQl5vju?=
 =?us-ascii?q?jWMnll8ZZ6WmwZwXaHWgFPR8P0qZeWbsgssGEWoSpAU+V+zqiFqBUTJJfXa9Ra?=
 =?us-ascii?q?A86yo/CIKnC4fDW4+sjKaA3Ce9Ap1ZeGRGBkqQHnfvcoWOQ+0MZz6KIs99jjwE?=
 =?us-ascii?q?UqCsS4w72hGorgP6z7tnIfDS+i0Xrp/j0Nl15+vOlRA97zB0DsKd032TQGFwhG?=
 =?us-ascii?q?8HWzg23KVnq0xn1liDybR4g+BfFdFL+vxGSBk6OoDGw+x6Ed/yXBnBccmPSFqh?=
 =?us-ascii?q?RtWmAjQxTtYqzt8KYkZ9Hciijx/Z0yqrBb8Vi6KEBJgu/q3A2HjxIt53y2za26?=
 =?us-ascii?q?k5k1kmXsxPOHW7iaFl6QjcGZTFk0WDmKasbqQTwijN+XyHzWqPukFYTQFxXb/E?=
 =?us-ascii?q?XXAZekvZs9D56lneQL+pDLQtKhFBxtKaKqtWdt3pik1LROviONTbZGKxh2ewBB?=
 =?us-ascii?q?aSyrOQdobqfH8d3CHcCEgCnAAe5nKGNQk4Bie8rGPSFj1uFVTzY0zy9elysm+0?=
 =?us-ascii?q?TkgxzwuSdU1uy6K1+gIJhfybU/4cxLYEtzkuqjpqHFexxcnZC8edqAV7eqVcYt?=
 =?us-ascii?q?Q94Elc2GLdtgx9OIGgLq94il4fdQR3o13h1xFtBopclsgqqWsgzBBuJqKAzFNB?=
 =?us-ascii?q?azSY0IjwO73KMGX94Aqjaq/W2l7E1taW9bwC6PA5q1XloQGoGVAu83Rh09lJzX?=
 =?us-ascii?q?Sc4o/GAxYVUZL0Skw37QR1p6nGYikh4IPZzWdsMaiovTDYwdImGewlxgymf9hB?=
 =?us-ascii?q?KqOEFRb+HNEACMiqNeMlhUKpbhUCPO1J8K40PsWmd+aJ2aKxPeZgmi6mgnpD4I?=
 =?us-ascii?q?xnzk2M8C98QPbS35kZ2/GYwheHVzDkgVahs8D7g4BFaSsJHmqizyjpH4pRZqx0?=
 =?us-ascii?q?fYYWBmaiOcy3xtNih5HzX35U7kKsB1QD2MWxYxqdc0T93RFM1UQQuXGnmzG3zy?=
 =?us-ascii?q?Z3kzEqqaqTxjfOzP7hdBoEO25LQndtjVH3LIiwjtAaWlWobgczmBuk40b627ZU?=
 =?us-ascii?q?pKBlI2bPRkdIejD8L3t+XauoqrqCf8lP5YsosCpNV+Swe1KaSr/7oxYB1yPjHm?=
 =?us-ascii?q?1exC00dj2wu5X5mQB6h3yZLHppsHXZfsRwzw/F5NPAXf5RwiYGRC5ghDnUHFe8?=
 =?us-ascii?q?PsOl/dWJl5jZtOC+WHmsVplScSnt0IOBuzG35WxsAR2jgf+znsfrHhQ90S/+z9?=
 =?us-ascii?q?NqTznHrA7gYon30KS3KednfkhrBFDm8cZ7FJ9xkpAshJ4Ow3gVnYua/WAIkWro?=
 =?us-ascii?q?NdVb2KT+bGcCRDIRwt7V5hTl11NnLn6T2435UXCdyNN7Z9amemMWxj4978dSBa?=
 =?us-ascii?q?eI67xEmDF5o1uiogLXfPh9hSwdyfo15X4eguEJvhctzyqHDrATG0lYITLjlxCS?=
 =?us-ascii?q?49+iq6VXYX6lcaKs20pmgdChELaCrxlHV3njfZciGTJw4t97MFLRy3Dz7oDkeN?=
 =?us-ascii?q?/NbdMcrBGUkhHAj/RLJ5I1jPYFmS1nOWflt30/1+E7lQBu3Y29vIWfKWVi5qe5?=
 =?us-ascii?q?DQBDNjHve8Mf4DLtjbtdnsaL2YCgBI5hFy4PXJvpS/KoDT0Tue7mNwaIDD0ztH?=
 =?us-ascii?q?ObFaDDEg+Y7Udst2jPHIyzN3GLOHkZys1vRRmaJExCmQAUQS81npgjGgCxw8zh?=
 =?us-ascii?q?dkh56ysV5l75rBtM1+1pOwP+UmfZuAendDM0RIKDIxpR6wFI/13VPtCG7uJvAy?=
 =?us-ascii?q?FY+YWsrAyTJWyaZARIDmAJVlaHB1D5Obmu6sfP8/KFBuqlNPbOZbSOqepDV/aH?=
 =?us-ascii?q?356v041m/yqSOcWLJHVtE/o72k9bV3BjB8vZgykPSzAQly/VdcGbuQyz+jdpoc?=
 =?us-ascii?q?G/6vjrXAPv6JCLC7tTN9Vv5h+3jb2CN+6WmCZ2NzJY2okQyn/PzbgVxEQShD12?=
 =?us-ascii?q?dzmxDbQAsjbATL7Rmq9SFRIUdzl/O9dI760i2AlAIsrbitLz1r5lgf85EVZFVV?=
 =?us-ascii?q?r9ms63YcwGOX2yNFTCBEyTLrSJOSXLw93rYaO7UbBRjP9btxu1uTaaFU/sJjWC?=
 =?us-ascii?q?lznzWBCpPuFBlyWbPB1YuIGgfRdhE2njTNT6ahKlNN97lyE5wboxhiCCCWlJZS?=
 =?us-ascii?q?J7eUMOoqG47i5ChPh7XWtb4SwhZb2BkjyaqfPFNpIft/dDCz5x0eld5SJ+g+9Q?=
 =?us-ascii?q?9CxeWOBonibUhthwol2nm6+EzT8xFFIatjZKiZiRrAN4NKnY8JZoVnPN/RZL5m?=
 =?us-ascii?q?KVXVBC89liDNTzu6lWyvDJiqP/KT4E+NXRq49UU8HYMsOONjwhLBz1FST8DQ0Z?=
 =?us-ascii?q?QDrtPmba0QgVxOyW+DuVp54hsZ/qsJ4PTLZBUxoyDPxMWWp/G9lXG5BoXDoigL?=
 =?us-ascii?q?fTr8kN7Ga/qhTXRY0OpZPAU/uOAPPiLjexi6dFaxoBh7j/KNJAZcXAx0V+Zwwi?=
 =?us-ascii?q?z8zxEE3KUIUVrw=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ARAAAA2Bpch0O0hNFaChwBAQEEAQEHB?=
 =?us-ascii?q?AEBgVEHAQELAYFVghYnjBaOHZdJgggrAYctIjQJDQEDAQEBAQEBAgETAQEBCA0?=
 =?us-ascii?q?JCCkjDII2IoJsAj0BATcBBQkCUANaAQ0Kgx2CAgWnHIIfgnYBAQWBBQGGJAiHf?=
 =?us-ascii?q?oMlgRwXgUA/g3WFBIYKi0GFF5BeCZFiAhaRWYlIkDqBRoIOcIM8ghuDbYocAVc?=
 =?us-ascii?q?fATGBBQEBjWABAQ?=
X-IPAS-Result: =?us-ascii?q?A0ARAAAA2Bpch0O0hNFaChwBAQEEAQEHBAEBgVEHAQELAYF?=
 =?us-ascii?q?VghYnjBaOHZdJgggrAYctIjQJDQEDAQEBAQEBAgETAQEBCA0JCCkjDII2IoJsA?=
 =?us-ascii?q?j0BATcBBQkCUANaAQ0Kgx2CAgWnHIIfgnYBAQWBBQGGJAiHfoMlgRwXgUA/g3W?=
 =?us-ascii?q?FBIYKi0GFF5BeCZFiAhaRWYlIkDqBRoIOcIM8ghuDbYocAVcfATGBBQEBjWABA?=
 =?us-ascii?q?Q?=
X-IronPort-AV: E=Sophos;i="5.56,374,1539673200"; 
   d="scan'208";a="57617365"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 19 Dec 2018 15:45:56 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729589AbeLSXmW (ORCPT <rfc822;like.xu@linux.intel.com>
        + 22 others); Wed, 19 Dec 2018 18:42:22 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:18992 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726535AbeLSXmV (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 19 Dec 2018 18:42:21 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5c1ad7530000>; Wed, 19 Dec 2018 15:42:11 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 19 Dec 2018 15:42:20 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 19 Dec 2018 15:42:20 -0800
Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 19 Dec
 2018 23:42:20 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend
 Transport; Wed, 19 Dec 2018 23:42:20 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.110.103.52]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5c1ad75b0001>; Wed, 19 Dec 2018 15:42:20 -0800
From: Sowjanya Komatineni <skomatineni@nvidia.com>
To: <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <mperttunen@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <adrian.hunter@intel.com>,
        <ulf.hansson@linaro.org>
CC: <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        Sowjanya Komatineni <skomatineni@nvidia.com>
Subject: [PATCH V4 0/4] HW Command Queue support for Tegra SDMMC
Date: Wed, 19 Dec 2018 15:42:14 -0800
Message-ID: <1545262938-20636-1-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1545262931; bh=VHGHUFBU5Wz4+5pvQ1/zYN4X3BlSNsbEuuur0JguKSs=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         X-NVConfidentiality:MIME-Version:Content-Type;
        b=OrP+MLp/hC1rygRkFjJ2KAYem3GYLJXReB1134mVbIrxXc6i8SlfcETu4fc80Wrbp
         7SnkP8c7azJolgqaQ9Narw1+z9kIJZok9m8xJM0y2aDwEFXZ9FhwGsthR4kzOJkKlx
         nd3Zuhfn6fbdrUEopiOKaBqiibD3UsP91KNwCRgVNnf0PW8zImcFAVEcRCRlqyZCWq
         pupw6DcA2oSvG3Hemzd+qMzO87Lj3ou+dnv+wVw9Z8qW0O+pVqLNLVi6Ln3n9tN7Fx
         HlMm+L6W767Kj9sq6tiiksof8nQWifyWrqe10ixDbhVIOYc6yWebNpQc4O1E9V7Pos
         DM2WmWQu1ZmvA==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch series is for HW Command Queue support for Tegra SDMMC.

Patch[4] adds HW Command Queue support for Tegra SDMMC and has
dependencies on other patches in this series as explained below.

Patch[3] SDMMC address range:
This patch defines exact register space for all the SDMMC
Controllers. Controllers supporting command queue are having
CQHCI register space from offset 0xF000.
Patch[4] uses address range of sdmmc controllers to identify command
queue supported controllers

Patch[2] DMA Configuration prior to CQE:
As per eMMC5.1 Spec Section 6.6.39.1, Block size should be set to 512 B
before enabling command queue.
Tegra SDHCI Host design strictly follows this and prevents write access
to SDHCI_BLOCK_SIZE when CQE is set in CQHCI_CFG and results in access
failure and crashes for any write access to SDHCI_BLOCK_SIZE while CQE
is set.

Patch[1] Fix V4 Mode enable:
V4 Mode need to be enabled to select Host Version 4.0 mode for HW Command
queue support with Tegra SDHCI.

Sowjanya Komatineni (4):
  mmc: sdhci: Fix sdhci_do_enable_v4_mode
  mmc: cqhci: DMA Configuration prior to CQE
  arm64: dtsi: Fix SDMMC address range
  mmc: tegra: HW Command Queue Support for Tegra SDMMC

 arch/arm64/boot/dts/nvidia/tegra186.dtsi |  6 +--
 arch/arm64/boot/dts/nvidia/tegra194.dtsi |  4 +-
 drivers/mmc/host/Kconfig                 |  1 +
 drivers/mmc/host/cqhci.c                 | 18 +++++--
 drivers/mmc/host/sdhci-tegra.c           | 89 +++++++++++++++++++++++++++++++-
 drivers/mmc/host/sdhci.c                 |  7 +--
 6 files changed, 113 insertions(+), 12 deletions(-)

-- 
2.7.4

