ISim log file
Running: E:\Verilog programs\lab_end_term\lab_end_test_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Verilog programs/lab_end_term/lab_end_test_test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
a = 0, b = 0, c = 0, x = 0


a = 0, b = 0, c = 1, x = 1


a = 0, b = 1, c = 0, x = 1


a = 0, b = 1, c = 1, x = 1


a = 1, b = 0, c = 0, x = 1


a = 1, b = 0, c = 1, x = 1


a = 1, b = 1, c = 0, x = 1


a = 1, b = 1, c = 1, x = 0


