
GatorScribe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000083b4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004083b4  004083b4  000183b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a00  20400000  004083bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000468b8  20404000  00410000  00024000  2**14
                  ALLOC
  4 .stack        00002000  2044a8b8  004568b8  00024000  2**0
                  ALLOC
  5 .heap         00000200  2044c8b8  004588b8  00024000  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
  7 .comment      000000b4  00000000  00000000  00020a2c  2**0
                  CONTENTS, READONLY
  8 .debug_info   000209e4  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004bb5  00000000  00000000  000414c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a59f  00000000  00000000  00046079  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cf0  00000000  00000000  00050618  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021c8  00000000  00000000  00051308  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025d69  00000000  00000000  000534d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00014e76  00000000  00000000  00079239  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009d379  00000000  00000000  0008e0af  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002d2c  00000000  00000000  0012b428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 c8 44 20 c1 22 40 00 b9 22 40 00 bd 22 40 00     ..D ."@.."@.."@.
  400010:	b9 22 40 00 b9 22 40 00 b9 22 40 00 00 00 00 00     ."@.."@.."@.....
	...
  40002c:	b9 22 40 00 b9 22 40 00 00 00 00 00 b9 22 40 00     ."@.."@......"@.
  40003c:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  40004c:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  40005c:	b9 22 40 00 b9 22 40 00 00 00 00 00 f9 1c 40 00     ."@.."@.......@.
  40006c:	c5 1d 40 00 91 1e 40 00 b9 22 40 00 4d 25 40 00     ..@...@.."@.M%@.
  40007c:	b9 22 40 00 5d 1f 40 00 29 20 40 00 b9 22 40 00     ."@.].@.) @.."@.
  40008c:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  40009c:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  4000ac:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  4000bc:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  4000cc:	b9 22 40 00 00 00 00 00 b9 22 40 00 00 00 00 00     ."@......"@.....
  4000dc:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  4000ec:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  4000fc:	b9 22 40 00 b9 22 40 00 b9 22 40 00 b9 22 40 00     ."@.."@.."@.."@.
  40010c:	b9 22 40 00 b9 22 40 00 b9 22 40 00 00 00 00 00     ."@.."@.."@.....
  40011c:	00 00 00 00 b9 22 40 00 b9 22 40 00 ad 01 40 00     ....."@.."@...@.
  40012c:	b9 22 40 00 b9 22 40 00 00 00 00 00 b9 22 40 00     ."@.."@......"@.
  40013c:	b9 22 40 00                                         ."@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20404000 	.word	0x20404000
  40015c:	00000000 	.word	0x00000000
  400160:	004083bc 	.word	0x004083bc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004083bc 	.word	0x004083bc
  4001a0:	20404004 	.word	0x20404004
  4001a4:	004083bc 	.word	0x004083bc
  4001a8:	00000000 	.word	0x00000000

004001ac <XDMAC_Handler>:
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4001ac:	4b1d      	ldr	r3, [pc, #116]	; (400224 <XDMAC_Handler+0x78>)
/********************************** Public Variables End **********************************/

#define One_over_max_int16 0.0000305185f 
/******************************* XDMAC Interrupt Handler Start *******************************/ 
void XDMAC_Handler(void)
{
  4001ae:	b470      	push	{r4, r5, r6}
  4001b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    uint32_t dma_status;
    
    dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_RX);
    if (dma_status & XDMAC_CIS_BIS)
  4001b2:	07da      	lsls	r2, r3, #31
  4001b4:	d522      	bpl.n	4001fc <XDMAC_Handler+0x50>
    {
		// update input buffer to be used 
		if(inPingMode)
  4001b6:	4c1c      	ldr	r4, [pc, #112]	; (400228 <XDMAC_Handler+0x7c>)
		{
			inBuffer = inPingBuffer; 
		}
		else 
		{
			inBuffer = inPongBuffer; 
  4001b8:	4a1c      	ldr	r2, [pc, #112]	; (40022c <XDMAC_Handler+0x80>)
		if(inPingMode)
  4001ba:	7821      	ldrb	r1, [r4, #0]
			inBuffer = inPongBuffer; 
  4001bc:	4b1c      	ldr	r3, [pc, #112]	; (400230 <XDMAC_Handler+0x84>)
		}
		inPingMode = !inPingMode; 
  4001be:	7825      	ldrb	r5, [r4, #0]
			inBuffer = inPongBuffer; 
  4001c0:	2900      	cmp	r1, #0
  4001c2:	bf08      	it	eq
  4001c4:	4613      	moveq	r3, r2
  4001c6:	4a1b      	ldr	r2, [pc, #108]	; (400234 <XDMAC_Handler+0x88>)
		inPingMode = !inPingMode; 
  4001c8:	f085 0501 	eor.w	r5, r5, #1
  4001cc:	4e1a      	ldr	r6, [pc, #104]	; (400238 <XDMAC_Handler+0x8c>)
  4001ce:	4619      	mov	r1, r3
  4001d0:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
		
		// fill process buffer - only left channel 
		uint32_t processIdx = 0; 
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
		{
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001d4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 40023c <XDMAC_Handler+0x90>
		inPingMode = !inPingMode; 
  4001d8:	7025      	strb	r5, [r4, #0]
  4001da:	6033      	str	r3, [r6, #0]
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001dc:	f831 3b04 	ldrh.w	r3, [r1], #4
  4001e0:	b21b      	sxth	r3, r3
  4001e2:	ee07 3a90 	vmov	s15, r3
  4001e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4001ea:	ee67 7a87 	vmul.f32	s15, s15, s14
  4001ee:	ece2 7a01 	vstmia	r2!, {s15}
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
  4001f2:	4282      	cmp	r2, r0
  4001f4:	d1f2      	bne.n	4001dc <XDMAC_Handler+0x30>
		}
		
		// data is ready to be processed in the main 
		dataReceived = true; 
  4001f6:	4b12      	ldr	r3, [pc, #72]	; (400240 <XDMAC_Handler+0x94>)
  4001f8:	2201      	movs	r2, #1
  4001fa:	701a      	strb	r2, [r3, #0]
  4001fc:	4b09      	ldr	r3, [pc, #36]	; (400224 <XDMAC_Handler+0x78>)
  4001fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    }
	
	dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_TX);
	if (dma_status & XDMAC_CIS_BIS)
  400202:	07db      	lsls	r3, r3, #31
  400204:	d50c      	bpl.n	400220 <XDMAC_Handler+0x74>
	{
		// update output buffer to be used 
		if(outPingMode)
  400206:	4b0f      	ldr	r3, [pc, #60]	; (400244 <XDMAC_Handler+0x98>)
		{   
			outBuffer = outPingBuffer; 
		}
		else
		{
			outBuffer = outPongBuffer; 
  400208:	480f      	ldr	r0, [pc, #60]	; (400248 <XDMAC_Handler+0x9c>)
		if(outPingMode)
  40020a:	781c      	ldrb	r4, [r3, #0]
			outBuffer = outPongBuffer; 
  40020c:	490f      	ldr	r1, [pc, #60]	; (40024c <XDMAC_Handler+0xa0>)
		}
		outPingMode = !outPingMode; 
  40020e:	781a      	ldrb	r2, [r3, #0]
			outBuffer = outPongBuffer; 
  400210:	2c00      	cmp	r4, #0
  400212:	bf08      	it	eq
  400214:	4601      	moveq	r1, r0
  400216:	480e      	ldr	r0, [pc, #56]	; (400250 <XDMAC_Handler+0xa4>)
		outPingMode = !outPingMode; 
  400218:	f082 0201 	eor.w	r2, r2, #1
  40021c:	6001      	str	r1, [r0, #0]
  40021e:	701a      	strb	r2, [r3, #0]
	}
}
  400220:	bc70      	pop	{r4, r5, r6}
  400222:	4770      	bx	lr
  400224:	40078000 	.word	0x40078000
  400228:	20400010 	.word	0x20400010
  40022c:	20445800 	.word	0x20445800
  400230:	20449800 	.word	0x20449800
  400234:	20446800 	.word	0x20446800
  400238:	2040000c 	.word	0x2040000c
  40023c:	380000fd 	.word	0x380000fd
  400240:	2040401c 	.word	0x2040401c
  400244:	20400018 	.word	0x20400018
  400248:	20448800 	.word	0x20448800
  40024c:	20447800 	.word	0x20447800
  400250:	20400014 	.word	0x20400014

00400254 <configure_xdma>:
/******************************* XDMAC Interrupt Handler End *******************************/

/********************************** Public Functions Start **********************************/
void configure_xdma(void)
{
  400254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t *src;
    
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  400258:	2620      	movs	r6, #32
{
  40025a:	b088      	sub	sp, #32
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  40025c:	2100      	movs	r1, #0
  40025e:	4b30      	ldr	r3, [pc, #192]	; (400320 <configure_xdma+0xcc>)
  400260:	4632      	mov	r2, r6
  400262:	4668      	mov	r0, sp
  400264:	4798      	blx	r3
    
    /* Initialize and enable DMA controller */
    pmc_enable_periph_clk(ID_XDMAC);
  400266:	4b2f      	ldr	r3, [pc, #188]	; (400324 <configure_xdma+0xd0>)
  400268:	203a      	movs	r0, #58	; 0x3a
    | XDMAC_CC_DIF_AHB_IF0
    | XDMAC_CC_SAM_FIXED_AM
    | XDMAC_CC_DAM_INCREMENTED_AM
    | XDMAC_CC_PERID(33);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40026a:	4c2f      	ldr	r4, [pc, #188]	; (400328 <configure_xdma+0xd4>)
    pmc_enable_periph_clk(ID_XDMAC);
  40026c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40026e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  400272:	4b2e      	ldr	r3, [pc, #184]	; (40032c <configure_xdma+0xd8>)
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400274:	466a      	mov	r2, sp
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400276:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 400340 <configure_xdma+0xec>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40027a:	4620      	mov	r0, r4
  40027c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
  400280:	2100      	movs	r1, #0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400282:	f883 633a 	strb.w	r6, [r3, #826]	; 0x33a
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400286:	270f      	movs	r7, #15
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400288:	605d      	str	r5, [r3, #4]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  40028a:	2501      	movs	r5, #1
  40028c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400344 <configure_xdma+0xf0>
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400290:	f8cd e00c 	str.w	lr, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400294:	47c0      	blx	r8
    
    /* Initialize linked list descriptor */
    src = (uint16_t *)&inPingBuffer[0];
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400296:	4b26      	ldr	r3, [pc, #152]	; (400330 <configure_xdma+0xdc>)
    | XDMAC_CC_DIF_AHB_IF1
    | XDMAC_CC_SAM_INCREMENTED_AM
    | XDMAC_CC_DAM_FIXED_AM
    | XDMAC_CC_PERID(32);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  400298:	466a      	mov	r2, sp
    linklist_read[0].mbr_da = (uint32_t)(src);
  40029a:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 400348 <configure_xdma+0xf4>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  40029e:	4629      	mov	r1, r5
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002a0:	f103 0010 	add.w	r0, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002a4:	f023 0603 	bic.w	r6, r3, #3
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002a8:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 40034c <configure_xdma+0xf8>
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002ac:	6018      	str	r0, [r3, #0]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002ae:	4620      	mov	r0, r4
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  4002b0:	66e7      	str	r7, [r4, #108]	; 0x6c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002b2:	66a6      	str	r6, [r4, #104]	; 0x68
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002b4:	60e5      	str	r5, [r4, #12]
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002b6:	4e1f      	ldr	r6, [pc, #124]	; (400334 <configure_xdma+0xe0>)
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  4002b8:	6525      	str	r5, [r4, #80]	; 0x50
    linklist_read[0].mbr_da = (uint32_t)(src);
  4002ba:	f8c3 e00c 	str.w	lr, [r3, #12]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002be:	f8df e090 	ldr.w	lr, [pc, #144]	; 400350 <configure_xdma+0xfc>
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002c2:	f8c3 c01c 	str.w	ip, [r3, #28]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002c6:	f8df c08c 	ldr.w	ip, [pc, #140]	; 400354 <configure_xdma+0x100>
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002ca:	605e      	str	r6, [r3, #4]
	linklist_read[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002cc:	615e      	str	r6, [r3, #20]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002ce:	f8c3 e008 	str.w	lr, [r3, #8]
	linklist_read[1].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002d2:	f8c3 e018 	str.w	lr, [r3, #24]
	linklist_read[1].mbr_nda = (uint32_t)&linklist_read[0];
  4002d6:	611b      	str	r3, [r3, #16]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002d8:	f8cd c00c 	str.w	ip, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002dc:	47c0      	blx	r8
    
    src = (uint16_t *)&outPingBuffer[0];
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002de:	4b16      	ldr	r3, [pc, #88]	; (400338 <configure_xdma+0xe4>)
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002e0:	2102      	movs	r1, #2
		 | XDMAC_UBC_NDE_FETCH_EN
		 | XDMAC_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
    linklist_write[0].mbr_sa = (uint32_t)(src);
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  4002e2:	4a16      	ldr	r2, [pc, #88]	; (40033c <configure_xdma+0xe8>)
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002e4:	f8df c070 	ldr.w	ip, [pc, #112]	; 400358 <configure_xdma+0x104>
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002e8:	f103 0810 	add.w	r8, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002ec:	f023 0003 	bic.w	r0, r3, #3
	src = (uint16_t *)&outPongBuffer[0];
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
	    | XDMAC_UBC_NDE_FETCH_EN
	    | XDMAC_UBC_NSEN_UPDATED
	    | XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
	linklist_write[1].mbr_sa = (uint32_t)(src);
  4002f0:	f8df e068 	ldr.w	lr, [pc, #104]	; 40035c <configure_xdma+0x108>
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f4:	605e      	str	r6, [r3, #4]
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f6:	615e      	str	r6, [r3, #20]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
	linklist_write[1].mbr_nda = (uint32_t)&linklist_write[0];
  4002f8:	611b      	str	r3, [r3, #16]
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002fa:	f8c3 8000 	str.w	r8, [r3]
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002fe:	f8c3 c008 	str.w	ip, [r3, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400302:	f8c4 70ac 	str.w	r7, [r4, #172]	; 0xac
	linklist_write[1].mbr_sa = (uint32_t)(src);
  400306:	f8c3 e018 	str.w	lr, [r3, #24]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  40030a:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40030e:	60da      	str	r2, [r3, #12]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  400310:	60e1      	str	r1, [r4, #12]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
  400312:	61da      	str	r2, [r3, #28]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  400314:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
    xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_TX, (uint32_t)(&linklist_write[0]), 0);
    
    xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_TX);
    xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_TX, XDMAC_CIE_BIE);
    
}
  400318:	b008      	add	sp, #32
  40031a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031e:	bf00      	nop
  400320:	00405109 	.word	0x00405109
  400324:	004021f5 	.word	0x004021f5
  400328:	40078000 	.word	0x40078000
  40032c:	e000e100 	.word	0xe000e100
  400330:	20404020 	.word	0x20404020
  400334:	0b000800 	.word	0x0b000800
  400338:	20404040 	.word	0x20404040
  40033c:	40004024 	.word	0x40004024
  400340:	21042801 	.word	0x21042801
  400344:	00401671 	.word	0x00401671
  400348:	20449800 	.word	0x20449800
  40034c:	20445800 	.word	0x20445800
  400350:	40004020 	.word	0x40004020
  400354:	20014811 	.word	0x20014811
  400358:	20447800 	.word	0x20447800
  40035c:	20448800 	.word	0x20448800

00400360 <audio_init>:
#include "DMA_Audio.h"
#include "WM8904_Driver.h"
#include "ASF/sam/utils/cmsis/samv71/include/component/supc.h"

void audio_init(void)
{
  400360:	b510      	push	{r4, lr}
	/* Initialize WM8904 TWI interface*/
	if (wm8904_twi_init() != TWIHS_SUCCESS) {
  400362:	4b13      	ldr	r3, [pc, #76]	; (4003b0 <audio_init+0x50>)
  400364:	4798      	blx	r3
  400366:	b118      	cbz	r0, 400370 <audio_init+0x10>
		printf("-E-\tWM8904 initialization failed.\r");
  400368:	4812      	ldr	r0, [pc, #72]	; (4003b4 <audio_init+0x54>)
  40036a:	4b13      	ldr	r3, [pc, #76]	; (4003b8 <audio_init+0x58>)
  40036c:	4798      	blx	r3
  40036e:	e7fe      	b.n	40036e <audio_init+0xe>
			/* Capture error */
		}
	}
		
	/* Configure CODEC */
	configure_codec();
  400370:	4b12      	ldr	r3, [pc, #72]	; (4003bc <audio_init+0x5c>)
  400372:	4604      	mov	r4, r0
  400374:	4798      	blx	r3
		
	/* Configure SSC */
	configure_ssc();
  400376:	4b12      	ldr	r3, [pc, #72]	; (4003c0 <audio_init+0x60>)
  400378:	4798      	blx	r3
		
	/* Configure XDMA */
	configure_xdma();
  40037a:	4b12      	ldr	r3, [pc, #72]	; (4003c4 <audio_init+0x64>)
  40037c:	4798      	blx	r3
		
	/* Enable the DAC master clock (MCLK) */
	pmc_pck_set_prescaler(PMC_PCK_2, PMC_MCKR_PRES_CLK_1);
  40037e:	4621      	mov	r1, r4
  400380:	2002      	movs	r0, #2
  400382:	4b11      	ldr	r3, [pc, #68]	; (4003c8 <audio_init+0x68>)
  400384:	4798      	blx	r3
	pmc_pck_set_source(PMC_PCK_2, PMC_MCKR_CSS_SLOW_CLK);
  400386:	4621      	mov	r1, r4
  400388:	2002      	movs	r0, #2
  40038a:	4b10      	ldr	r3, [pc, #64]	; (4003cc <audio_init+0x6c>)
  40038c:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_2);
  40038e:	2002      	movs	r0, #2
  400390:	4b0f      	ldr	r3, [pc, #60]	; (4003d0 <audio_init+0x70>)
  400392:	4798      	blx	r3
		
	/* Start playing */
	ssc_enable_rx(SSC);
  400394:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400398:	4b0e      	ldr	r3, [pc, #56]	; (4003d4 <audio_init+0x74>)
  40039a:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40039c:	4c0e      	ldr	r4, [pc, #56]	; (4003d8 <audio_init+0x78>)
  40039e:	2201      	movs	r2, #1
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_RX);
	// might want to enable in the first xdma interrupt (if you care)
	ssc_enable_tx(SSC);
  4003a0:	4b0e      	ldr	r3, [pc, #56]	; (4003dc <audio_init+0x7c>)
  4003a2:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003a6:	61e2      	str	r2, [r4, #28]
  4003a8:	4798      	blx	r3
  4003aa:	2302      	movs	r3, #2
  4003ac:	61e3      	str	r3, [r4, #28]
  4003ae:	bd10      	pop	{r4, pc}
  4003b0:	004011f1 	.word	0x004011f1
  4003b4:	004077c8 	.word	0x004077c8
  4003b8:	00404a3d 	.word	0x00404a3d
  4003bc:	004004a5 	.word	0x004004a5
  4003c0:	004003e1 	.word	0x004003e1
  4003c4:	00400255 	.word	0x00400255
  4003c8:	0040223d 	.word	0x0040223d
  4003cc:	00402271 	.word	0x00402271
  4003d0:	004022a5 	.word	0x004022a5
  4003d4:	0040127d 	.word	0x0040127d
  4003d8:	40078000 	.word	0x40078000
  4003dc:	0040128d 	.word	0x0040128d

004003e0 <configure_ssc>:
#include "WM8904_Driver.h"


/********************************** Public Functions Start **********************************/
void configure_ssc(void)
{
  4003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	clock_opt_t tx_clk_option, rx_clk_option;
	data_frame_opt_t tx_data_frame_option, rx_data_frame_option;

	/* Initialize clock */
	pmc_enable_periph_clk(ID_SSC);
  4003e4:	4b28      	ldr	r3, [pc, #160]	; (400488 <configure_ssc+0xa8>)
{
  4003e6:	b09c      	sub	sp, #112	; 0x70
	pmc_enable_periph_clk(ID_SSC);
  4003e8:	2016      	movs	r0, #22
	/* Reset SSC */
	ssc_reset(SSC);

	/* Transmitter clock mode configuration. */
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  4003ea:	2400      	movs	r4, #0
	pmc_enable_periph_clk(ID_SSC);
  4003ec:	4798      	blx	r3
	ssc_reset(SSC);
  4003ee:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003f2:	4b26      	ldr	r3, [pc, #152]	; (40048c <configure_ssc+0xac>)
	tx_clk_option.ul_cki = 0;
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
	tx_clk_option.ul_sttdly = 1;
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  4003f4:	250f      	movs	r5, #15
	ssc_reset(SSC);
  4003f6:	4798      	blx	r3
	tx_clk_option.ul_sttdly = 1;
  4003f8:	2601      	movs	r6, #1
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  4003fa:	f44f 68e0 	mov.w	r8, #1792	; 0x700
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  4003fe:	f04f 0e02 	mov.w	lr, #2
	/* Transmitter frame mode configuration. */
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400402:	2780      	movs	r7, #128	; 0x80
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_fslen_ext = 0;
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  400404:	aa0e      	add	r2, sp, #56	; 0x38
  400406:	4669      	mov	r1, sp
  400408:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40040c:	4b20      	ldr	r3, [pc, #128]	; (400490 <configure_ssc+0xb0>)
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  40040e:	f8cd e000 	str.w	lr, [sp]
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400412:	9401      	str	r4, [sp, #4]
	tx_clk_option.ul_cki = 0;
  400414:	9402      	str	r4, [sp, #8]
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
  400416:	9403      	str	r4, [sp, #12]
	tx_data_frame_option.ul_datnb = 0;
  400418:	9410      	str	r4, [sp, #64]	; 0x40
	tx_data_frame_option.ul_fslen_ext = 0;
  40041a:	9412      	str	r4, [sp, #72]	; 0x48
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40041c:	9413      	str	r4, [sp, #76]	; 0x4c
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40041e:	9414      	str	r4, [sp, #80]	; 0x50
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  400420:	f8cd 8018 	str.w	r8, [sp, #24]
	tx_clk_option.ul_sttdly = 1;
  400424:	9605      	str	r6, [sp, #20]
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  400426:	9504      	str	r5, [sp, #16]
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400428:	950e      	str	r5, [sp, #56]	; 0x38
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
  40042a:	9511      	str	r5, [sp, #68]	; 0x44
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  40042c:	970f      	str	r7, [sp, #60]	; 0x3c
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  40042e:	4798      	blx	r3

	/* Receiver clock mode configuration. */
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400430:	f04f 0c20 	mov.w	ip, #32
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
	rx_clk_option.ul_sttdly = 1;	
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400434:	f04f 0e10 	mov.w	lr, #16
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
	rx_data_frame_option.ul_fslen_ext = 0;
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400438:	aa15      	add	r2, sp, #84	; 0x54
  40043a:	a907      	add	r1, sp, #28
  40043c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400440:	4b14      	ldr	r3, [pc, #80]	; (400494 <configure_ssc+0xb4>)
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400442:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400446:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  40044a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
  40044e:	9607      	str	r6, [sp, #28]
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
  400450:	9408      	str	r4, [sp, #32]
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
  400452:	940a      	str	r4, [sp, #40]	; 0x28
	rx_clk_option.ul_sttdly = 1;	
  400454:	960c      	str	r6, [sp, #48]	; 0x30
	rx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400456:	9515      	str	r5, [sp, #84]	; 0x54
	rx_data_frame_option.ul_msbf = SSC_RFMR_MSBF;
  400458:	9716      	str	r7, [sp, #88]	; 0x58
	rx_data_frame_option.ul_datnb = 0;
  40045a:	9417      	str	r4, [sp, #92]	; 0x5c
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
  40045c:	9518      	str	r5, [sp, #96]	; 0x60
	rx_data_frame_option.ul_fslen_ext = 0;
  40045e:	9419      	str	r4, [sp, #100]	; 0x64
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  400460:	941a      	str	r4, [sp, #104]	; 0x68
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400462:	941b      	str	r4, [sp, #108]	; 0x6c
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400464:	4798      	blx	r3

	/* Disable transmitter first */
	ssc_disable_tx(SSC);
  400466:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40046a:	4b0b      	ldr	r3, [pc, #44]	; (400498 <configure_ssc+0xb8>)
  40046c:	4798      	blx	r3
	ssc_disable_rx(SSC);
  40046e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400472:	4b0a      	ldr	r3, [pc, #40]	; (40049c <configure_ssc+0xbc>)
  400474:	4798      	blx	r3

	/* Disable All Interrupt */
	ssc_disable_interrupt(SSC, 0xFFFFFFFF);
  400476:	f04f 31ff 	mov.w	r1, #4294967295
  40047a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40047e:	4b08      	ldr	r3, [pc, #32]	; (4004a0 <configure_ssc+0xc0>)
  400480:	4798      	blx	r3
}
  400482:	b01c      	add	sp, #112	; 0x70
  400484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400488:	004021f5 	.word	0x004021f5
  40048c:	00401269 	.word	0x00401269
  400490:	00401311 	.word	0x00401311
  400494:	0040129d 	.word	0x0040129d
  400498:	00401295 	.word	0x00401295
  40049c:	00401285 	.word	0x00401285
  4004a0:	00401385 	.word	0x00401385

004004a4 <configure_codec>:


void configure_codec(void)
{
  4004a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t data = 0;
	/* check that WM8904 is present */
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  4004ac:	4c3d      	ldr	r4, [pc, #244]	; (4005a4 <configure_codec+0x100>)
  4004ae:	2000      	movs	r0, #0
	}

	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
	WM8904_VMID_RES_FAST | WM8904_VMID_ENA);
	delay_ms(5);
  4004b0:	4e3d      	ldr	r6, [pc, #244]	; (4005a8 <configure_codec+0x104>)
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004b2:	47a0      	blx	r4
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004b4:	4b3d      	ldr	r3, [pc, #244]	; (4005ac <configure_codec+0x108>)
  4004b6:	2000      	movs	r0, #0
	delay_ms(5);
  4004b8:	4d3d      	ldr	r5, [pc, #244]	; (4005b0 <configure_codec+0x10c>)
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004ba:	4798      	blx	r3
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004bc:	2108      	movs	r1, #8
  4004be:	2004      	movs	r0, #4
	WM8904_DCS_ENA_CHAN_3 | WM8904_DCS_ENA_CHAN_2 |
	WM8904_DCS_ENA_CHAN_1 | WM8904_DCS_ENA_CHAN_0);
	wm8904_write_register(WM8904_DC_SERVO_1,
	WM8904_DCS_TRIG_STARTUP_3 | WM8904_DCS_TRIG_STARTUP_2 |
	WM8904_DCS_TRIG_STARTUP_1 | WM8904_DCS_TRIG_STARTUP_0);
	delay_ms(100);
  4004c0:	4f3c      	ldr	r7, [pc, #240]	; (4005b4 <configure_codec+0x110>)
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004c2:	47a0      	blx	r4
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
  4004c4:	2147      	movs	r1, #71	; 0x47
  4004c6:	2005      	movs	r0, #5
  4004c8:	47a0      	blx	r4
	delay_ms(5);
  4004ca:	4630      	mov	r0, r6
  4004cc:	47a8      	blx	r5
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4004ce:	2143      	movs	r1, #67	; 0x43
  4004d0:	2005      	movs	r0, #5
  4004d2:	47a0      	blx	r4
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS | WM8904_BIAS_ENA);
  4004d4:	2109      	movs	r1, #9
  4004d6:	2004      	movs	r0, #4
  4004d8:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_0, WM8904_INL_ENA | WM8904_INR_ENA);
  4004da:	2103      	movs	r1, #3
  4004dc:	200c      	movs	r0, #12
  4004de:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_2, WM8904_HPL_PGA_ENA | WM8904_HPR_PGA_ENA);
  4004e0:	2103      	movs	r1, #3
  4004e2:	200e      	movs	r0, #14
  4004e4:	47a0      	blx	r4
	wm8904_write_register(WM8904_DAC_DIGITAL_1, WM8904_DEEMPH(0));
  4004e6:	2100      	movs	r1, #0
  4004e8:	2021      	movs	r0, #33	; 0x21
  4004ea:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT12_ZC, 0x0000);
  4004ec:	2100      	movs	r1, #0
  4004ee:	203d      	movs	r0, #61	; 0x3d
  4004f0:	47a0      	blx	r4
	wm8904_write_register(WM8904_CHARGE_PUMP_0, WM8904_CP_ENA);
  4004f2:	2101      	movs	r1, #1
  4004f4:	2062      	movs	r0, #98	; 0x62
  4004f6:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLASS_W_0, WM8904_CP_DYN_PWR);
  4004f8:	2101      	movs	r1, #1
  4004fa:	2068      	movs	r0, #104	; 0x68
  4004fc:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, 0x0000);
  4004fe:	2100      	movs	r1, #0
  400500:	2074      	movs	r0, #116	; 0x74
  400502:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_2, WM8904_FLL_OUTDIV(7)| WM8904_FLL_FRATIO(4));
  400504:	f240 7104 	movw	r1, #1796	; 0x704
  400508:	2075      	movs	r0, #117	; 0x75
  40050a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_3, WM8904_FLL_K(0x8000));
  40050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400510:	2076      	movs	r0, #118	; 0x76
  400512:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_4, WM8904_FLL_N(0xBB));
  400514:	f44f 51bb 	mov.w	r1, #5984	; 0x1760
  400518:	2077      	movs	r0, #119	; 0x77
  40051a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, WM8904_FLL_FRACN_ENA | WM8904_FLL_ENA);
  40051c:	2105      	movs	r1, #5
  40051e:	2074      	movs	r0, #116	; 0x74
  400520:	47a0      	blx	r4
	delay_ms(5);
  400522:	4630      	mov	r0, r6
  400524:	47a8      	blx	r5
	wm8904_write_register(WM8904_CLOCK_RATES_1, WM8904_CLK_SYS_RATE(3) | WM8904_SAMPLE_RATE(SAMPLE_RATE));
  400526:	f640 4105 	movw	r1, #3077	; 0xc05
  40052a:	2015      	movs	r0, #21
  40052c:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_0, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2014      	movs	r0, #20
  400532:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_2,
  400534:	f244 0106 	movw	r1, #16390	; 0x4006
  400538:	2016      	movs	r0, #22
  40053a:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_1, WM8904_BCLK_DIR | WM8904_AIF_FMT_I2S); 
  40053c:	2142      	movs	r1, #66	; 0x42
  40053e:	2019      	movs	r0, #25
  400540:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_2, WM8904_BCLK_DIV(8));
  400542:	2108      	movs	r1, #8
  400544:	201a      	movs	r0, #26
  400546:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_3, WM8904_LRCLK_DIR | WM8904_LRCLK_RATE(0x20));
  400548:	f44f 6102 	mov.w	r1, #2080	; 0x820
  40054c:	201b      	movs	r0, #27
  40054e:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_6,
  400550:	210f      	movs	r1, #15
  400552:	2012      	movs	r0, #18
  400554:	47a0      	blx	r4
	delay_ms(5);
  400556:	4630      	mov	r0, r6
  400558:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_LEFT_INPUT_0, WM8904_LIN_VOL(0x10));
  40055a:	2110      	movs	r1, #16
  40055c:	202c      	movs	r0, #44	; 0x2c
  40055e:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_RIGHT_INPUT_0, WM8904_RIN_VOL(0x10));
  400560:	2110      	movs	r1, #16
  400562:	202d      	movs	r0, #45	; 0x2d
  400564:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400566:	2111      	movs	r1, #17
  400568:	205a      	movs	r0, #90	; 0x5a
  40056a:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40056c:	2133      	movs	r1, #51	; 0x33
  40056e:	205a      	movs	r0, #90	; 0x5a
  400570:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_0,
  400572:	210f      	movs	r1, #15
  400574:	2043      	movs	r0, #67	; 0x43
  400576:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_1,
  400578:	21f0      	movs	r1, #240	; 0xf0
  40057a:	2044      	movs	r0, #68	; 0x44
  40057c:	47a0      	blx	r4
	delay_ms(100);
  40057e:	4638      	mov	r0, r7
  400580:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400582:	2177      	movs	r1, #119	; 0x77
  400584:	205a      	movs	r0, #90	; 0x5a
  400586:	47a0      	blx	r4
	WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400588:	21ff      	movs	r1, #255	; 0xff
  40058a:	205a      	movs	r0, #90	; 0x5a
  40058c:	47a0      	blx	r4
	WM8904_HPL_RMV_SHORT | WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_RMV_SHORT | WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_OUT1_LEFT, WM8904_HPOUT_VU | WM8904_HPOUTL_VOL(0x39));
  40058e:	21b9      	movs	r1, #185	; 0xb9
  400590:	2039      	movs	r0, #57	; 0x39
  400592:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT1_RIGHT, WM8904_HPOUT_VU | WM8904_HPOUTR_VOL(0x39));
  400594:	203a      	movs	r0, #58	; 0x3a
  400596:	21b9      	movs	r1, #185	; 0xb9
  400598:	47a0      	blx	r4
	delay_ms(100);
  40059a:	4638      	mov	r0, r7
  40059c:	462b      	mov	r3, r5
}
  40059e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	delay_ms(100);
  4005a2:	4718      	bx	r3
  4005a4:	00401179 	.word	0x00401179
  4005a8:	0003dbc2 	.word	0x0003dbc2
  4005ac:	004011b5 	.word	0x004011b5
  4005b0:	20400001 	.word	0x20400001
  4005b4:	004d2b25 	.word	0x004d2b25

004005b8 <computeWaveletPitch>:
{
	float pitchF = 0.0f;
	int32_t i, j;
	float si, si1;
	
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4005bc:	4995      	ldr	r1, [pc, #596]	; (400814 <computeWaveletPitch+0x25c>)
  4005be:	4b96      	ldr	r3, [pc, #600]	; (400818 <computeWaveletPitch+0x260>)
	
	return pitchF;
}

float computeWaveletPitch(float * samples)
{
  4005c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int32_t curSamNb = WIN_SIZE;
  4005c4:	4692      	mov	sl, r2
	int32_t curLevel = 0;
  4005c6:	2400      	movs	r4, #0
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  4005c8:	f8df b268 	ldr.w	fp, [pc, #616]	; 400834 <computeWaveletPitch+0x27c>
{
  4005cc:	ed2d 8b04 	vpush	{d8-d9}
  4005d0:	b087      	sub	sp, #28
	float curModeDistance = -1.0f;
  4005d2:	eeff 9a00 	vmov.f32	s19, #240	; 0xbf800000 -1.0
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005d6:	4798      	blx	r3
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005d8:	4651      	mov	r1, sl
  4005da:	ab03      	add	r3, sp, #12
  4005dc:	aa04      	add	r2, sp, #16
  4005de:	488d      	ldr	r0, [pc, #564]	; (400814 <computeWaveletPitch+0x25c>)
	int32_t curLevel = 0;
  4005e0:	9400      	str	r4, [sp, #0]
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005e2:	4c8e      	ldr	r4, [pc, #568]	; (40081c <computeWaveletPitch+0x264>)
  4005e4:	47a0      	blx	r4
		arm_min_f32(sam, WIN_SIZE, &minValue, &temp_idx); 
  4005e6:	ab03      	add	r3, sp, #12
  4005e8:	aa05      	add	r2, sp, #20
  4005ea:	4651      	mov	r1, sl
  4005ec:	4889      	ldr	r0, [pc, #548]	; (400814 <computeWaveletPitch+0x25c>)
  4005ee:	4c8c      	ldr	r4, [pc, #560]	; (400820 <computeWaveletPitch+0x268>)
  4005f0:	47a0      	blx	r4
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  4005f2:	ed9d 9a05 	vldr	s18, [sp, #20]
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  4005f6:	eef6 7a08 	vmov.f32	s15, #104	; 0x3f400000  0.750
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  4005fa:	ed9d 7a04 	vldr	s14, [sp, #16]
  4005fe:	eeb1 9a49 	vneg.f32	s18, s18
	int32_t res = 1, j;
  400602:	2301      	movs	r3, #1
		delta = DYW_SAMPLING_RATE/(_2power(curLevel)*maxF);
  400604:	eddf 8a87 	vldr	s17, [pc, #540]	; 400824 <computeWaveletPitch+0x26c>
		if (curSamNb < 2) return pitchF;
  400608:	ed9f 8a87 	vldr	s16, [pc, #540]	; 400828 <computeWaveletPitch+0x270>
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  40060c:	fe89 9a07 	vmaxnm.f32	s18, s18, s14
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  400610:	ee29 9a27 	vmul.f32	s18, s18, s15
		delta = DYW_SAMPLING_RATE/(_2power(curLevel)*maxF);
  400614:	ee07 3a90 	vmov	s15, r3
		if (curSamNb < 2) return pitchF;
  400618:	f1ba 0f01 	cmp.w	sl, #1
		delta = DYW_SAMPLING_RATE/(_2power(curLevel)*maxF);
  40061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400620:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  400624:	eefd 7ac7 	vcvt.s32.f32	s15, s14
  400628:	ee17 4a90 	vmov	r4, s15
		if (curSamNb < 2) return pitchF;
  40062c:	f340 8284 	ble.w	400b38 <computeWaveletPitch+0x580>
  400630:	f1ba 0f03 	cmp.w	sl, #3
  400634:	f340 826b 	ble.w	400b0e <computeWaveletPitch+0x556>
  400638:	f1aa 0e04 	sub.w	lr, sl, #4
  40063c:	4b75      	ldr	r3, [pc, #468]	; (400814 <computeWaveletPitch+0x25c>)
  40063e:	2000      	movs	r0, #0
  400640:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 400838 <computeWaveletPitch+0x280>
  400644:	f02e 0e01 	bic.w	lr, lr, #1
  400648:	4619      	mov	r1, r3
  40064a:	9301      	str	r3, [sp, #4]
  40064c:	4602      	mov	r2, r0
  40064e:	edd3 7a00 	vldr	s15, [r3]
  400652:	f10e 0e03 	add.w	lr, lr, #3
  400656:	4606      	mov	r6, r0
  400658:	4605      	mov	r5, r0
  40065a:	46c4      	mov	ip, r8
  40065c:	eeb0 7a48 	vmov.f32	s14, s16
  400660:	2301      	movs	r3, #1
  400662:	e050      	b.n	400706 <computeWaveletPitch+0x14e>
						if (i -1 > lastmaxIndex + delta) 
  400664:	2201      	movs	r2, #1
			si = sam[i]; // - theDC;
  400666:	edd1 7a02 	vldr	s15, [r1, #8]
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40066a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40066e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400672:	dd06      	ble.n	400682 <computeWaveletPitch+0xca>
  400674:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40067c:	d801      	bhi.n	400682 <computeWaveletPitch+0xca>
  40067e:	2000      	movs	r0, #0
  400680:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400682:	eef5 7a40 	vcmp.f32	s15, #0.0
  400686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40068a:	d506      	bpl.n	40069a <computeWaveletPitch+0xe2>
  40068c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400694:	db01      	blt.n	40069a <computeWaveletPitch+0xe2>
  400696:	2001      	movs	r0, #1
  400698:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  40069a:	eeb4 6ac8 	vcmpe.f32	s12, s16
			dv = si - si1;
  40069e:	ee37 7ae6 	vsub.f32	s14, s15, s13
			if (previousDV > -1000.0f) 
  4006a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006a6:	dd2a      	ble.n	4006fe <computeWaveletPitch+0x146>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4006a8:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4006ac:	f000 0701 	and.w	r7, r0, #1
  4006b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b4:	bf58      	it	pl
  4006b6:	2700      	movpl	r7, #0
  4006b8:	b1af      	cbz	r7, 4006e6 <computeWaveletPitch+0x12e>
  4006ba:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4006be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006c2:	db10      	blt.n	4006e6 <computeWaveletPitch+0x12e>
					if (Abs(si1) >= ampltitudeThreshold) 
  4006c4:	eef0 5ae6 	vabs.f32	s11, s13
  4006c8:	eeb4 9ae5 	vcmpe.f32	s18, s11
  4006cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006d0:	d809      	bhi.n	4006e6 <computeWaveletPitch+0x12e>
						if (i - 1 > lastMinIndex + delta)
  4006d2:	eb04 070c 	add.w	r7, r4, ip
  4006d6:	429f      	cmp	r7, r3
  4006d8:	da05      	bge.n	4006e6 <computeWaveletPitch+0x12e>
							mins[nbMins++] = i - 1;
  4006da:	4854      	ldr	r0, [pc, #336]	; (40082c <computeWaveletPitch+0x274>)
  4006dc:	469c      	mov	ip, r3
  4006de:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  4006e2:	3501      	adds	r5, #1
							findMin = 0;
  4006e4:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4006e6:	eeb5 6a40 	vcmp.f32	s12, #0.0
  4006ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ee:	dd06      	ble.n	4006fe <computeWaveletPitch+0x146>
  4006f0:	b12a      	cbz	r2, 4006fe <computeWaveletPitch+0x146>
  4006f2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4006f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006fa:	d96b      	bls.n	4007d4 <computeWaveletPitch+0x21c>
						if (i -1 > lastmaxIndex + delta) 
  4006fc:	2201      	movs	r2, #1
  4006fe:	3302      	adds	r3, #2
  400700:	3108      	adds	r1, #8
  400702:	4573      	cmp	r3, lr
  400704:	d07b      	beq.n	4007fe <computeWaveletPitch+0x246>
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400706:	eef5 7a40 	vcmp.f32	s15, #0.0
			si = sam[i]; // - theDC;
  40070a:	edd1 6a01 	vldr	s13, [r1, #4]
  40070e:	1e5f      	subs	r7, r3, #1
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400714:	d806      	bhi.n	400724 <computeWaveletPitch+0x16c>
  400716:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40071a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40071e:	dd01      	ble.n	400724 <computeWaveletPitch+0x16c>
  400720:	2000      	movs	r0, #0
  400722:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400724:	eef5 7a40 	vcmp.f32	s15, #0.0
  400728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40072c:	db06      	blt.n	40073c <computeWaveletPitch+0x184>
  40072e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400736:	d501      	bpl.n	40073c <computeWaveletPitch+0x184>
  400738:	2001      	movs	r0, #1
  40073a:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  40073c:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  400740:	ee36 6ae7 	vsub.f32	s12, s13, s15
			if (previousDV > -1000.0f) 
  400744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400748:	dd8d      	ble.n	400666 <computeWaveletPitch+0xae>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  40074a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  40074e:	f000 0901 	and.w	r9, r0, #1
  400752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400756:	bf58      	it	pl
  400758:	f04f 0900 	movpl.w	r9, #0
  40075c:	f1b9 0f00 	cmp.w	r9, #0
  400760:	d015      	beq.n	40078e <computeWaveletPitch+0x1d6>
  400762:	eeb5 6a40 	vcmp.f32	s12, #0.0
  400766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40076a:	db10      	blt.n	40078e <computeWaveletPitch+0x1d6>
					if (Abs(si1) >= ampltitudeThreshold) 
  40076c:	eef0 5ae7 	vabs.f32	s11, s15
  400770:	eeb4 9ae5 	vcmpe.f32	s18, s11
  400774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400778:	d809      	bhi.n	40078e <computeWaveletPitch+0x1d6>
						if (i - 1 > lastMinIndex + delta)
  40077a:	eb04 090c 	add.w	r9, r4, ip
  40077e:	45b9      	cmp	r9, r7
  400780:	da05      	bge.n	40078e <computeWaveletPitch+0x1d6>
							mins[nbMins++] = i - 1;
  400782:	482a      	ldr	r0, [pc, #168]	; (40082c <computeWaveletPitch+0x274>)
  400784:	46bc      	mov	ip, r7
  400786:	f840 7025 	str.w	r7, [r0, r5, lsl #2]
  40078a:	3501      	adds	r5, #1
							findMin = 0;
  40078c:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  40078e:	eeb5 7a40 	vcmp.f32	s14, #0.0
  400792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400796:	f77f af66 	ble.w	400666 <computeWaveletPitch+0xae>
  40079a:	2a00      	cmp	r2, #0
  40079c:	f43f af63 	beq.w	400666 <computeWaveletPitch+0xae>
  4007a0:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4007a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007a8:	f63f af5c 	bhi.w	400664 <computeWaveletPitch+0xac>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007ac:	eef0 7ae7 	vabs.f32	s15, s15
  4007b0:	eeb4 9ae7 	vcmpe.f32	s18, s15
  4007b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007b8:	f63f af54 	bhi.w	400664 <computeWaveletPitch+0xac>
						if (i -1 > lastmaxIndex + delta) 
  4007bc:	eb04 0208 	add.w	r2, r4, r8
  4007c0:	42ba      	cmp	r2, r7
  4007c2:	f6bf af4f 	bge.w	400664 <computeWaveletPitch+0xac>
							maxs[nbMaxs++] = i - 1;
  4007c6:	4a1a      	ldr	r2, [pc, #104]	; (400830 <computeWaveletPitch+0x278>)
  4007c8:	46b8      	mov	r8, r7
  4007ca:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  4007ce:	3601      	adds	r6, #1
							findMax = 0;
  4007d0:	2200      	movs	r2, #0
  4007d2:	e748      	b.n	400666 <computeWaveletPitch+0xae>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007d4:	eef0 6ae6 	vabs.f32	s13, s13
  4007d8:	eeb4 9ae6 	vcmpe.f32	s18, s13
  4007dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007e0:	d88c      	bhi.n	4006fc <computeWaveletPitch+0x144>
						if (i -1 > lastmaxIndex + delta) 
  4007e2:	eb04 0208 	add.w	r2, r4, r8
  4007e6:	429a      	cmp	r2, r3
  4007e8:	da88      	bge.n	4006fc <computeWaveletPitch+0x144>
							maxs[nbMaxs++] = i - 1;
  4007ea:	4a11      	ldr	r2, [pc, #68]	; (400830 <computeWaveletPitch+0x278>)
  4007ec:	4698      	mov	r8, r3
  4007ee:	3108      	adds	r1, #8
  4007f0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  4007f4:	3302      	adds	r3, #2
  4007f6:	3601      	adds	r6, #1
							findMax = 0;
  4007f8:	2200      	movs	r2, #0
  4007fa:	4573      	cmp	r3, lr
  4007fc:	d183      	bne.n	400706 <computeWaveletPitch+0x14e>
  4007fe:	9f01      	ldr	r7, [sp, #4]
  400800:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
							mins[nbMins++] = i - 1;
  400804:	f8df 9024 	ldr.w	r9, [pc, #36]	; 40082c <computeWaveletPitch+0x274>
  400808:	46a6      	mov	lr, r4
  40080a:	4419      	add	r1, r3
  40080c:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  400810:	e01a      	b.n	400848 <computeWaveletPitch+0x290>
  400812:	bf00      	nop
  400814:	20407400 	.word	0x20407400
  400818:	0040380d 	.word	0x0040380d
  40081c:	004039a9 	.word	0x004039a9
  400820:	004038cd 	.word	0x004038cd
  400824:	41780419 	.word	0x41780419
  400828:	c47a0000 	.word	0xc47a0000
  40082c:	20406400 	.word	0x20406400
  400830:	20405400 	.word	0x20405400
  400834:	20404400 	.word	0x20404400
  400838:	fff0bdc0 	.word	0xfff0bdc0
						if (i -1 > lastmaxIndex + delta) 
  40083c:	2201      	movs	r2, #1
		for (i = 1; i < curSamNb; i++) 
  40083e:	3301      	adds	r3, #1
			dv = si - si1;
  400840:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  400844:	459a      	cmp	sl, r3
  400846:	dd65      	ble.n	400914 <computeWaveletPitch+0x35c>
			si = sam[i]; // - theDC;
  400848:	edd1 7a01 	vldr	s15, [r1, #4]
  40084c:	1e5f      	subs	r7, r3, #1
			si1 = sam[i-1]; // - theDC;
  40084e:	ecf1 6a01 	vldmia	r1!, {s13}
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400852:	eef5 7a40 	vcmp.f32	s15, #0.0
  400856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40085a:	dd06      	ble.n	40086a <computeWaveletPitch+0x2b2>
  40085c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400864:	d801      	bhi.n	40086a <computeWaveletPitch+0x2b2>
  400866:	2000      	movs	r0, #0
  400868:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  40086a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400872:	d506      	bpl.n	400882 <computeWaveletPitch+0x2ca>
  400874:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40087c:	db01      	blt.n	400882 <computeWaveletPitch+0x2ca>
  40087e:	2001      	movs	r0, #1
  400880:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  400882:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  400886:	ee77 7ae6 	vsub.f32	s15, s15, s13
			if (previousDV > -1000.0f) 
  40088a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40088e:	ddd6      	ble.n	40083e <computeWaveletPitch+0x286>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  400890:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400894:	f000 0401 	and.w	r4, r0, #1
  400898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40089c:	bf58      	it	pl
  40089e:	2400      	movpl	r4, #0
  4008a0:	b1a4      	cbz	r4, 4008cc <computeWaveletPitch+0x314>
  4008a2:	eef5 7a40 	vcmp.f32	s15, #0.0
  4008a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008aa:	db0f      	blt.n	4008cc <computeWaveletPitch+0x314>
					if (Abs(si1) >= ampltitudeThreshold) 
  4008ac:	eeb0 6ae6 	vabs.f32	s12, s13
  4008b0:	eeb4 9ac6 	vcmpe.f32	s18, s12
  4008b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008b8:	d808      	bhi.n	4008cc <computeWaveletPitch+0x314>
						if (i - 1 > lastMinIndex + delta)
  4008ba:	eb0e 040c 	add.w	r4, lr, ip
  4008be:	42bc      	cmp	r4, r7
  4008c0:	da04      	bge.n	4008cc <computeWaveletPitch+0x314>
							mins[nbMins++] = i - 1;
  4008c2:	f849 7025 	str.w	r7, [r9, r5, lsl #2]
  4008c6:	46bc      	mov	ip, r7
  4008c8:	3501      	adds	r5, #1
							findMin = 0;
  4008ca:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4008cc:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4008d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008d4:	ddb3      	ble.n	40083e <computeWaveletPitch+0x286>
  4008d6:	2a00      	cmp	r2, #0
  4008d8:	d0b1      	beq.n	40083e <computeWaveletPitch+0x286>
  4008da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  4008de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008e2:	d8ab      	bhi.n	40083c <computeWaveletPitch+0x284>
					if (Abs(si1) >= ampltitudeThreshold) 
  4008e4:	eef0 6ae6 	vabs.f32	s13, s13
  4008e8:	eeb4 9ae6 	vcmpe.f32	s18, s13
  4008ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008f0:	d8a4      	bhi.n	40083c <computeWaveletPitch+0x284>
						if (i -1 > lastmaxIndex + delta) 
  4008f2:	eb0e 0208 	add.w	r2, lr, r8
  4008f6:	42ba      	cmp	r2, r7
  4008f8:	daa0      	bge.n	40083c <computeWaveletPitch+0x284>
		for (i = 1; i < curSamNb; i++) 
  4008fa:	3301      	adds	r3, #1
							maxs[nbMaxs++] = i - 1;
  4008fc:	4acf      	ldr	r2, [pc, #828]	; (400c3c <computeWaveletPitch+0x684>)
  4008fe:	46b8      	mov	r8, r7
			dv = si - si1;
  400900:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  400904:	459a      	cmp	sl, r3
							maxs[nbMaxs++] = i - 1;
  400906:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  40090a:	f106 0601 	add.w	r6, r6, #1
							findMax = 0;
  40090e:	f04f 0200 	mov.w	r2, #0
		for (i = 1; i < curSamNb; i++) 
  400912:	dc99      	bgt.n	400848 <computeWaveletPitch+0x290>
  400914:	4674      	mov	r4, lr
		if (nbMins == 0 && nbMaxs == 0) 
  400916:	b915      	cbnz	r5, 40091e <computeWaveletPitch+0x366>
  400918:	2e00      	cmp	r6, #0
  40091a:	f000 810d 	beq.w	400b38 <computeWaveletPitch+0x580>
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  40091e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400922:	2100      	movs	r1, #0
  400924:	4658      	mov	r0, fp
  400926:	4bc6      	ldr	r3, [pc, #792]	; (400c40 <computeWaveletPitch+0x688>)
  400928:	4798      	blx	r3
		for (i = 0 ; i < nbMins ; i++) 
  40092a:	b34d      	cbz	r5, 400980 <computeWaveletPitch+0x3c8>
  40092c:	f8df e32c 	ldr.w	lr, [pc, #812]	; 400c5c <computeWaveletPitch+0x6a4>
  400930:	2202      	movs	r2, #2
  400932:	2700      	movs	r7, #0
  400934:	4671      	mov	r1, lr
  400936:	e012      	b.n	40095e <computeWaveletPitch+0x3a6>
					d = Abs(mins[i] - mins[i+j]);
  400938:	f8d1 c000 	ldr.w	ip, [r1]
  40093c:	684b      	ldr	r3, [r1, #4]
  40093e:	ebac 0303 	sub.w	r3, ip, r3
  400942:	2b00      	cmp	r3, #0
  400944:	bfb8      	it	lt
  400946:	425b      	neglt	r3, r3
				if (i+j < nbMins) 
  400948:	42aa      	cmp	r2, r5
					distances[d]++; 
  40094a:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  40094e:	f100 0001 	add.w	r0, r0, #1
  400952:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMins) 
  400956:	f2c0 80cc 	blt.w	400af2 <computeWaveletPitch+0x53a>
  40095a:	3104      	adds	r1, #4
  40095c:	3201      	adds	r2, #1
  40095e:	3701      	adds	r7, #1
  400960:	42af      	cmp	r7, r5
  400962:	dbe9      	blt.n	400938 <computeWaveletPitch+0x380>
  400964:	42aa      	cmp	r2, r5
  400966:	da0b      	bge.n	400980 <computeWaveletPitch+0x3c8>
					d = Abs(mins[i] - mins[i+j]);
  400968:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
  40096c:	680b      	ldr	r3, [r1, #0]
  40096e:	1a9b      	subs	r3, r3, r2
  400970:	2b00      	cmp	r3, #0
  400972:	bfb8      	it	lt
  400974:	425b      	neglt	r3, r3
					distances[d]++; 
  400976:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  40097a:	3201      	adds	r2, #1
  40097c:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  400980:	b346      	cbz	r6, 4009d4 <computeWaveletPitch+0x41c>
  400982:	4dae      	ldr	r5, [pc, #696]	; (400c3c <computeWaveletPitch+0x684>)
  400984:	2202      	movs	r2, #2
  400986:	2700      	movs	r7, #0
  400988:	4629      	mov	r1, r5
  40098a:	e012      	b.n	4009b2 <computeWaveletPitch+0x3fa>
					d = Abs(maxs[i] - maxs[i+j]);
  40098c:	f8d1 e000 	ldr.w	lr, [r1]
  400990:	684b      	ldr	r3, [r1, #4]
  400992:	ebae 0303 	sub.w	r3, lr, r3
  400996:	2b00      	cmp	r3, #0
  400998:	bfb8      	it	lt
  40099a:	425b      	neglt	r3, r3
				if (i+j < nbMaxs) 
  40099c:	42b2      	cmp	r2, r6
					distances[d]++; 
  40099e:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  4009a2:	f100 0001 	add.w	r0, r0, #1
  4009a6:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMaxs) 
  4009aa:	f2c0 818f 	blt.w	400ccc <computeWaveletPitch+0x714>
  4009ae:	3104      	adds	r1, #4
  4009b0:	3201      	adds	r2, #1
  4009b2:	3701      	adds	r7, #1
  4009b4:	42b7      	cmp	r7, r6
  4009b6:	dbe9      	blt.n	40098c <computeWaveletPitch+0x3d4>
  4009b8:	42b2      	cmp	r2, r6
  4009ba:	da0b      	bge.n	4009d4 <computeWaveletPitch+0x41c>
					d = Abs(maxs[i] - maxs[i+j]);
  4009bc:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4009c0:	680b      	ldr	r3, [r1, #0]
  4009c2:	1a9b      	subs	r3, r3, r2
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	bfb8      	it	lt
  4009c8:	425b      	neglt	r3, r3
					distances[d]++; 
  4009ca:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009ce:	3201      	adds	r2, #1
  4009d0:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009d4:	f04f 36ff 	mov.w	r6, #4294967295
  4009d8:	f1c4 0e00 	rsb	lr, r4, #0
  4009dc:	2500      	movs	r5, #0
  4009de:	f104 0c01 	add.w	ip, r4, #1
  4009e2:	4637      	mov	r7, r6
			for (j = -delta ; j <= delta ; j++) 
  4009e4:	4574      	cmp	r4, lr
  4009e6:	f2c0 8082 	blt.w	400aee <computeWaveletPitch+0x536>
  4009ea:	1b2b      	subs	r3, r5, r4
  4009ec:	eb0c 0205 	add.w	r2, ip, r5
  4009f0:	2100      	movs	r1, #0
				if (i+j >=0 && i+j < curSamNb)
  4009f2:	4553      	cmp	r3, sl
  4009f4:	da04      	bge.n	400a00 <computeWaveletPitch+0x448>
  4009f6:	2b00      	cmp	r3, #0
  4009f8:	db02      	blt.n	400a00 <computeWaveletPitch+0x448>
					summed += distances[i+j];
  4009fa:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  4009fe:	4401      	add	r1, r0
  400a00:	3301      	adds	r3, #1
			for (j = -delta ; j <= delta ; j++) 
  400a02:	4293      	cmp	r3, r2
  400a04:	d1f5      	bne.n	4009f2 <computeWaveletPitch+0x43a>
			if (summed == bestValue) 
  400a06:	42b9      	cmp	r1, r7
  400a08:	d06c      	beq.n	400ae4 <computeWaveletPitch+0x52c>
			else if (summed > bestValue) 
  400a0a:	dd01      	ble.n	400a10 <computeWaveletPitch+0x458>
  400a0c:	460f      	mov	r7, r1
  400a0e:	462e      	mov	r6, r5
		for (i = 0; i< curSamNb; i++) 
  400a10:	3501      	adds	r5, #1
  400a12:	4555      	cmp	r5, sl
  400a14:	d1e6      	bne.n	4009e4 <computeWaveletPitch+0x42c>
		for (j = -delta ; j <= delta ; j++) 
  400a16:	4574      	cmp	r4, lr
  400a18:	f2c0 8087 	blt.w	400b2a <computeWaveletPitch+0x572>
  400a1c:	ed9f 7a89 	vldr	s14, [pc, #548]	; 400c44 <computeWaveletPitch+0x68c>
  400a20:	1c62      	adds	r2, r4, #1
  400a22:	1b33      	subs	r3, r6, r4
  400a24:	eef0 6a47 	vmov.f32	s13, s14
  400a28:	4416      	add	r6, r2
			if (bestDistance+j >=0 && bestDistance+j < WIN_SIZE) 
  400a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  400a2e:	d211      	bcs.n	400a54 <computeWaveletPitch+0x49c>
				int32_t nbDist = distances[bestDistance+j];
  400a30:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
					distAvg += (bestDistance+j)*nbDist;
  400a34:	fb02 f103 	mul.w	r1, r2, r3
					nbDists += nbDist;
  400a38:	ee06 2a10 	vmov	s12, r2
				if (nbDist > 0) {
  400a3c:	2a00      	cmp	r2, #0
					distAvg += (bestDistance+j)*nbDist;
  400a3e:	ee07 1a90 	vmov	s15, r1
					nbDists += nbDist;
  400a42:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					distAvg += (bestDistance+j)*nbDist;
  400a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				if (nbDist > 0) {
  400a4a:	dd03      	ble.n	400a54 <computeWaveletPitch+0x49c>
					nbDists += nbDist;
  400a4c:	ee76 6a86 	vadd.f32	s13, s13, s12
					distAvg += (bestDistance+j)*nbDist;
  400a50:	ee37 7a27 	vadd.f32	s14, s14, s15
  400a54:	3301      	adds	r3, #1
		for (j = -delta ; j <= delta ; j++) 
  400a56:	42b3      	cmp	r3, r6
  400a58:	d1e7      	bne.n	400a2a <computeWaveletPitch+0x472>
  400a5a:	ee87 6a26 	vdiv.f32	s12, s14, s13
				pitchF = DYW_SAMPLING_RATE/(_2power(curLevel-1)*curModeDistance);
  400a5e:	9b00      	ldr	r3, [sp, #0]
		if (curModeDistance > -1.0f) 
  400a60:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400a64:	eef4 9ae7 	vcmpe.f32	s19, s15
  400a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a6c:	dd12      	ble.n	400a94 <computeWaveletPitch+0x4dc>
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a6e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
			if (similarity <= 2*delta) 
  400a72:	0064      	lsls	r4, r4, #1
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a74:	eef0 6a69 	vmov.f32	s13, s19
			if (similarity <= 2*delta) 
  400a78:	ee07 4a90 	vmov	s15, r4
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a7c:	eed6 6a07 	vfnms.f32	s13, s12, s14
			if (similarity <= 2*delta) 
  400a80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a84:	eeb0 7ae6 	vabs.f32	s14, s13
			if (similarity <= 2*delta) 
  400a88:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a90:	f240 8087 	bls.w	400ba2 <computeWaveletPitch+0x5ea>
		curLevel = curLevel + 1;
  400a94:	3301      	adds	r3, #1
		if (curLevel >= maxFLWTlevels) 
  400a96:	2b06      	cmp	r3, #6
		curLevel = curLevel + 1;
  400a98:	9300      	str	r3, [sp, #0]
		if (curLevel >= maxFLWTlevels) 
  400a9a:	d04d      	beq.n	400b38 <computeWaveletPitch+0x580>
  400a9c:	9b01      	ldr	r3, [sp, #4]
		for (i = 0; i < curSamNb/2; i++)
  400a9e:	ea4f 0a6a 	mov.w	sl, sl, asr #1
  400aa2:	4a69      	ldr	r2, [pc, #420]	; (400c48 <computeWaveletPitch+0x690>)
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400aa4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
  400aa8:	eb03 01ca 	add.w	r1, r3, sl, lsl #3
		for (i = 0; i < curSamNb/2; i++)
  400aac:	4613      	mov	r3, r2
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400aae:	ed93 7a00 	vldr	s14, [r3]
  400ab2:	3308      	adds	r3, #8
  400ab4:	ed53 7a01 	vldr	s15, [r3, #-4]
		for (i = 0; i < curSamNb/2; i++)
  400ab8:	428b      	cmp	r3, r1
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400aba:	ee77 7a27 	vadd.f32	s15, s14, s15
  400abe:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400ac2:	ece2 7a01 	vstmia	r2!, {s15}
		for (i = 0; i < curSamNb/2; i++)
  400ac6:	d1f2      	bne.n	400aae <computeWaveletPitch+0x4f6>
	for (j = 0; j < i; j++) res <<= 1;
  400ac8:	9b00      	ldr	r3, [sp, #0]
  400aca:	2b01      	cmp	r3, #1
  400acc:	d057      	beq.n	400b7e <computeWaveletPitch+0x5c6>
  400ace:	2b02      	cmp	r3, #2
  400ad0:	d030      	beq.n	400b34 <computeWaveletPitch+0x57c>
  400ad2:	2b03      	cmp	r3, #3
  400ad4:	d02c      	beq.n	400b30 <computeWaveletPitch+0x578>
  400ad6:	2b05      	cmp	r3, #5
  400ad8:	bf0c      	ite	eq
  400ada:	2320      	moveq	r3, #32
  400adc:	2310      	movne	r3, #16
		curModeDistance = distAvg;
  400ade:	eef0 9a46 	vmov.f32	s19, s12
  400ae2:	e597      	b.n	400614 <computeWaveletPitch+0x5c>
				if (i == 2*bestDistance)
  400ae4:	ebb5 0f46 	cmp.w	r5, r6, lsl #1
  400ae8:	bf08      	it	eq
  400aea:	462e      	moveq	r6, r5
  400aec:	e790      	b.n	400a10 <computeWaveletPitch+0x458>
			int32_t summed = 0;
  400aee:	2100      	movs	r1, #0
  400af0:	e789      	b.n	400a06 <computeWaveletPitch+0x44e>
					d = Abs(mins[i] - mins[i+j]);
  400af2:	f85e 3022 	ldr.w	r3, [lr, r2, lsl #2]
  400af6:	ebac 0303 	sub.w	r3, ip, r3
  400afa:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400afe:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400b02:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400b06:	3301      	adds	r3, #1
  400b08:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400b0c:	e725      	b.n	40095a <computeWaveletPitch+0x3a2>
		if (curSamNb < 2) return pitchF;
  400b0e:	2000      	movs	r0, #0
  400b10:	494d      	ldr	r1, [pc, #308]	; (400c48 <computeWaveletPitch+0x690>)
  400b12:	f8df 814c 	ldr.w	r8, [pc, #332]	; 400c60 <computeWaveletPitch+0x6a8>
  400b16:	eeb0 7a48 	vmov.f32	s14, s16
  400b1a:	2301      	movs	r3, #1
  400b1c:	4602      	mov	r2, r0
  400b1e:	4606      	mov	r6, r0
  400b20:	4605      	mov	r5, r0
  400b22:	46c4      	mov	ip, r8
  400b24:	9101      	str	r1, [sp, #4]
  400b26:	460f      	mov	r7, r1
  400b28:	e66a      	b.n	400800 <computeWaveletPitch+0x248>
		for (j = -delta ; j <= delta ; j++) 
  400b2a:	ed9f 6a48 	vldr	s12, [pc, #288]	; 400c4c <computeWaveletPitch+0x694>
  400b2e:	e796      	b.n	400a5e <computeWaveletPitch+0x4a6>
	for (j = 0; j < i; j++) res <<= 1;
  400b30:	2308      	movs	r3, #8
  400b32:	e7d4      	b.n	400ade <computeWaveletPitch+0x526>
  400b34:	2304      	movs	r3, #4
  400b36:	e7d2      	b.n	400ade <computeWaveletPitch+0x526>
		if (pitchtracker._prevPitch > -1.0f) 
  400b38:	4a45      	ldr	r2, [pc, #276]	; (400c50 <computeWaveletPitch+0x698>)
  400b3a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400b3e:	edd2 7a00 	vldr	s15, [r2]
  400b42:	eef4 7ac7 	vcmpe.f32	s15, s14
  400b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b4a:	dd1a      	ble.n	400b82 <computeWaveletPitch+0x5ca>
			if (pitchtracker._pitchConfidence >= 1) 
  400b4c:	6853      	ldr	r3, [r2, #4]
  400b4e:	2b00      	cmp	r3, #0
  400b50:	dd20      	ble.n	400b94 <computeWaveletPitch+0x5dc>
				pitchtracker._pitchConfidence = Max(0, pitchtracker._pitchConfidence - 1);
  400b52:	3b01      	subs	r3, #1
  400b54:	6053      	str	r3, [r2, #4]
	if (pitchtracker._pitchConfidence >= 1) 
  400b56:	2b00      	cmp	r3, #0
  400b58:	dd13      	ble.n	400b82 <computeWaveletPitch+0x5ca>
	if (pitch < -1.0f) pitch = 0.0f;
  400b5a:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
  400b5e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 400c44 <computeWaveletPitch+0x68c>
  400b62:	eef4 7a66 	vcmp.f32	s15, s13
  400b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b6a:	bf48      	it	mi
  400b6c:	eef0 7a47 	vmovmi.f32	s15, s14
	return _dywapitch_dynamicprocess(get_raw_pitch(samples)); 
  400b70:	ee17 0a90 	vmov	r0, s15
  400b74:	b007      	add	sp, #28
  400b76:	ecbd 8b04 	vpop	{d8-d9}
  400b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (j = 0; j < i; j++) res <<= 1;
  400b7e:	2302      	movs	r3, #2
  400b80:	e7ad      	b.n	400ade <computeWaveletPitch+0x526>
	float estimatedPitch = -1.0f;
  400b82:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400b86:	ee17 0a90 	vmov	r0, s15
  400b8a:	b007      	add	sp, #28
  400b8c:	ecbd 8b04 	vpop	{d8-d9}
  400b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pitchtracker._pitchConfidence = 0;
  400b94:	2300      	movs	r3, #0
				pitchtracker._prevPitch = -1.0f;
  400b96:	ed82 7a00 	vstr	s14, [r2]
		pitch = -1.0f;
  400b9a:	eef0 7a47 	vmov.f32	s15, s14
				pitchtracker._pitchConfidence = 0;
  400b9e:	6053      	str	r3, [r2, #4]
  400ba0:	e7f1      	b.n	400b86 <computeWaveletPitch+0x5ce>
				pitchF = DYW_SAMPLING_RATE/(_2power(curLevel-1)*curModeDistance);
  400ba2:	3b01      	subs	r3, #1
	for (j = 0; j < i; j++) res <<= 1;
  400ba4:	2b00      	cmp	r3, #0
  400ba6:	f340 808e 	ble.w	400cc6 <computeWaveletPitch+0x70e>
  400baa:	2b01      	cmp	r3, #1
  400bac:	f000 809e 	beq.w	400cec <computeWaveletPitch+0x734>
  400bb0:	2b02      	cmp	r3, #2
  400bb2:	f000 8099 	beq.w	400ce8 <computeWaveletPitch+0x730>
  400bb6:	2b04      	cmp	r3, #4
  400bb8:	bf0c      	ite	eq
  400bba:	2310      	moveq	r3, #16
  400bbc:	2308      	movne	r3, #8
  400bbe:	ee07 3a90 	vmov	s15, r3
  400bc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				pitchF = DYW_SAMPLING_RATE/(_2power(curLevel-1)*curModeDistance);
  400bc6:	ee69 9aa7 	vmul.f32	s19, s19, s15
  400bca:	eddf 6a22 	vldr	s13, [pc, #136]	; 400c54 <computeWaveletPitch+0x69c>
	if (pitch < 1.0f) pitch = -1.0f;
  400bce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
				pitchF = DYW_SAMPLING_RATE/(_2power(curLevel-1)*curModeDistance);
  400bd2:	eec6 7aa9 	vdiv.f32	s15, s13, s19
	if (pitch < 1.0f) pitch = -1.0f;
  400bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
  400bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bde:	d4ab      	bmi.n	400b38 <computeWaveletPitch+0x580>
	if (pitch > -1.0) {
  400be0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400be4:	eef4 7ac7 	vcmpe.f32	s15, s14
  400be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bec:	dda4      	ble.n	400b38 <computeWaveletPitch+0x580>
		if (pitchtracker._prevPitch < 0.0f) 
  400bee:	4a18      	ldr	r2, [pc, #96]	; (400c50 <computeWaveletPitch+0x698>)
  400bf0:	edd2 6a00 	vldr	s13, [r2]
  400bf4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bfc:	d43a      	bmi.n	400c74 <computeWaveletPitch+0x6bc>
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400bfe:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400c02:	ed9f 6a15 	vldr	s12, [pc, #84]	; 400c58 <computeWaveletPitch+0x6a0>
  400c06:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  400c0a:	ee17 3a10 	vmov	r3, s14
  400c0e:	2b00      	cmp	r3, #0
  400c10:	bfb8      	it	lt
  400c12:	425b      	neglt	r3, r3
  400c14:	ee07 3a10 	vmov	s14, r3
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c18:	6853      	ldr	r3, [r2, #4]
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c1a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  400c1e:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400c22:	eef4 5ac6 	vcmpe.f32	s11, s12
  400c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c2a:	d51b      	bpl.n	400c64 <computeWaveletPitch+0x6ac>
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c2c:	2b04      	cmp	r3, #4
			pitchtracker._prevPitch = pitch;
  400c2e:	edc2 7a00 	vstr	s15, [r2]
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c32:	bfd4      	ite	le
  400c34:	3301      	addle	r3, #1
  400c36:	2305      	movgt	r3, #5
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c38:	6053      	str	r3, [r2, #4]
  400c3a:	e78c      	b.n	400b56 <computeWaveletPitch+0x59e>
  400c3c:	20405400 	.word	0x20405400
  400c40:	00405109 	.word	0x00405109
  400c44:	00000000 	.word	0x00000000
  400c48:	20407400 	.word	0x20407400
  400c4c:	7fc00000 	.word	0x7fc00000
  400c50:	2040001c 	.word	0x2040001c
  400c54:	4735a700 	.word	0x4735a700
  400c58:	3e4ccccd 	.word	0x3e4ccccd
  400c5c:	20406400 	.word	0x20406400
  400c60:	fff0bdc0 	.word	0xfff0bdc0
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400c64:	2b02      	cmp	r3, #2
  400c66:	dc0a      	bgt.n	400c7e <computeWaveletPitch+0x6c6>
			if (pitchtracker._pitchConfidence >= 1) 
  400c68:	2b00      	cmp	r3, #0
  400c6a:	dd03      	ble.n	400c74 <computeWaveletPitch+0x6bc>
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c6c:	3b01      	subs	r3, #1
				estimatedPitch = pitchtracker._prevPitch;
  400c6e:	eef0 7a66 	vmov.f32	s15, s13
  400c72:	e7e1      	b.n	400c38 <computeWaveletPitch+0x680>
				pitchtracker._pitchConfidence = 1;
  400c74:	2301      	movs	r3, #1
				pitchtracker._prevPitch = pitch;
  400c76:	edc2 7a00 	vstr	s15, [r2]
				pitchtracker._pitchConfidence = 1;
  400c7a:	6053      	str	r3, [r2, #4]
  400c7c:	e76d      	b.n	400b5a <computeWaveletPitch+0x5a2>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400c7e:	ee37 7aa7 	vadd.f32	s14, s15, s15
  400c82:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400c86:	eef0 5ae5 	vabs.f32	s11, s11
  400c8a:	ee85 5a87 	vdiv.f32	s10, s11, s14
  400c8e:	eeb4 5ac6 	vcmpe.f32	s10, s12
  400c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c96:	d504      	bpl.n	400ca2 <computeWaveletPitch+0x6ea>
			pitchtracker._prevPitch = estimatedPitch;
  400c98:	ed82 7a00 	vstr	s14, [r2]
			estimatedPitch = 2.0f*pitch;
  400c9c:	eef0 7a47 	vmov.f32	s15, s14
  400ca0:	e75b      	b.n	400b5a <computeWaveletPitch+0x5a2>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 0.5f*pitch)/(0.5f*pitch) < acceptedError) 
  400ca2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
  400caa:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400cae:	eeb0 7ac7 	vabs.f32	s14, s14
  400cb2:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400cb6:	eef4 5ac6 	vcmpe.f32	s11, s12
  400cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400cbe:	d5d5      	bpl.n	400c6c <computeWaveletPitch+0x6b4>
			pitchtracker._prevPitch = estimatedPitch;
  400cc0:	edc2 7a00 	vstr	s15, [r2]
  400cc4:	e749      	b.n	400b5a <computeWaveletPitch+0x5a2>
	for (j = 0; j < i; j++) res <<= 1;
  400cc6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400cca:	e77c      	b.n	400bc6 <computeWaveletPitch+0x60e>
					d = Abs(maxs[i] - maxs[i+j]);
  400ccc:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  400cd0:	ebae 0303 	sub.w	r3, lr, r3
  400cd4:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400cd8:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400cdc:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400ce0:	3301      	adds	r3, #1
  400ce2:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400ce6:	e662      	b.n	4009ae <computeWaveletPitch+0x3f6>
	for (j = 0; j < i; j++) res <<= 1;
  400ce8:	2304      	movs	r3, #4
  400cea:	e768      	b.n	400bbe <computeWaveletPitch+0x606>
  400cec:	2302      	movs	r3, #2
  400cee:	e766      	b.n	400bbe <computeWaveletPitch+0x606>

00400cf0 <PSOLA_init>:
static float prev_pitch_shifts[MAX_NUM_SHIFTS]; 
static float window[10*WIN_SIZE]; // sufficiently large window array  
/************************ Static variables *********************/

void PSOLA_init(void)
{
  400cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400cf2:	2600      	movs	r6, #0
  400cf4:	4c19      	ldr	r4, [pc, #100]	; (400d5c <PSOLA_init+0x6c>)
  400cf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400cfa:	4919      	ldr	r1, [pc, #100]	; (400d60 <PSOLA_init+0x70>)
  400cfc:	4630      	mov	r0, r6
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400cfe:	4d19      	ldr	r5, [pc, #100]	; (400d64 <PSOLA_init+0x74>)
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d00:	47a0      	blx	r4
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
  400d02:	4630      	mov	r0, r6
  400d04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d08:	4917      	ldr	r1, [pc, #92]	; (400d68 <PSOLA_init+0x78>)
  400d0a:	47a0      	blx	r4
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
  400d0c:	4630      	mov	r0, r6
  400d0e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  400d12:	4916      	ldr	r1, [pc, #88]	; (400d6c <PSOLA_init+0x7c>)
  400d14:	47a0      	blx	r4
  400d16:	274c      	movs	r7, #76	; 0x4c
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d18:	4629      	mov	r1, r5
  400d1a:	2213      	movs	r2, #19
  400d1c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
	prev_pitch_shifts[0] = 1.0f; 
  400d20:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d24:	47a0      	blx	r4
	prev_pitch_shifts[1] = -1.0f; 
  400d26:	4b12      	ldr	r3, [pc, #72]	; (400d70 <PSOLA_init+0x80>)
  400d28:	463a      	mov	r2, r7
  400d2a:	4c12      	ldr	r4, [pc, #72]	; (400d74 <PSOLA_init+0x84>)
  400d2c:	2100      	movs	r1, #0
  400d2e:	4812      	ldr	r0, [pc, #72]	; (400d78 <PSOLA_init+0x88>)
  400d30:	606b      	str	r3, [r5, #4]
	prev_pitch_shifts[0] = 1.0f; 
  400d32:	602e      	str	r6, [r5, #0]
  400d34:	47a0      	blx	r4
  400d36:	463a      	mov	r2, r7
  400d38:	2100      	movs	r1, #0
  400d3a:	4810      	ldr	r0, [pc, #64]	; (400d7c <PSOLA_init+0x8c>)
	{
		outPtrList[i] = 0; 
		saved_samplesLeftInPeriod[i] = 0; 
	}
		
	current_num_shifts = 1; // always doing root 
  400d3c:	2701      	movs	r7, #1
  400d3e:	47a0      	blx	r4
  400d40:	4e0f      	ldr	r6, [pc, #60]	; (400d80 <PSOLA_init+0x90>)
	
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d42:	4c10      	ldr	r4, [pc, #64]	; (400d84 <PSOLA_init+0x94>)
  400d44:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	inPtr = 0; 
  400d48:	490f      	ldr	r1, [pc, #60]	; (400d88 <PSOLA_init+0x98>)
  400d4a:	2000      	movs	r0, #0
	inputPeriodLength = PSOLA_SAMPLE_RATE / MINIMUM_PITCH; 
  400d4c:	4b0f      	ldr	r3, [pc, #60]	; (400d8c <PSOLA_init+0x9c>)
  400d4e:	f240 12d1 	movw	r2, #465	; 0x1d1
	current_num_shifts = 1; // always doing root 
  400d52:	6037      	str	r7, [r6, #0]
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d54:	6025      	str	r5, [r4, #0]
	inPtr = 0; 
  400d56:	6008      	str	r0, [r1, #0]
	inputPeriodLength = PSOLA_SAMPLE_RATE / MINIMUM_PITCH; 
  400d58:	601a      	str	r2, [r3, #0]
  400d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d5c:	004037dd 	.word	0x004037dd
  400d60:	20409000 	.word	0x20409000
  400d64:	20412000 	.word	0x20412000
  400d68:	2040e000 	.word	0x2040e000
  400d6c:	2041209c 	.word	0x2041209c
  400d70:	bf800000 	.word	0xbf800000
  400d74:	00405109 	.word	0x00405109
  400d78:	2040d000 	.word	0x2040d000
  400d7c:	20412050 	.word	0x20412050
  400d80:	20408400 	.word	0x20408400
  400d84:	2041204c 	.word	0x2041204c
  400d88:	20408404 	.word	0x20408404
  400d8c:	20408408 	.word	0x20408408

00400d90 <create_harmonies>:
	currentPitch = MINIMUM_PITCH; 
}

// assumes valid pitch shifts 
void create_harmonies(float* input, float *output, float inputPitch, float *pitch_shifts_in, float harm_volume, float dry_volume)
{
  400d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d94:	ed2d 8b08 	vpush	{d8-d11}
  400d98:	b08b      	sub	sp, #44	; 0x2c
  400d9a:	ee09 2a10 	vmov	s18, r2
  400d9e:	4ebb      	ldr	r6, [pc, #748]	; (40108c <create_harmonies+0x2fc>)
  400da0:	9305      	str	r3, [sp, #20]
	uint32_t i, w; 
	int32_t olaIdx; 
	
	uint32_t saved_inPtr = inPtr; 
  400da2:	4bbb      	ldr	r3, [pc, #748]	; (401090 <create_harmonies+0x300>)
{
  400da4:	9109      	str	r1, [sp, #36]	; 0x24
	uint32_t saved_inPtr = inPtr; 
  400da6:	681b      	ldr	r3, [r3, #0]
{
  400da8:	ed9d 8a1c 	vldr	s16, [sp, #112]	; 0x70
	uint32_t outPtr; 
	uint32_t pitch_idx = 0; 
	
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400dac:	461a      	mov	r2, r3
	uint32_t saved_inPtr = inPtr; 
  400dae:	9306      	str	r3, [sp, #24]
{
  400db0:	eddd 9a1d 	vldr	s19, [sp, #116]	; 0x74
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400db4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400db8:	f502 6100 	add.w	r1, r2, #2048	; 0x800
	for (i = 0; i < WIN_SIZE; i++)
	{
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400dbc:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400dc0:	3301      	adds	r3, #1
  400dc2:	f850 4b04 	ldr.w	r4, [r0], #4
  400dc6:	eb06 0282 	add.w	r2, r6, r2, lsl #2
	for (i = 0; i < WIN_SIZE; i++)
  400dca:	428b      	cmp	r3, r1
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400dcc:	6014      	str	r4, [r2, #0]
	for (i = 0; i < WIN_SIZE; i++)
  400dce:	d1f5      	bne.n	400dbc <create_harmonies+0x2c>
	}
			
	uint32_t outLag;
	uint32_t inHalfAway;
	float periodRatio;
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400dd0:	4bb0      	ldr	r3, [pc, #704]	; (401094 <create_harmonies+0x304>)
  400dd2:	681f      	ldr	r7, [r3, #0]
	uint32_t samplesLeftInPeriod = 0; 
	
	float scale = 1.0f;  
	if (current_num_shifts > 1) 
  400dd4:	4bb0      	ldr	r3, [pc, #704]	; (401098 <create_harmonies+0x308>)
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400dd6:	ee07 7a90 	vmov	s15, r7
	if (current_num_shifts > 1) 
  400dda:	6818      	ldr	r0, [r3, #0]
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400ddc:	eef8 aae7 	vcvt.f32.s32	s21, s15
	if (current_num_shifts > 1) 
  400de0:	2801      	cmp	r0, #1
  400de2:	f240 80f3 	bls.w	400fcc <create_harmonies+0x23c>
		scale = 1.0f / log((float)(current_num_shifts+1)); 
  400de6:	3001      	adds	r0, #1
  400de8:	4bac      	ldr	r3, [pc, #688]	; (40109c <create_harmonies+0x30c>)
  400dea:	4cad      	ldr	r4, [pc, #692]	; (4010a0 <create_harmonies+0x310>)
  400dec:	ee07 0a90 	vmov	s15, r0
  400df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400df4:	ee17 0a90 	vmov	r0, s15
  400df8:	4798      	blx	r3
  400dfa:	4baa      	ldr	r3, [pc, #680]	; (4010a4 <create_harmonies+0x314>)
  400dfc:	4798      	blx	r3
  400dfe:	4602      	mov	r2, r0
  400e00:	460b      	mov	r3, r1
  400e02:	2000      	movs	r0, #0
  400e04:	49a8      	ldr	r1, [pc, #672]	; (4010a8 <create_harmonies+0x318>)
  400e06:	47a0      	blx	r4
  400e08:	4ba8      	ldr	r3, [pc, #672]	; (4010ac <create_harmonies+0x31c>)
  400e0a:	4798      	blx	r3
  400e0c:	ee07 0a90 	vmov	s15, r0
	
	// pre-compute window function	
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e10:	2f00      	cmp	r7, #0
  400e12:	dd24      	ble.n	400e5e <create_harmonies+0xce>
  400e14:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 4010b0 <create_harmonies+0x320>
  400e18:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	{
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e1c:	eeb7 ba00 	vmov.f32	s22, #112	; 0x3f800000  1.0
  400e20:	4da4      	ldr	r5, [pc, #656]	; (4010b4 <create_harmonies+0x324>)
  400e22:	ee87 aa2a 	vdiv.f32	s20, s14, s21
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e26:	2400      	movs	r4, #0
  400e28:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4010e0 <create_harmonies+0x350>
  400e2c:	ee67 8aa8 	vmul.f32	s17, s15, s17
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e30:	ee07 4a90 	vmov	s15, r4
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e34:	3401      	adds	r4, #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400e3a:	ee67 7a8a 	vmul.f32	s15, s15, s20
  400e3e:	ee17 0a90 	vmov	r0, s15
  400e42:	47c0      	blx	r8
  400e44:	ee07 0a90 	vmov	s15, r0
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e48:	4b92      	ldr	r3, [pc, #584]	; (401094 <create_harmonies+0x304>)
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e4a:	ee7b 7a67 	vsub.f32	s15, s22, s15
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e4e:	681f      	ldr	r7, [r3, #0]
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e50:	ee67 7aa8 	vmul.f32	s15, s15, s17
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e54:	ebb4 0f47 	cmp.w	r4, r7, lsl #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e58:	ece5 7a01 	vstmia	r5!, {s15}
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e5c:	dbe8      	blt.n	400e30 <create_harmonies+0xa0>
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
		if (pitch_idx > 0)
		{
			float tmp; 
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
			for (i = 1; i < current_num_shifts; i++)
  400e5e:	498e      	ldr	r1, [pc, #568]	; (401098 <create_harmonies+0x308>)
  400e60:	ee07 7a90 	vmov	s15, r7
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e64:	4a94      	ldr	r2, [pc, #592]	; (4010b8 <create_harmonies+0x328>)
			for (i = 1; i < current_num_shifts; i++)
  400e66:	2300      	movs	r3, #0
  400e68:	6809      	ldr	r1, [r1, #0]
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400e6a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e6e:	edd2 5a00 	vldr	s11, [r2]
  400e72:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
  400e76:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  400e7a:	4890      	ldr	r0, [pc, #576]	; (4010bc <create_harmonies+0x32c>)
			for (i = 1; i < current_num_shifts; i++)
  400e7c:	469b      	mov	fp, r3
  400e7e:	f1c7 0a00 	rsb	sl, r7, #0
  400e82:	9207      	str	r2, [sp, #28]
		outPtr = outPtrList[0];
  400e84:	46bc      	mov	ip, r7
  400e86:	4a82      	ldr	r2, [pc, #520]	; (401090 <create_harmonies+0x300>)
  400e88:	f8df e258 	ldr.w	lr, [pc, #600]	; 4010e4 <create_harmonies+0x354>
  400e8c:	f8d2 9000 	ldr.w	r9, [r2]
  400e90:	9a05      	ldr	r2, [sp, #20]
			for (i = 1; i < current_num_shifts; i++)
  400e92:	9108      	str	r1, [sp, #32]
  400e94:	9003      	str	r0, [sp, #12]
  400e96:	9204      	str	r2, [sp, #16]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400e98:	9a04      	ldr	r2, [sp, #16]
  400e9a:	ecb2 7a01 	vldmia	r2!, {s14}
  400e9e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400ea2:	9204      	str	r2, [sp, #16]
  400ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ea8:	f340 80c6 	ble.w	401038 <create_harmonies+0x2a8>
		outPtr = outPtrList[0];
  400eac:	4b84      	ldr	r3, [pc, #528]	; (4010c0 <create_harmonies+0x330>)
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400eae:	ee84 6a87 	vdiv.f32	s12, s9, s14
		outPtr = outPtrList[0];
  400eb2:	681f      	ldr	r7, [r3, #0]
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
  400eb4:	4b83      	ldr	r3, [pc, #524]	; (4010c4 <create_harmonies+0x334>)
  400eb6:	681b      	ldr	r3, [r3, #0]
		if (pitch_idx > 0)
  400eb8:	f1bb 0f00 	cmp.w	fp, #0
  400ebc:	d01d      	beq.n	400efa <create_harmonies+0x16a>
			for (i = 1; i < current_num_shifts; i++)
  400ebe:	9a08      	ldr	r2, [sp, #32]
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ec0:	ee77 6a65 	vsub.f32	s13, s14, s11
			for (i = 1; i < current_num_shifts; i++)
  400ec4:	2a01      	cmp	r2, #1
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ec6:	eef0 6ae6 	vabs.f32	s13, s13
			for (i = 1; i < current_num_shifts; i++)
  400eca:	d916      	bls.n	400efa <create_harmonies+0x16a>
  400ecc:	487e      	ldr	r0, [pc, #504]	; (4010c8 <create_harmonies+0x338>)
  400ece:	497f      	ldr	r1, [pc, #508]	; (4010cc <create_harmonies+0x33c>)
  400ed0:	4a7f      	ldr	r2, [pc, #508]	; (4010d0 <create_harmonies+0x340>)
			{
				tmp = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[i]);
  400ed2:	ecf0 7a01 	vldmia	r0!, {s15}
  400ed6:	ee77 7a67 	vsub.f32	s15, s14, s15
  400eda:	eef0 7ae7 	vabs.f32	s15, s15
				if (tmp < min)
  400ede:	eef4 6ae7 	vcmpe.f32	s13, s15
  400ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ee6:	dd03      	ble.n	400ef0 <create_harmonies+0x160>
				{
					outPtr = outPtrList[i]; 
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
					min = tmp; 
  400ee8:	eef0 6a67 	vmov.f32	s13, s15
					outPtr = outPtrList[i]; 
  400eec:	680f      	ldr	r7, [r1, #0]
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
  400eee:	6813      	ldr	r3, [r2, #0]
			for (i = 1; i < current_num_shifts; i++)
  400ef0:	9c07      	ldr	r4, [sp, #28]
  400ef2:	3104      	adds	r1, #4
  400ef4:	3204      	adds	r2, #4
  400ef6:	4284      	cmp	r4, r0
  400ef8:	d1eb      	bne.n	400ed2 <create_harmonies+0x142>
  400efa:	ee65 7a06 	vmul.f32	s15, s10, s12
					min = tmp; 
  400efe:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f02:	f8dd 9018 	ldr.w	r9, [sp, #24]
  400f06:	9202      	str	r2, [sp, #8]
  400f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400f0c:	f8cd b000 	str.w	fp, [sp]
  400f10:	edcd 7a01 	vstr	s15, [sp, #4]
			}
		}

		for (i = 0; i < WIN_SIZE; i++)
		{		
			if (samplesLeftInPeriod == 0)
  400f14:	2b00      	cmp	r3, #0
  400f16:	d13b      	bne.n	400f90 <create_harmonies+0x200>
			{
				outLag = 1; 
			
				inHalfAway = (inPtr + RING_BUFFER_SIZE_D2) & RING_BUFFER_MASK;
  400f18:	f509 6800 	add.w	r8, r9, #2048	; 0x800
  400f1c:	f3c8 080b 	ubfx	r8, r8, #0, #12
                
				if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f20:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
  400f24:	f080 8082 	bcs.w	40102c <create_harmonies+0x29c>
				{
					/* The zero element of the input buffer lies
						in (inptr, inHalfAway] */
					if (outPtr < inHalfAway || outPtr > inPtr) {
  400f28:	45b8      	cmp	r8, r7
  400f2a:	d830      	bhi.n	400f8e <create_harmonies+0x1fe>
  400f2c:	45b9      	cmp	r9, r7
  400f2e:	d32e      	bcc.n	400f8e <create_harmonies+0x1fe>
  400f30:	f509 7b16 	add.w	fp, r9, #600	; 0x258
				}

				while(outLag == 1)
				{
					// set outPtr about the sample at which we OLA 
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f34:	9b01      	ldr	r3, [sp, #4]
  400f36:	441f      	add	r7, r3
				
					// OLA 
					if (pitch_idx == 0)
  400f38:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f3a:	f3c7 070b 	ubfx	r7, r7, #0, #12
					if (pitch_idx == 0)
  400f3e:	2b00      	cmp	r3, #0
  400f40:	d052      	beq.n	400fe8 <create_harmonies+0x258>
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
						}
					}
					else
					{
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f42:	45d4      	cmp	ip, sl
  400f44:	dd1e      	ble.n	400f84 <create_harmonies+0x1f4>
  400f46:	eba7 020c 	sub.w	r2, r7, ip
  400f4a:	485a      	ldr	r0, [pc, #360]	; (4010b4 <create_harmonies+0x324>)
  400f4c:	eb07 050c 	add.w	r5, r7, ip
  400f50:	ebab 0407 	sub.w	r4, fp, r7
						{
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f54:	18a3      	adds	r3, r4, r2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f56:	f3c2 010b 	ubfx	r1, r2, #0, #12
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f5a:	ecb0 7a01 	vldmia	r0!, {s14}
  400f5e:	3201      	adds	r2, #1
  400f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f64:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f68:	ee27 7a08 	vmul.f32	s14, s14, s16
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f6c:	4295      	cmp	r5, r2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f72:	edd1 7a00 	vldr	s15, [r1]
  400f76:	edd3 6a00 	vldr	s13, [r3]
  400f7a:	eee7 7a26 	vfma.f32	s15, s14, s13
  400f7e:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f82:	d1e7      	bne.n	400f54 <create_harmonies+0x1c4>
						}
					}
	
					
					if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f84:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
  400f88:	d223      	bcs.n	400fd2 <create_harmonies+0x242>
					{
						/* The zero element of the input buffer lies
							in (inptr, inHalfAway] */
						if (outPtr < inHalfAway || outPtr > inPtr) {
  400f8a:	45b8      	cmp	r8, r7
  400f8c:	d923      	bls.n	400fd6 <create_harmonies+0x246>
						}
					}		
				}
			
				// assume uniform frequency within window 
				samplesLeftInPeriod = inputPeriodLength;
  400f8e:	4663      	mov	r3, ip
		for (i = 0; i < WIN_SIZE; i++)
  400f90:	9a02      	ldr	r2, [sp, #8]
			}
		
			--samplesLeftInPeriod; 
		
			// inc/wrap input ring buffer index 
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400f92:	f109 0901 	add.w	r9, r9, #1
			--samplesLeftInPeriod; 
  400f96:	3b01      	subs	r3, #1
		for (i = 0; i < WIN_SIZE; i++)
  400f98:	3a01      	subs	r2, #1
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400f9a:	f3c9 090b 	ubfx	r9, r9, #0, #12
		for (i = 0; i < WIN_SIZE; i++)
  400f9e:	9202      	str	r2, [sp, #8]
  400fa0:	d1b8      	bne.n	400f14 <create_harmonies+0x184>
  400fa2:	f8dd b000 	ldr.w	fp, [sp]
		}

		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
		outPtrList[pitch_idx] = outPtr; 
  400fa6:	4a46      	ldr	r2, [pc, #280]	; (4010c0 <create_harmonies+0x330>)
  400fa8:	f842 702b 	str.w	r7, [r2, fp, lsl #2]
		pitch_idx++;  
  400fac:	f10b 0b01 	add.w	fp, fp, #1
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fb0:	9a03      	ldr	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fb2:	f1bb 0f13 	cmp.w	fp, #19
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fb6:	f842 3f04 	str.w	r3, [r2, #4]!
  400fba:	f04f 0301 	mov.w	r3, #1
  400fbe:	9203      	str	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fc0:	f47f af6a 	bne.w	400e98 <create_harmonies+0x108>
  400fc4:	4b32      	ldr	r3, [pc, #200]	; (401090 <create_harmonies+0x300>)
  400fc6:	f8c3 9000 	str.w	r9, [r3]
  400fca:	e037      	b.n	40103c <create_harmonies+0x2ac>
	float scale = 1.0f;  
  400fcc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400fd0:	e71e      	b.n	400e10 <create_harmonies+0x80>
						if (outPtr > inPtr && outPtr < inHalfAway) {
  400fd2:	45b8      	cmp	r8, r7
  400fd4:	d9ae      	bls.n	400f34 <create_harmonies+0x1a4>
  400fd6:	454f      	cmp	r7, r9
  400fd8:	d8d9      	bhi.n	400f8e <create_harmonies+0x1fe>
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400fda:	9b01      	ldr	r3, [sp, #4]
  400fdc:	441f      	add	r7, r3
					if (pitch_idx == 0)
  400fde:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400fe0:	f3c7 070b 	ubfx	r7, r7, #0, #12
					if (pitch_idx == 0)
  400fe4:	2b00      	cmp	r3, #0
  400fe6:	d1ac      	bne.n	400f42 <create_harmonies+0x1b2>
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400fe8:	45d4      	cmp	ip, sl
  400fea:	ddcb      	ble.n	400f84 <create_harmonies+0x1f4>
  400fec:	eba7 030c 	sub.w	r3, r7, ip
  400ff0:	4830      	ldr	r0, [pc, #192]	; (4010b4 <create_harmonies+0x324>)
  400ff2:	eb07 050c 	add.w	r5, r7, ip
  400ff6:	ebab 0407 	sub.w	r4, fp, r7
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400ffa:	18e2      	adds	r2, r4, r3
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400ffc:	f3c3 010b 	ubfx	r1, r3, #0, #12
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401000:	ecb0 7a01 	vldmia	r0!, {s14}
  401004:	3301      	adds	r3, #1
  401006:	f3c2 020b 	ubfx	r2, r2, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40100a:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  40100e:	ee27 7a29 	vmul.f32	s14, s14, s19
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401012:	429d      	cmp	r5, r3
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401014:	eb06 0282 	add.w	r2, r6, r2, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  401018:	edd1 7a00 	vldr	s15, [r1]
  40101c:	edd2 6a00 	vldr	s13, [r2]
  401020:	eee7 7a26 	vfma.f32	s15, s14, s13
  401024:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401028:	d1e7      	bne.n	400ffa <create_harmonies+0x26a>
  40102a:	e7ab      	b.n	400f84 <create_harmonies+0x1f4>
					if (outPtr > inPtr && outPtr < inHalfAway) {
  40102c:	45b9      	cmp	r9, r7
  40102e:	f4bf af7f 	bcs.w	400f30 <create_harmonies+0x1a0>
  401032:	45b8      	cmp	r8, r7
  401034:	d8ab      	bhi.n	400f8e <create_harmonies+0x1fe>
  401036:	e77b      	b.n	400f30 <create_harmonies+0x1a0>
  401038:	2b00      	cmp	r3, #0
  40103a:	d1c3      	bne.n	400fc4 <create_harmonies+0x234>
  40103c:	9a09      	ldr	r2, [sp, #36]	; 0x24
	}
	
	for(i = 0; i < WIN_SIZE; i++)
	{
		output[i] = output_ring_buffer[readPos]; 	
		output_ring_buffer[readPos] = 0.0f;
  40103e:	2500      	movs	r5, #0
  401040:	4924      	ldr	r1, [pc, #144]	; (4010d4 <create_harmonies+0x344>)
  401042:	f502 5480 	add.w	r4, r2, #4096	; 0x1000
  401046:	680b      	ldr	r3, [r1, #0]
		output[i] = output_ring_buffer[readPos]; 	
  401048:	eb0e 0083 	add.w	r0, lr, r3, lsl #2
		readPos = (readPos+1) & RING_BUFFER_MASK;
  40104c:	3301      	adds	r3, #1
		output[i] = output_ring_buffer[readPos]; 	
  40104e:	6806      	ldr	r6, [r0, #0]
		readPos = (readPos+1) & RING_BUFFER_MASK;
  401050:	f3c3 030b 	ubfx	r3, r3, #0, #12
		output[i] = output_ring_buffer[readPos]; 	
  401054:	f842 6b04 	str.w	r6, [r2], #4
	for(i = 0; i < WIN_SIZE; i++)
  401058:	42a2      	cmp	r2, r4
		output_ring_buffer[readPos] = 0.0f;
  40105a:	6005      	str	r5, [r0, #0]
	for(i = 0; i < WIN_SIZE; i++)
  40105c:	d1f4      	bne.n	401048 <create_harmonies+0x2b8>
	// averaging -- not used currently 
	//if (pitch_idx > 1) //  scale = 2.0f / (float)current_num_shifts ; // just in case 
	//arm_scale_f32(output, 2.0f, output, WIN_SIZE); 
	
	currentPitch = inputPitch; 
	inputPeriodLength = (uint32_t)(PSOLA_SAMPLE_RATE / currentPitch);
  40105e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 4010d8 <create_harmonies+0x348>
	current_num_shifts = pitch_idx; 
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401062:	2213      	movs	r2, #19
	current_num_shifts = pitch_idx; 
  401064:	4c0c      	ldr	r4, [pc, #48]	; (401098 <create_harmonies+0x308>)
	inputPeriodLength = (uint32_t)(PSOLA_SAMPLE_RATE / currentPitch);
  401066:	eec7 7a09 	vdiv.f32	s15, s14, s18
  40106a:	600b      	str	r3, [r1, #0]
	current_num_shifts = pitch_idx; 
  40106c:	f8c4 b000 	str.w	fp, [r4]
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401070:	9805      	ldr	r0, [sp, #20]
	inputPeriodLength = (uint32_t)(PSOLA_SAMPLE_RATE / currentPitch);
  401072:	4c08      	ldr	r4, [pc, #32]	; (401094 <create_harmonies+0x304>)
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401074:	4910      	ldr	r1, [pc, #64]	; (4010b8 <create_harmonies+0x328>)
  401076:	4b19      	ldr	r3, [pc, #100]	; (4010dc <create_harmonies+0x34c>)
	inputPeriodLength = (uint32_t)(PSOLA_SAMPLE_RATE / currentPitch);
  401078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40107c:	edc4 7a00 	vstr	s15, [r4]
}
  401080:	b00b      	add	sp, #44	; 0x2c
  401082:	ecbd 8b08 	vpop	{d8-d11}
  401086:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  40108a:	4718      	bx	r3
  40108c:	20409000 	.word	0x20409000
  401090:	20408404 	.word	0x20408404
  401094:	20408408 	.word	0x20408408
  401098:	20408400 	.word	0x20408400
  40109c:	00404339 	.word	0x00404339
  4010a0:	00404635 	.word	0x00404635
  4010a4:	00403b79 	.word	0x00403b79
  4010a8:	3ff00000 	.word	0x3ff00000
  4010ac:	00404941 	.word	0x00404941
  4010b0:	40490fdb 	.word	0x40490fdb
  4010b4:	2041209c 	.word	0x2041209c
  4010b8:	20412000 	.word	0x20412000
  4010bc:	2041204c 	.word	0x2041204c
  4010c0:	2040d000 	.word	0x2040d000
  4010c4:	20412050 	.word	0x20412050
  4010c8:	20412004 	.word	0x20412004
  4010cc:	2040d004 	.word	0x2040d004
  4010d0:	20412054 	.word	0x20412054
  4010d4:	2041204c 	.word	0x2041204c
  4010d8:	4735a700 	.word	0x4735a700
  4010dc:	0040380d 	.word	0x0040380d
  4010e0:	00403a85 	.word	0x00403a85
  4010e4:	2040e000 	.word	0x2040e000

004010e8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4010e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4010ec:	b990      	cbnz	r0, 401114 <_read+0x2c>
		return -1;
	}

	for (; len > 0; --len) {
  4010ee:	2a00      	cmp	r2, #0
  4010f0:	4690      	mov	r8, r2
  4010f2:	dd0d      	ble.n	401110 <_read+0x28>
  4010f4:	460c      	mov	r4, r1
  4010f6:	188f      	adds	r7, r1, r2
  4010f8:	4e08      	ldr	r6, [pc, #32]	; (40111c <_read+0x34>)
  4010fa:	4d09      	ldr	r5, [pc, #36]	; (401120 <_read+0x38>)
		ptr_get(stdio_base, ptr);
  4010fc:	4621      	mov	r1, r4
		ptr++;
  4010fe:	3401      	adds	r4, #1
		ptr_get(stdio_base, ptr);
  401100:	6830      	ldr	r0, [r6, #0]
  401102:	682b      	ldr	r3, [r5, #0]
  401104:	4798      	blx	r3
	for (; len > 0; --len) {
  401106:	42bc      	cmp	r4, r7
  401108:	d1f8      	bne.n	4010fc <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40110a:	4640      	mov	r0, r8
  40110c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len > 0; --len) {
  401110:	4680      	mov	r8, r0
  401112:	e7fa      	b.n	40110a <_read+0x22>
		return -1;
  401114:	f04f 38ff 	mov.w	r8, #4294967295
  401118:	e7f7      	b.n	40110a <_read+0x22>
  40111a:	bf00      	nop
  40111c:	2044a808 	.word	0x2044a808
  401120:	2044a800 	.word	0x2044a800

00401124 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401124:	3801      	subs	r0, #1
  401126:	2802      	cmp	r0, #2
  401128:	d81e      	bhi.n	401168 <_write+0x44>
{
  40112a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40112e:	4615      	mov	r5, r2
		return -1;
	}

	for (; len != 0; --len) {
  401130:	b1ba      	cbz	r2, 401162 <_write+0x3e>
  401132:	460e      	mov	r6, r1
  401134:	460c      	mov	r4, r1
  401136:	f8df 803c 	ldr.w	r8, [pc, #60]	; 401174 <_write+0x50>
  40113a:	4f0d      	ldr	r7, [pc, #52]	; (401170 <_write+0x4c>)
  40113c:	e001      	b.n	401142 <_write+0x1e>
  40113e:	3d01      	subs	r5, #1
  401140:	d00d      	beq.n	40115e <_write+0x3a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401142:	f814 1b01 	ldrb.w	r1, [r4], #1
  401146:	f8d8 0000 	ldr.w	r0, [r8]
  40114a:	683b      	ldr	r3, [r7, #0]
  40114c:	4798      	blx	r3
  40114e:	2800      	cmp	r0, #0
  401150:	eba4 0006 	sub.w	r0, r4, r6
  401154:	daf3      	bge.n	40113e <_write+0x1a>
		return -1;
  401156:	f04f 30ff 	mov.w	r0, #4294967295
  40115a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40115e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len != 0; --len) {
  401162:	4610      	mov	r0, r2
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  401164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401168:	f04f 30ff 	mov.w	r0, #4294967295
}
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	2044a804 	.word	0x2044a804
  401174:	2044a808 	.word	0x2044a808

00401178 <wm8904_write_register>:
 *
 * \param uc_register_address Register address to write
 * \param us_data Data to write.
 */
void wm8904_write_register(uint8_t uc_register_address, uint16_t us_data)
{
  401178:	b570      	push	{r4, r5, r6, lr}
  40117a:	460b      	mov	r3, r1
  40117c:	b086      	sub	sp, #24
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;

	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  40117e:	0a0e      	lsrs	r6, r1, #8

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  401180:	221a      	movs	r2, #26
	uc_temp_data[1] = us_data & 0xff;
  401182:	f88d 3001 	strb.w	r3, [sp, #1]
	packet.addr_length = 0x1;
  401186:	2501      	movs	r5, #1
	packet.length      = 0x2;
  401188:	2402      	movs	r4, #2

	twihs_master_write(WM8904_TWIHS, &packet);
  40118a:	a901      	add	r1, sp, #4
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <wm8904_write_register+0x34>)
	packet.addr[0]     = uc_register_address;
  40118e:	f88d 0004 	strb.w	r0, [sp, #4]
	twihs_master_write(WM8904_TWIHS, &packet);
  401192:	4807      	ldr	r0, [pc, #28]	; (4011b0 <wm8904_write_register+0x38>)
	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  401194:	f88d 6000 	strb.w	r6, [sp]
	packet.addr_length = 0x1;
  401198:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  40119a:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  40119e:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011a0:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011a4:	4798      	blx	r3
}
  4011a6:	b006      	add	sp, #24
  4011a8:	bd70      	pop	{r4, r5, r6, pc}
  4011aa:	bf00      	nop
  4011ac:	0040151d 	.word	0x0040151d
  4011b0:	40018000 	.word	0x40018000

004011b4 <wm8904_read_register>:
 *
 * \param uc_register_address Register address to write
 * \retun Register value.
 */
uint16_t wm8904_read_register(uint8_t uc_register_address)
{
  4011b4:	b530      	push	{r4, r5, lr}
  4011b6:	b087      	sub	sp, #28

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011b8:	221a      	movs	r2, #26
	packet.addr_length = 0x1;
  4011ba:	2501      	movs	r5, #1
	packet.length      = 0x2;
  4011bc:	2402      	movs	r4, #2
	packet.addr[0]     = uc_register_address;
  4011be:	f88d 0004 	strb.w	r0, [sp, #4]

	twihs_master_read(WM8904_TWIHS, &packet);
  4011c2:	a901      	add	r1, sp, #4
  4011c4:	4b08      	ldr	r3, [pc, #32]	; (4011e8 <wm8904_read_register+0x34>)
  4011c6:	4809      	ldr	r0, [pc, #36]	; (4011ec <wm8904_read_register+0x38>)
	packet.addr_length = 0x1;
  4011c8:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011ca:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011ce:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011d0:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_read(WM8904_TWIHS, &packet);
  4011d4:	4798      	blx	r3
	us_data = (((uint16_t)uc_temp_data[0] << 8) & 0xff00) | uc_temp_data[1];
  4011d6:	f89d 0000 	ldrb.w	r0, [sp]
  4011da:	f89d 3001 	ldrb.w	r3, [sp, #1]

	return us_data;
}
  4011de:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4011e2:	b007      	add	sp, #28
  4011e4:	bd30      	pop	{r4, r5, pc}
  4011e6:	bf00      	nop
  4011e8:	00401469 	.word	0x00401469
  4011ec:	40018000 	.word	0x40018000

004011f0 <wm8904_twi_init>:
 * \brief Initialize TWIHS connect to WM8904.
 *
 * \retun TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t wm8904_twi_init(void)
{
  4011f0:	b510      	push	{r4, lr}
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  4011f2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
{
  4011f6:	b084      	sub	sp, #16
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  4011f8:	4c15      	ldr	r4, [pc, #84]	; (401250 <wm8904_twi_init+0x60>)
  4011fa:	2021      	movs	r0, #33	; 0x21
  4011fc:	47a0      	blx	r4
	pio_configure_pin(WM8904_TF_PIO, WM8904_TF_FLAGS);
  4011fe:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401202:	2020      	movs	r0, #32
  401204:	47a0      	blx	r4
	pio_configure_pin(WM8904_TD_PIO, WM8904_TD_FLAGS);
  401206:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40120a:	207a      	movs	r0, #122	; 0x7a
  40120c:	47a0      	blx	r4
	pio_configure_pin(WM8904_RK_PIO, WM8904_RK_FLAGS);
  40120e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401212:	2016      	movs	r0, #22
  401214:	47a0      	blx	r4
	pio_configure_pin(WM8904_RF_PIO, WM8904_RF_FLAGS);
  401216:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40121a:	2078      	movs	r0, #120	; 0x78
  40121c:	47a0      	blx	r4
	pio_configure_pin(WM8904_RD_PIO, WM8904_RD_FLAGS);
  40121e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401222:	200a      	movs	r0, #10
  401224:	47a0      	blx	r4
	pio_configure_pin(WM8904_PCK2_PIO, WM8904_PCK2_FLAGS);
  401226:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40122a:	2012      	movs	r0, #18
  40122c:	47a0      	blx	r4

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
	p_opt->smbus      = 0;
  40122e:	2200      	movs	r2, #0
	p_opt->master_clk = sysclk_get_peripheral_hz();
  401230:	4908      	ldr	r1, [pc, #32]	; (401254 <wm8904_twi_init+0x64>)
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401232:	2013      	movs	r0, #19

	twihs_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz();
	opt.speed = WM8904_TWIHS_CLK;
  401234:	4c08      	ldr	r4, [pc, #32]	; (401258 <wm8904_twi_init+0x68>)
  401236:	4b09      	ldr	r3, [pc, #36]	; (40125c <wm8904_twi_init+0x6c>)
  401238:	9101      	str	r1, [sp, #4]
	p_opt->smbus      = 0;
  40123a:	f88d 200d 	strb.w	r2, [sp, #13]
  40123e:	9402      	str	r4, [sp, #8]
  401240:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  401242:	a901      	add	r1, sp, #4
  401244:	4b06      	ldr	r3, [pc, #24]	; (401260 <wm8904_twi_init+0x70>)
  401246:	4807      	ldr	r0, [pc, #28]	; (401264 <wm8904_twi_init+0x74>)
  401248:	4798      	blx	r3
	return twihs_master_setup(WM8904_TWIHS, &opt);
}
  40124a:	b004      	add	sp, #16
  40124c:	bd10      	pop	{r4, pc}
  40124e:	bf00      	nop
  401250:	00401ba5 	.word	0x00401ba5
  401254:	08f0d180 	.word	0x08f0d180
  401258:	00061a80 	.word	0x00061a80
  40125c:	004021f5 	.word	0x004021f5
  401260:	00401389 	.word	0x00401389
  401264:	40018000 	.word	0x40018000

00401268 <ssc_reset>:
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_SWRST;
	p_ssc->SSC_CMR = 0;
  401268:	2300      	movs	r3, #0
	p_ssc->SSC_CR = SSC_CR_SWRST;
  40126a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40126e:	6002      	str	r2, [r0, #0]
	p_ssc->SSC_CMR = 0;
  401270:	6043      	str	r3, [r0, #4]
	p_ssc->SSC_RCMR = 0;
  401272:	6103      	str	r3, [r0, #16]
	p_ssc->SSC_RFMR = 0;
  401274:	6143      	str	r3, [r0, #20]
	p_ssc->SSC_TCMR = 0;
  401276:	6183      	str	r3, [r0, #24]
	p_ssc->SSC_TFMR = 0;
  401278:	61c3      	str	r3, [r0, #28]
  40127a:	4770      	bx	lr

0040127c <ssc_enable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXEN;
  40127c:	2301      	movs	r3, #1
  40127e:	6003      	str	r3, [r0, #0]
  401280:	4770      	bx	lr
  401282:	bf00      	nop

00401284 <ssc_disable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXDIS;
  401284:	2302      	movs	r3, #2
  401286:	6003      	str	r3, [r0, #0]
  401288:	4770      	bx	lr
  40128a:	bf00      	nop

0040128c <ssc_enable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXEN;
  40128c:	f44f 7380 	mov.w	r3, #256	; 0x100
  401290:	6003      	str	r3, [r0, #0]
  401292:	4770      	bx	lr

00401294 <ssc_disable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXDIS;
  401294:	f44f 7300 	mov.w	r3, #512	; 0x200
  401298:	6003      	str	r3, [r0, #0]
  40129a:	4770      	bx	lr

0040129c <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  40129c:	b4f0      	push	{r4, r5, r6, r7}
	if (p_rx_clk_opt == NULL) {
  40129e:	2900      	cmp	r1, #0
  4012a0:	d02f      	beq.n	401302 <ssc_set_receiver+0x66>
		p_ssc->SSC_RCMR = 0;
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012a2:	6904      	ldr	r4, [r0, #16]
  4012a4:	68cf      	ldr	r7, [r1, #12]
  4012a6:	698e      	ldr	r6, [r1, #24]
  4012a8:	e891 0028 	ldmia.w	r1, {r3, r5}
  4012ac:	432b      	orrs	r3, r5
  4012ae:	688d      	ldr	r5, [r1, #8]
  4012b0:	4323      	orrs	r3, r4
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
				p_rx_clk_opt->ul_ckg |
				p_rx_clk_opt->ul_start_sel |
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012b2:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012b4:	432b      	orrs	r3, r5
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4012b6:	690d      	ldr	r5, [r1, #16]
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012b8:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012ba:	433b      	orrs	r3, r7
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012bc:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012c0:	4333      	orrs	r3, r6
  4012c2:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  4012c6:	430b      	orrs	r3, r1
  4012c8:	6103      	str	r3, [r0, #16]
	}

	if (p_rx_data_frame == NULL) {
  4012ca:	b1ea      	cbz	r2, 401308 <ssc_set_receiver+0x6c>
		p_ssc->SSC_RFMR = 0;
	} else {
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012cc:	6954      	ldr	r4, [r2, #20]
  4012ce:	6853      	ldr	r3, [r2, #4]
  4012d0:	6991      	ldr	r1, [r2, #24]
  4012d2:	4323      	orrs	r3, r4
  4012d4:	6946      	ldr	r6, [r0, #20]
  4012d6:	6814      	ldr	r4, [r2, #0]
  4012d8:	430b      	orrs	r3, r1
				p_rx_data_frame->ul_msbf |
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012da:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012dc:	f004 041f 	and.w	r4, r4, #31
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  4012e0:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012e2:	4333      	orrs	r3, r6
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012e4:	68d2      	ldr	r2, [r2, #12]
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012e6:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012e8:	4323      	orrs	r3, r4
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012ea:	0412      	lsls	r2, r2, #16
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012ec:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012f4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f8:	430b      	orrs	r3, r1
  4012fa:	4313      	orrs	r3, r2
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  4012fc:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012fe:	6143      	str	r3, [r0, #20]
}
  401300:	4770      	bx	lr
		p_ssc->SSC_RCMR = 0;
  401302:	6101      	str	r1, [r0, #16]
	if (p_rx_data_frame == NULL) {
  401304:	2a00      	cmp	r2, #0
  401306:	d1e1      	bne.n	4012cc <ssc_set_receiver+0x30>
		p_ssc->SSC_RFMR = 0;
  401308:	6142      	str	r2, [r0, #20]
}
  40130a:	bcf0      	pop	{r4, r5, r6, r7}
  40130c:	4770      	bx	lr
  40130e:	bf00      	nop

00401310 <ssc_set_transmitter>:
 * \param p_tx_clk_opt Pointer to the transmitter clock configuration structure.
 * \param p_tx_data_frame Pointer to the transmitter data frame configuration structure.
 */
void ssc_set_transmitter(Ssc *p_ssc, clock_opt_t *p_tx_clk_opt,
		data_frame_opt_t *p_tx_data_frame)
{
  401310:	b4f0      	push	{r4, r5, r6, r7}
	if (p_tx_clk_opt == NULL) {
  401312:	2900      	cmp	r1, #0
  401314:	d02f      	beq.n	401376 <ssc_set_transmitter+0x66>
		p_ssc->SSC_TCMR = 0;
	} else {
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401316:	6984      	ldr	r4, [r0, #24]
  401318:	68cf      	ldr	r7, [r1, #12]
  40131a:	698e      	ldr	r6, [r1, #24]
  40131c:	e891 0028 	ldmia.w	r1, {r3, r5}
  401320:	432b      	orrs	r3, r5
  401322:	688d      	ldr	r5, [r1, #8]
  401324:	4323      	orrs	r3, r4
				p_tx_clk_opt->ul_cko | p_tx_clk_opt->ul_cki |
				p_tx_clk_opt->ul_ckg |
				p_tx_clk_opt->ul_start_sel |
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401326:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401328:	432b      	orrs	r3, r5
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
  40132a:	690d      	ldr	r5, [r1, #16]
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  40132c:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40132e:	433b      	orrs	r3, r7
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401330:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401334:	4333      	orrs	r3, r6
  401336:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  40133a:	430b      	orrs	r3, r1
  40133c:	6183      	str	r3, [r0, #24]
	}

	if (p_tx_data_frame == NULL) {
  40133e:	b1ea      	cbz	r2, 40137c <ssc_set_transmitter+0x6c>
		p_ssc->SSC_TFMR = 0;
	} else {
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401340:	6954      	ldr	r4, [r2, #20]
  401342:	6853      	ldr	r3, [r2, #4]
  401344:	6991      	ldr	r1, [r2, #24]
  401346:	4323      	orrs	r3, r4
  401348:	69c6      	ldr	r6, [r0, #28]
  40134a:	6814      	ldr	r4, [r2, #0]
  40134c:	430b      	orrs	r3, r1
				p_tx_data_frame->ul_msbf |
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  40134e:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401350:	f004 041f 	and.w	r4, r4, #31
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
				SSC_TFMR_FSLEN_EXT(p_tx_data_frame->ul_fslen_ext) |
  401354:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401356:	4333      	orrs	r3, r6
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401358:	68d2      	ldr	r2, [r2, #12]
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  40135a:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40135c:	4323      	orrs	r3, r4
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  40135e:	0412      	lsls	r2, r2, #16
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401360:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401364:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401368:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40136c:	430b      	orrs	r3, r1
  40136e:	4313      	orrs	r3, r2
				p_tx_data_frame->ul_fsos |
				p_tx_data_frame->ul_fsedge;
	}
}
  401370:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401372:	61c3      	str	r3, [r0, #28]
}
  401374:	4770      	bx	lr
		p_ssc->SSC_TCMR = 0;
  401376:	6181      	str	r1, [r0, #24]
	if (p_tx_data_frame == NULL) {
  401378:	2a00      	cmp	r2, #0
  40137a:	d1e1      	bne.n	401340 <ssc_set_transmitter+0x30>
		p_ssc->SSC_TFMR = 0;
  40137c:	61c2      	str	r2, [r0, #28]
}
  40137e:	bcf0      	pop	{r4, r5, r6, r7}
  401380:	4770      	bx	lr
  401382:	bf00      	nop

00401384 <ssc_disable_interrupt>:
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_disable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
	p_ssc->SSC_IDR = ul_sources;
  401384:	6481      	str	r1, [r0, #72]	; 0x48
  401386:	4770      	bx	lr

00401388 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401388:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t status = TWIHS_SUCCESS;

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  40138a:	f04f 33ff 	mov.w	r3, #4294967295
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  40138e:	2680      	movs	r6, #128	; 0x80
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401390:	2204      	movs	r2, #4
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401392:	2508      	movs	r5, #8
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401394:	2420      	movs	r4, #32
	p_twihs->TWIHS_IDR = ~0UL;
  401396:	6283      	str	r3, [r0, #40]	; 0x28
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401398:	4b2f      	ldr	r3, [pc, #188]	; (401458 <twihs_master_init+0xd0>)
	p_twihs->TWIHS_SR;
  40139a:	6a07      	ldr	r7, [r0, #32]
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  40139c:	6006      	str	r6, [r0, #0]
	p_twihs->TWIHS_RHR;
  40139e:	6b06      	ldr	r6, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013a0:	6005      	str	r5, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013a2:	6004      	str	r4, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013a4:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013a6:	684a      	ldr	r2, [r1, #4]
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013a8:	429a      	cmp	r2, r3
  4013aa:	d84d      	bhi.n	401448 <twihs_master_init+0xc0>
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013ac:	4c2b      	ldr	r4, [pc, #172]	; (40145c <twihs_master_init+0xd4>)
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013ae:	680b      	ldr	r3, [r1, #0]
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013b0:	42a2      	cmp	r2, r4
  4013b2:	d92e      	bls.n	401412 <twihs_master_init+0x8a>
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013b4:	4c2a      	ldr	r4, [pc, #168]	; (401460 <twihs_master_init+0xd8>)
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013b6:	492b      	ldr	r1, [pc, #172]	; (401464 <twihs_master_init+0xdc>)
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013b8:	4414      	add	r4, r2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ba:	fba1 2103 	umull	r2, r1, r1, r3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013be:	00a4      	lsls	r4, r4, #2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c0:	0b89      	lsrs	r1, r1, #14
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c2:	fbb3 f3f4 	udiv	r3, r3, r4
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c6:	3903      	subs	r1, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c8:	3b03      	subs	r3, #3
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013ca:	29ff      	cmp	r1, #255	; 0xff
  4013cc:	d940      	bls.n	401450 <twihs_master_init+0xc8>
  4013ce:	2200      	movs	r2, #0
  4013d0:	e000      	b.n	4013d4 <twihs_master_init+0x4c>
  4013d2:	b13c      	cbz	r4, 4013e4 <twihs_master_init+0x5c>
			ckdiv++;
  4013d4:	3201      	adds	r2, #1
			cldiv /= TWIHS_CLK_DIVIDER;
  4013d6:	0849      	lsrs	r1, r1, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013d8:	2a06      	cmp	r2, #6
  4013da:	bf8c      	ite	hi
  4013dc:	2400      	movhi	r4, #0
  4013de:	2401      	movls	r4, #1
  4013e0:	29ff      	cmp	r1, #255	; 0xff
  4013e2:	d8f6      	bhi.n	4013d2 <twihs_master_init+0x4a>
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013e4:	2bff      	cmp	r3, #255	; 0xff
  4013e6:	d907      	bls.n	4013f8 <twihs_master_init+0x70>
  4013e8:	b914      	cbnz	r4, 4013f0 <twihs_master_init+0x68>
  4013ea:	e005      	b.n	4013f8 <twihs_master_init+0x70>
  4013ec:	2a06      	cmp	r2, #6
  4013ee:	d803      	bhi.n	4013f8 <twihs_master_init+0x70>
			chdiv /= TWIHS_CLK_DIVIDER;
  4013f0:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  4013f2:	3201      	adds	r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013f4:	2bff      	cmp	r3, #255	; 0xff
  4013f6:	d8f9      	bhi.n	4013ec <twihs_master_init+0x64>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4013f8:	021b      	lsls	r3, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  4013fa:	2400      	movs	r4, #0
				TWIHS_CWGR_CKDIV(ckdiv);
  4013fc:	0412      	lsls	r2, r2, #16
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4013fe:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401400:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401404:	b2c9      	uxtb	r1, r1
  401406:	4313      	orrs	r3, r2
  401408:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  40140a:	6103      	str	r3, [r0, #16]
}
  40140c:	4620      	mov	r0, r4
  40140e:	bcf0      	pop	{r4, r5, r6, r7}
  401410:	4770      	bx	lr
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401412:	0052      	lsls	r2, r2, #1
  401414:	fbb3 f3f2 	udiv	r3, r3, r2
  401418:	3b03      	subs	r3, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40141a:	2200      	movs	r2, #0
  40141c:	2bff      	cmp	r3, #255	; 0xff
  40141e:	d802      	bhi.n	401426 <twihs_master_init+0x9e>
  401420:	e008      	b.n	401434 <twihs_master_init+0xac>
  401422:	2a06      	cmp	r2, #6
  401424:	d803      	bhi.n	40142e <twihs_master_init+0xa6>
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401426:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  401428:	3201      	adds	r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40142a:	2bff      	cmp	r3, #255	; 0xff
  40142c:	d8f9      	bhi.n	401422 <twihs_master_init+0x9a>
  40142e:	0412      	lsls	r2, r2, #16
  401430:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401434:	0219      	lsls	r1, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  401436:	2400      	movs	r4, #0
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401438:	b2db      	uxtb	r3, r3
  40143a:	b289      	uxth	r1, r1
  40143c:	4313      	orrs	r3, r2
  40143e:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  401440:	6103      	str	r3, [r0, #16]
}
  401442:	4620      	mov	r0, r4
  401444:	bcf0      	pop	{r4, r5, r6, r7}
  401446:	4770      	bx	lr
		status = TWIHS_INVALID_ARGUMENT;
  401448:	2401      	movs	r4, #1
}
  40144a:	4620      	mov	r0, r4
  40144c:	bcf0      	pop	{r4, r5, r6, r7}
  40144e:	4770      	bx	lr
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401450:	2401      	movs	r4, #1
	uint32_t ckdiv = 0;
  401452:	2200      	movs	r2, #0
  401454:	e7c6      	b.n	4013e4 <twihs_master_init+0x5c>
  401456:	bf00      	nop
  401458:	00061a80 	.word	0x00061a80
  40145c:	0005dc00 	.word	0x0005dc00
  401460:	3ffd1200 	.word	0x3ffd1200
  401464:	057619f1 	.word	0x057619f1

00401468 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401468:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  40146a:	2a00      	cmp	r2, #0
  40146c:	d053      	beq.n	401516 <twihs_master_read+0xae>
{
  40146e:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  401470:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  401472:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401474:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401476:	684b      	ldr	r3, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401478:	7c0d      	ldrb	r5, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40147a:	021b      	lsls	r3, r3, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  40147c:	042d      	lsls	r5, r5, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40147e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401482:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401486:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40148a:	432b      	orrs	r3, r5
  40148c:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  40148e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401490:	684b      	ldr	r3, [r1, #4]
	if (len == 0)
  401492:	b99b      	cbnz	r3, 4014bc <twihs_master_read+0x54>
		return 0;
  401494:	461d      	mov	r5, r3
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401496:	2301      	movs	r3, #1
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401498:	60c5      	str	r5, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  40149a:	6003      	str	r3, [r0, #0]
		status = p_twihs->TWIHS_SR;
  40149c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40149e:	05d9      	lsls	r1, r3, #23
  4014a0:	d41f      	bmi.n	4014e2 <twihs_master_read+0x7a>
  4014a2:	2a01      	cmp	r2, #1
  4014a4:	d020      	beq.n	4014e8 <twihs_master_read+0x80>
  4014a6:	f247 5130 	movw	r1, #30000	; 0x7530
		if (!(status & TWIHS_SR_RXRDY)) {
  4014aa:	079e      	lsls	r6, r3, #30
  4014ac:	d412      	bmi.n	4014d4 <twihs_master_read+0x6c>
		status = p_twihs->TWIHS_SR;
  4014ae:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014b0:	05dd      	lsls	r5, r3, #23
  4014b2:	d416      	bmi.n	4014e2 <twihs_master_read+0x7a>
		if (!timeout--) {
  4014b4:	3901      	subs	r1, #1
  4014b6:	d1f8      	bne.n	4014aa <twihs_master_read+0x42>
			return TWIHS_ERROR_TIMEOUT;
  4014b8:	2009      	movs	r0, #9
  4014ba:	e02a      	b.n	401512 <twihs_master_read+0xaa>
	if (len > 1) {
  4014bc:	2b01      	cmp	r3, #1
	val = addr[0];
  4014be:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4014c0:	dde9      	ble.n	401496 <twihs_master_read+0x2e>
		val |= addr[1];
  4014c2:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  4014c4:	2b02      	cmp	r3, #2
		val |= addr[1];
  4014c6:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  4014ca:	d0e4      	beq.n	401496 <twihs_master_read+0x2e>
		val |= addr[2];
  4014cc:	788b      	ldrb	r3, [r1, #2]
  4014ce:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  4014d2:	e7e0      	b.n	401496 <twihs_master_read+0x2e>
		*buffer++ = p_twihs->TWIHS_RHR;
  4014d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
		cnt--;
  4014d6:	3a01      	subs	r2, #1
		*buffer++ = p_twihs->TWIHS_RHR;
  4014d8:	f804 3b01 	strb.w	r3, [r4], #1
		status = p_twihs->TWIHS_SR;
  4014dc:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014de:	05d9      	lsls	r1, r3, #23
  4014e0:	d5df      	bpl.n	4014a2 <twihs_master_read+0x3a>
			return TWIHS_RECEIVE_NACK;
  4014e2:	2005      	movs	r0, #5
}
  4014e4:	bc70      	pop	{r4, r5, r6}
  4014e6:	4770      	bx	lr
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4014e8:	2102      	movs	r1, #2
		if (!(status & TWIHS_SR_RXRDY)) {
  4014ea:	079d      	lsls	r5, r3, #30
		if (status & TWIHS_SR_NACK) {
  4014ec:	f247 5230 	movw	r2, #30000	; 0x7530
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4014f0:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4014f2:	d407      	bmi.n	401504 <twihs_master_read+0x9c>
		status = p_twihs->TWIHS_SR;
  4014f4:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014f6:	05de      	lsls	r6, r3, #23
  4014f8:	d4f3      	bmi.n	4014e2 <twihs_master_read+0x7a>
		if (!timeout--) {
  4014fa:	3a01      	subs	r2, #1
  4014fc:	d0dc      	beq.n	4014b8 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  4014fe:	079d      	lsls	r5, r3, #30
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401500:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401502:	d5f7      	bpl.n	4014f4 <twihs_master_read+0x8c>
		*buffer++ = p_twihs->TWIHS_RHR;
  401504:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401506:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401508:	6a03      	ldr	r3, [r0, #32]
  40150a:	07db      	lsls	r3, r3, #31
  40150c:	d5fc      	bpl.n	401508 <twihs_master_read+0xa0>
	p_twihs->TWIHS_SR;
  40150e:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401510:	2000      	movs	r0, #0
}
  401512:	bc70      	pop	{r4, r5, r6}
  401514:	4770      	bx	lr
		return TWIHS_INVALID_ARGUMENT;
  401516:	2001      	movs	r0, #1
  401518:	4770      	bx	lr
  40151a:	bf00      	nop

0040151c <twihs_master_write>:
{
  40151c:	4603      	mov	r3, r0
	uint32_t status, cnt = p_packet->length;
  40151e:	68c8      	ldr	r0, [r1, #12]
	if (cnt == 0) {
  401520:	2800      	cmp	r0, #0
  401522:	d034      	beq.n	40158e <twihs_master_write+0x72>
{
  401524:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  401526:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  401528:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40152a:	605e      	str	r6, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40152c:	7c0a      	ldrb	r2, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40152e:	684d      	ldr	r5, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401530:	0412      	lsls	r2, r2, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401532:	022d      	lsls	r5, r5, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401534:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401538:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40153c:	432a      	orrs	r2, r5
  40153e:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_IADR = 0;
  401540:	60de      	str	r6, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401542:	684a      	ldr	r2, [r1, #4]
	if (len == 0)
  401544:	b98a      	cbnz	r2, 40156a <twihs_master_write+0x4e>
		return 0;
  401546:	4615      	mov	r5, r2
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401548:	60dd      	str	r5, [r3, #12]
		status = p_twihs->TWIHS_SR;
  40154a:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  40154c:	05d6      	lsls	r6, r2, #23
  40154e:	d409      	bmi.n	401564 <twihs_master_write+0x48>
		if (!(status & TWIHS_SR_TXRDY)) {
  401550:	0755      	lsls	r5, r2, #29
  401552:	d5fa      	bpl.n	40154a <twihs_master_write+0x2e>
		p_twihs->TWIHS_THR = *buffer++;
  401554:	f814 2b01 	ldrb.w	r2, [r4], #1
	while (cnt > 0) {
  401558:	3801      	subs	r0, #1
		p_twihs->TWIHS_THR = *buffer++;
  40155a:	635a      	str	r2, [r3, #52]	; 0x34
	while (cnt > 0) {
  40155c:	d013      	beq.n	401586 <twihs_master_write+0x6a>
		status = p_twihs->TWIHS_SR;
  40155e:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401560:	05d6      	lsls	r6, r2, #23
  401562:	d5f5      	bpl.n	401550 <twihs_master_write+0x34>
			return TWIHS_RECEIVE_NACK;
  401564:	2005      	movs	r0, #5
}
  401566:	bc70      	pop	{r4, r5, r6}
  401568:	4770      	bx	lr
	if (len > 1) {
  40156a:	2a01      	cmp	r2, #1
	val = addr[0];
  40156c:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  40156e:	ddeb      	ble.n	401548 <twihs_master_write+0x2c>
		val |= addr[1];
  401570:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  401572:	2a02      	cmp	r2, #2
		val |= addr[1];
  401574:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  401578:	d0e6      	beq.n	401548 <twihs_master_write+0x2c>
		val |= addr[2];
  40157a:	788a      	ldrb	r2, [r1, #2]
  40157c:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
  401580:	e7e2      	b.n	401548 <twihs_master_write+0x2c>
		if (status & TWIHS_SR_TXRDY) {
  401582:	0751      	lsls	r1, r2, #29
  401584:	d405      	bmi.n	401592 <twihs_master_write+0x76>
		status = p_twihs->TWIHS_SR;
  401586:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401588:	05d4      	lsls	r4, r2, #23
  40158a:	d4eb      	bmi.n	401564 <twihs_master_write+0x48>
  40158c:	e7f9      	b.n	401582 <twihs_master_write+0x66>
		return TWIHS_INVALID_ARGUMENT;
  40158e:	2001      	movs	r0, #1
  401590:	4770      	bx	lr
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401592:	2202      	movs	r2, #2
  401594:	601a      	str	r2, [r3, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401596:	6a1a      	ldr	r2, [r3, #32]
  401598:	07d2      	lsls	r2, r2, #31
  40159a:	d5fc      	bpl.n	401596 <twihs_master_write+0x7a>
}
  40159c:	bc70      	pop	{r4, r5, r6}
  40159e:	4770      	bx	lr

004015a0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4015a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015a2:	4603      	mov	r3, r0
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015a4:	4c24      	ldr	r4, [pc, #144]	; (401638 <usart_init_rs232+0x98>)
	p_usart->US_MR = 0;
  4015a6:	2000      	movs	r0, #0
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015a8:	f04f 0e88 	mov.w	lr, #136	; 0x88
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015ac:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015b0:	2724      	movs	r7, #36	; 0x24
	p_usart->US_CR = US_CR_RSTSTA;
  4015b2:	f44f 7680 	mov.w	r6, #256	; 0x100
	p_usart->US_CR = US_CR_RTSDIS;
  4015b6:	f44f 2500 	mov.w	r5, #524288	; 0x80000
	ul_reg_val = 0;
  4015ba:	4c20      	ldr	r4, [pc, #128]	; (40163c <usart_init_rs232+0x9c>)
	p_usart->US_MR = 0;
  4015bc:	6058      	str	r0, [r3, #4]
	ul_reg_val = 0;
  4015be:	6020      	str	r0, [r4, #0]
	p_usart->US_RTOR = 0;
  4015c0:	6258      	str	r0, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4015c2:	6298      	str	r0, [r3, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015c4:	f8c3 e000 	str.w	lr, [r3]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015c8:	601f      	str	r7, [r3, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4015ca:	601e      	str	r6, [r3, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4015cc:	601d      	str	r5, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4015ce:	b361      	cbz	r1, 40162a <usart_init_rs232+0x8a>
  4015d0:	6808      	ldr	r0, [r1, #0]
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4015d2:	0105      	lsls	r5, r0, #4
  4015d4:	42aa      	cmp	r2, r5
  4015d6:	d31c      	bcc.n	401612 <usart_init_rs232+0x72>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015d8:	0868      	lsrs	r0, r5, #1
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015da:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015de:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
  4015e2:	fbb2 f2f5 	udiv	r2, r2, r5
	cd = cd_fp >> 3;
  4015e6:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015e8:	1e68      	subs	r0, r5, #1
  4015ea:	42b0      	cmp	r0, r6
  4015ec:	d81d      	bhi.n	40162a <usart_init_rs232+0x8a>
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4015ee:	0412      	lsls	r2, r2, #16
	p_usart->US_MR |= ul_reg_val;
  4015f0:	2000      	movs	r0, #0
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4015f2:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4015f6:	432a      	orrs	r2, r5
  4015f8:	621a      	str	r2, [r3, #32]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4015fa:	684d      	ldr	r5, [r1, #4]
  4015fc:	688a      	ldr	r2, [r1, #8]
  4015fe:	690f      	ldr	r7, [r1, #16]
  401600:	432a      	orrs	r2, r5
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401602:	68ce      	ldr	r6, [r1, #12]
	p_usart->US_MR |= ul_reg_val;
  401604:	6859      	ldr	r1, [r3, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401606:	433a      	orrs	r2, r7
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401608:	4332      	orrs	r2, r6
	p_usart->US_MR |= ul_reg_val;
  40160a:	4311      	orrs	r1, r2
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40160c:	6022      	str	r2, [r4, #0]
	p_usart->US_MR |= ul_reg_val;
  40160e:	6059      	str	r1, [r3, #4]
  401610:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401612:	00c0      	lsls	r0, r0, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401614:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401618:	00d2      	lsls	r2, r2, #3
  40161a:	eb02 0250 	add.w	r2, r2, r0, lsr #1
  40161e:	fbb2 f2f0 	udiv	r2, r2, r0
	cd = cd_fp >> 3;
  401622:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401624:	1e68      	subs	r0, r5, #1
  401626:	42b0      	cmp	r0, r6
  401628:	d901      	bls.n	40162e <usart_init_rs232+0x8e>
		return 1;
  40162a:	2001      	movs	r0, #1
  40162c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		p_usart->US_MR |= US_MR_OVER;
  40162e:	6858      	ldr	r0, [r3, #4]
  401630:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
  401634:	6058      	str	r0, [r3, #4]
  401636:	e7da      	b.n	4015ee <usart_init_rs232+0x4e>
  401638:	55534100 	.word	0x55534100
  40163c:	2041c09c 	.word	0x2041c09c

00401640 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401640:	2340      	movs	r3, #64	; 0x40
  401642:	6003      	str	r3, [r0, #0]
  401644:	4770      	bx	lr
  401646:	bf00      	nop

00401648 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401648:	2310      	movs	r3, #16
  40164a:	6003      	str	r3, [r0, #0]
  40164c:	4770      	bx	lr
  40164e:	bf00      	nop

00401650 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  401650:	6081      	str	r1, [r0, #8]
  401652:	4770      	bx	lr

00401654 <usart_get_status>:
	return p_usart->US_CSR;
  401654:	6940      	ldr	r0, [r0, #20]
}
  401656:	4770      	bx	lr

00401658 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401658:	6943      	ldr	r3, [r0, #20]
  40165a:	07db      	lsls	r3, r3, #31
  40165c:	d505      	bpl.n	40166a <usart_read+0x12>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40165e:	6983      	ldr	r3, [r0, #24]
	return 0;
  401660:	2000      	movs	r0, #0
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401662:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401666:	600b      	str	r3, [r1, #0]
	return 0;
  401668:	4770      	bx	lr
		return 1;
  40166a:	2001      	movs	r0, #1
}
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop

00401670 <xdmac_configure_transfer>:
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401670:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  401674:	6853      	ldr	r3, [r2, #4]
  401676:	6dc8      	ldr	r0, [r1, #92]	; 0x5c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  401678:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  40167a:	6893      	ldr	r3, [r2, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  40167c:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  40167e:	6813      	ldr	r3, [r2, #0]
  401680:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401684:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  401686:	6913      	ldr	r3, [r2, #16]
  401688:	f3c3 030b 	ubfx	r3, r3, #0, #12
  40168c:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  40168e:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  401690:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  401692:	6993      	ldr	r3, [r2, #24]
  401694:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401698:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  40169c:	69d3      	ldr	r3, [r2, #28]
  40169e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4016a6:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4016a8:	678b      	str	r3, [r1, #120]	; 0x78
  4016aa:	4770      	bx	lr

004016ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016ac:	b570      	push	{r4, r5, r6, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016ae:	4810      	ldr	r0, [pc, #64]	; (4016f0 <sysclk_init+0x44>)
  4016b0:	4d10      	ldr	r5, [pc, #64]	; (4016f4 <sysclk_init+0x48>)
  4016b2:	47a8      	blx	r5
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016b4:	2020      	movs	r0, #32
  4016b6:	4b10      	ldr	r3, [pc, #64]	; (4016f8 <sysclk_init+0x4c>)
  4016b8:	4c10      	ldr	r4, [pc, #64]	; (4016fc <sysclk_init+0x50>)
  4016ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4016bc:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4016be:	2800      	cmp	r0, #0
  4016c0:	d0fc      	beq.n	4016bc <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4016c2:	4b0f      	ldr	r3, [pc, #60]	; (401700 <sysclk_init+0x54>)
  4016c4:	4798      	blx	r3
  4016c6:	4c0f      	ldr	r4, [pc, #60]	; (401704 <sysclk_init+0x58>)
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016c8:	4b0f      	ldr	r3, [pc, #60]	; (401708 <sysclk_init+0x5c>)
  4016ca:	4a10      	ldr	r2, [pc, #64]	; (40170c <sysclk_init+0x60>)
  4016cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4016ce:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4016d0:	2800      	cmp	r0, #0
  4016d2:	d0fc      	beq.n	4016ce <sysclk_init+0x22>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4016d4:	2002      	movs	r0, #2
  4016d6:	4b0e      	ldr	r3, [pc, #56]	; (401710 <sysclk_init+0x64>)
  4016d8:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4016da:	4b0e      	ldr	r3, [pc, #56]	; (401714 <sysclk_init+0x68>)
  4016dc:	2000      	movs	r0, #0
  4016de:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4016e0:	4b0d      	ldr	r3, [pc, #52]	; (401718 <sysclk_init+0x6c>)
  4016e2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4016e4:	462b      	mov	r3, r5
  4016e6:	4802      	ldr	r0, [pc, #8]	; (4016f0 <sysclk_init+0x44>)

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4016e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	system_init_flash(sysclk_get_cpu_hz());
  4016ec:	4718      	bx	r3
  4016ee:	bf00      	nop
  4016f0:	11e1a300 	.word	0x11e1a300
  4016f4:	00402461 	.word	0x00402461
  4016f8:	00402179 	.word	0x00402179
  4016fc:	004021c5 	.word	0x004021c5
  401700:	004021d5 	.word	0x004021d5
  401704:	004021e5 	.word	0x004021e5
  401708:	400e0600 	.word	0x400e0600
  40170c:	20183f01 	.word	0x20183f01
  401710:	004020f5 	.word	0x004020f5
  401714:	00402125 	.word	0x00402125
  401718:	00402379 	.word	0x00402379

0040171c <board_init>:

void board_init(void)
{
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40171c:	4ba4      	ldr	r3, [pc, #656]	; (4019b0 <board_init+0x294>)
  40171e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
{
  401722:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	WDT->WDT_MR = WDT_MR_WDDIS;
  401726:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401728:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  40172c:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 401a24 <board_init+0x308>
	dw_region_attr =
  401730:	4fa0      	ldr	r7, [pc, #640]	; (4019b4 <board_init+0x298>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401732:	4ea1      	ldr	r6, [pc, #644]	; (4019b8 <board_init+0x29c>)
  401734:	4640      	mov	r0, r8
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401736:	4da1      	ldr	r5, [pc, #644]	; (4019bc <board_init+0x2a0>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401738:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40173a:	ea40 0107 	orr.w	r1, r0, r7
  40173e:	2011      	movs	r0, #17
  401740:	47a8      	blx	r5
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  401742:	489f      	ldr	r0, [pc, #636]	; (4019c0 <board_init+0x2a4>)
  401744:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401746:	499f      	ldr	r1, [pc, #636]	; (4019c4 <board_init+0x2a8>)
	dw_region_attr =
  401748:	4c9f      	ldr	r4, [pc, #636]	; (4019c8 <board_init+0x2ac>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40174a:	4301      	orrs	r1, r0
  40174c:	489f      	ldr	r0, [pc, #636]	; (4019cc <board_init+0x2b0>)
  40174e:	47a8      	blx	r5
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  401750:	4640      	mov	r0, r8
  401752:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401754:	ea40 0107 	orr.w	r1, r0, r7
  401758:	489d      	ldr	r0, [pc, #628]	; (4019d0 <board_init+0x2b4>)
  40175a:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  40175c:	489d      	ldr	r0, [pc, #628]	; (4019d4 <board_init+0x2b8>)
  40175e:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401760:	ea40 0104 	orr.w	r1, r0, r4
  401764:	489c      	ldr	r0, [pc, #624]	; (4019d8 <board_init+0x2bc>)
  401766:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  401768:	489c      	ldr	r0, [pc, #624]	; (4019dc <board_init+0x2c0>)
  40176a:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40176c:	ea40 0104 	orr.w	r1, r0, r4
  401770:	489b      	ldr	r0, [pc, #620]	; (4019e0 <board_init+0x2c4>)
  401772:	47a8      	blx	r5
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  401774:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  401778:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40177a:	499a      	ldr	r1, [pc, #616]	; (4019e4 <board_init+0x2c8>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  40177c:	4c9a      	ldr	r4, [pc, #616]	; (4019e8 <board_init+0x2cc>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40177e:	4301      	orrs	r1, r0
  401780:	489a      	ldr	r0, [pc, #616]	; (4019ec <board_init+0x2d0>)
  401782:	47a8      	blx	r5
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  401784:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  401788:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40178a:	4999      	ldr	r1, [pc, #612]	; (4019f0 <board_init+0x2d4>)
  40178c:	4301      	orrs	r1, r0
  40178e:	4899      	ldr	r0, [pc, #612]	; (4019f4 <board_init+0x2d8>)
  401790:	47a8      	blx	r5
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  401792:	6a63      	ldr	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  401794:	2005      	movs	r0, #5
  401796:	4a98      	ldr	r2, [pc, #608]	; (4019f8 <board_init+0x2dc>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  401798:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  40179c:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  40179e:	4790      	blx	r2
  __ASM volatile ("dsb");
  4017a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017a4:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  4017a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017ac:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4017b0:	f04f 0900 	mov.w	r9, #0
  4017b4:	f8c4 9250 	str.w	r9, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4017b8:	6963      	ldr	r3, [r4, #20]
  4017ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4017be:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  4017c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017c4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017c8:	4b8c      	ldr	r3, [pc, #560]	; (4019fc <board_init+0x2e0>)
  4017ca:	498d      	ldr	r1, [pc, #564]	; (401a00 <board_init+0x2e4>)
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017cc:	4a8d      	ldr	r2, [pc, #564]	; (401a04 <board_init+0x2e8>)
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017ce:	6059      	str	r1, [r3, #4]
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017d0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4017d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d6:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4017da:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  4017de:	f023 0301 	bic.w	r3, r3, #1
  4017e2:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4017e6:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
  4017ea:	f023 0301 	bic.w	r3, r3, #1
  4017ee:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  __ASM volatile ("dsb");
  4017f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017f6:	f3bf 8f6f 	isb	sy
  4017fa:	4c83      	ldr	r4, [pc, #524]	; (401a08 <board_init+0x2ec>)
  4017fc:	200a      	movs	r0, #10
  4017fe:	47a0      	blx	r4
  401800:	200b      	movs	r0, #11
  401802:	47a0      	blx	r4
  401804:	200c      	movs	r0, #12
  401806:	47a0      	blx	r4
  401808:	2010      	movs	r0, #16
  40180a:	47a0      	blx	r4
  40180c:	2011      	movs	r0, #17
  40180e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401810:	f44f 7500 	mov.w	r5, #512	; 0x200
  401814:	4c7d      	ldr	r4, [pc, #500]	; (401a0c <board_init+0x2f0>)
  401816:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  40181a:	4f7d      	ldr	r7, [pc, #500]	; (401a10 <board_init+0x2f4>)
		base->PIO_PUDR = mask;
  40181c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401820:	6123      	str	r3, [r4, #16]
		base->PIO_PUDR = mask;
  401822:	2610      	movs	r6, #16
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401824:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_PUDR = mask;
  401828:	f04f 0e08 	mov.w	lr, #8
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40182c:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  40182e:	4638      	mov	r0, r7
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401830:	613d      	str	r5, [r7, #16]
  401832:	464b      	mov	r3, r9
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401834:	f8c7 50a0 	str.w	r5, [r7, #160]	; 0xa0
  401838:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40183c:	633d      	str	r5, [r7, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40183e:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401840:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  401844:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401846:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40184a:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  40184c:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  40184e:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401852:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401856:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 401a28 <board_init+0x30c>
  40185a:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  40185e:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401862:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401866:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  40186a:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40186e:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401872:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401876:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  40187a:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40187c:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401880:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401882:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401884:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401888:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  40188c:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  401890:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401894:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401898:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  40189c:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018a0:	6061      	str	r1, [r4, #4]
  4018a2:	f8d8 1114 	ldr.w	r1, [r8, #276]	; 0x114
  4018a6:	ea41 0c06 	orr.w	ip, r1, r6
		base->PIO_PUDR = mask;
  4018aa:	495a      	ldr	r1, [pc, #360]	; (401a14 <board_init+0x2f8>)
  4018ac:	f8c8 c114 	str.w	ip, [r8, #276]	; 0x114
  4018b0:	660e      	str	r6, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018b2:	f8c1 6090 	str.w	r6, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018b6:	654e      	str	r6, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018b8:	624e      	str	r6, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018ba:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4018be:	f8d1 c070 	ldr.w	ip, [r1, #112]	; 0x70
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4018c2:	f8df 8168 	ldr.w	r8, [pc, #360]	; 401a2c <board_init+0x310>
  4018c6:	ea4c 0c06 	orr.w	ip, ip, r6
  4018ca:	f8c1 c070 	str.w	ip, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4018ce:	f8d1 c074 	ldr.w	ip, [r1, #116]	; 0x74
  4018d2:	ea4c 0c06 	orr.w	ip, ip, r6
  4018d6:	f8c1 c074 	str.w	ip, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018da:	604e      	str	r6, [r1, #4]
  4018dc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
		base->PIO_PUDR = mask;
  4018e0:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018e4:	f8c4 e090 	str.w	lr, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018e8:	f8c4 e054 	str.w	lr, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018ec:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018f0:	f8c4 e080 	str.w	lr, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018f4:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  4018f8:	f02c 0c08 	bic.w	ip, ip, #8
  4018fc:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401900:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401904:	f02c 0c08 	bic.w	ip, ip, #8
  401908:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40190c:	f8c4 e004 	str.w	lr, [r4, #4]
		base->PIO_PUDR = mask;
  401910:	6626      	str	r6, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401912:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401916:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401918:	6266      	str	r6, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40191a:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40191e:	f8d4 e070 	ldr.w	lr, [r4, #112]	; 0x70
  401922:	f02e 0e10 	bic.w	lr, lr, #16
  401926:	f8c4 e070 	str.w	lr, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40192a:	f8d4 e074 	ldr.w	lr, [r4, #116]	; 0x74
  40192e:	f02e 0e10 	bic.w	lr, lr, #16
  401932:	f8c4 e074 	str.w	lr, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401936:	6066      	str	r6, [r4, #4]
  401938:	47c0      	blx	r8
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  40193a:	464b      	mov	r3, r9
  40193c:	4638      	mov	r0, r7
  40193e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401942:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401946:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  401948:	4638      	mov	r0, r7
  40194a:	2301      	movs	r3, #1
  40194c:	22ff      	movs	r2, #255	; 0xff
  40194e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401952:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  401954:	2301      	movs	r3, #1
  401956:	223f      	movs	r2, #63	; 0x3f
  401958:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40195c:	482e      	ldr	r0, [pc, #184]	; (401a18 <board_init+0x2fc>)
  40195e:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  401960:	4620      	mov	r0, r4
  401962:	2301      	movs	r3, #1
  401964:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  401968:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40196c:	47c0      	blx	r8
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  40196e:	4638      	mov	r0, r7
  401970:	2301      	movs	r3, #1
  401972:	f44f 7280 	mov.w	r2, #256	; 0x100
  401976:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40197a:	47c0      	blx	r8
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  40197c:	4638      	mov	r0, r7
  40197e:	2301      	movs	r3, #1
  401980:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401984:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401988:	47c0      	blx	r8
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  40198a:	2301      	movs	r3, #1
  40198c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401990:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401994:	4821      	ldr	r0, [pc, #132]	; (401a1c <board_init+0x300>)
  401996:	47c0      	blx	r8
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  401998:	464b      	mov	r3, r9
  40199a:	462a      	mov	r2, r5
  40199c:	4638      	mov	r0, r7
  40199e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019a2:	47c0      	blx	r8
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019a4:	4629      	mov	r1, r5
  4019a6:	4638      	mov	r0, r7
  4019a8:	4b1d      	ldr	r3, [pc, #116]	; (401a20 <board_init+0x304>)
	pio_configure_pin(ISI_PCK_PIO, ISI_PCK_FLAGS);
	pio_configure_pin(ISI_PCK0_PIO, ISI_PCK0_FLAGS);
	pio_configure_pin(OV_PWD_GPIO, OV_PWD_FLAGS);
	pio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
#endif
}
  4019aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019ae:	4718      	bx	r3
  4019b0:	400e1850 	.word	0x400e1850
  4019b4:	01000001 	.word	0x01000001
  4019b8:	00401a49 	.word	0x00401a49
  4019bc:	00401a3d 	.word	0x00401a3d
  4019c0:	001fffff 	.word	0x001fffff
  4019c4:	06230001 	.word	0x06230001
  4019c8:	03230001 	.word	0x03230001
  4019cc:	00400012 	.word	0x00400012
  4019d0:	20000013 	.word	0x20000013
  4019d4:	0003ffff 	.word	0x0003ffff
  4019d8:	20400014 	.word	0x20400014
  4019dc:	0001ffff 	.word	0x0001ffff
  4019e0:	20440015 	.word	0x20440015
  4019e4:	13010001 	.word	0x13010001
  4019e8:	e000ed00 	.word	0xe000ed00
  4019ec:	40000016 	.word	0x40000016
  4019f0:	03000001 	.word	0x03000001
  4019f4:	60000017 	.word	0x60000017
  4019f8:	00401a31 	.word	0x00401a31
  4019fc:	400e0c00 	.word	0x400e0c00
  401a00:	5a00080c 	.word	0x5a00080c
  401a04:	5a00070c 	.word	0x5a00070c
  401a08:	004021f5 	.word	0x004021f5
  401a0c:	400e0e00 	.word	0x400e0e00
  401a10:	400e1200 	.word	0x400e1200
  401a14:	400e1000 	.word	0x400e1000
  401a18:	400e1600 	.word	0x400e1600
  401a1c:	400e1400 	.word	0x400e1400
  401a20:	00401a6d 	.word	0x00401a6d
  401a24:	003fffff 	.word	0x003fffff
  401a28:	40088000 	.word	0x40088000
  401a2c:	00401a71 	.word	0x00401a71

00401a30 <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  401a30:	4b01      	ldr	r3, [pc, #4]	; (401a38 <mpu_enable+0x8>)
  401a32:	6058      	str	r0, [r3, #4]
  401a34:	4770      	bx	lr
  401a36:	bf00      	nop
  401a38:	e000ed90 	.word	0xe000ed90

00401a3c <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  401a3c:	4b01      	ldr	r3, [pc, #4]	; (401a44 <mpu_set_region+0x8>)
  401a3e:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  401a40:	6119      	str	r1, [r3, #16]
  401a42:	4770      	bx	lr
  401a44:	e000ed90 	.word	0xe000ed90

00401a48 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a48:	2820      	cmp	r0, #32
  401a4a:	d90d      	bls.n	401a68 <mpu_cal_mpu_region_size+0x20>
  401a4c:	2240      	movs	r2, #64	; 0x40
  401a4e:	2305      	movs	r3, #5
  401a50:	e002      	b.n	401a58 <mpu_cal_mpu_region_size+0x10>
			break;
		} else {
			dwReturnValue++;
  401a52:	3301      	adds	r3, #1
	while( dwReturnValue < 31 ) {
  401a54:	2b1f      	cmp	r3, #31
  401a56:	d005      	beq.n	401a64 <mpu_cal_mpu_region_size+0x1c>
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a58:	4290      	cmp	r0, r2
		}
		dwRegionSize <<= 1;
  401a5a:	ea4f 0242 	mov.w	r2, r2, lsl #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a5e:	d8f8      	bhi.n	401a52 <mpu_cal_mpu_region_size+0xa>
  401a60:	0058      	lsls	r0, r3, #1
  401a62:	4770      	bx	lr
  401a64:	203e      	movs	r0, #62	; 0x3e
  401a66:	4770      	bx	lr
  401a68:	2008      	movs	r0, #8
	}

	return ( dwReturnValue << 1 );
}
  401a6a:	4770      	bx	lr

00401a6c <pio_set>:
  401a6c:	6301      	str	r1, [r0, #48]	; 0x30
  401a6e:	4770      	bx	lr

00401a70 <pio_configure>:
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
	/* Configure pins */
	switch (ul_type) {
  401a70:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
{
  401a74:	b430      	push	{r4, r5}
	switch (ul_type) {
  401a76:	d03b      	beq.n	401af0 <pio_configure+0x80>
  401a78:	d931      	bls.n	401ade <pio_configure+0x6e>
  401a7a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a7e:	d01b      	beq.n	401ab8 <pio_configure+0x48>
  401a80:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a84:	d018      	beq.n	401ab8 <pio_configure+0x48>
  401a86:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401a8a:	d003      	beq.n	401a94 <pio_configure+0x24>
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;

	default:
		return 0;
  401a8c:	2300      	movs	r3, #0
	}

	return 1;
}
  401a8e:	bc30      	pop	{r4, r5}
  401a90:	4618      	mov	r0, r3
  401a92:	4770      	bx	lr
	if (ul_pull_up_enable) {
  401a94:	07dd      	lsls	r5, r3, #31
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401a96:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401a98:	d448      	bmi.n	401b2c <pio_configure+0xbc>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401a9a:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUDR = ul_mask;
  401a9e:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401aa0:	d048      	beq.n	401b34 <pio_configure+0xc4>
	if (ul_attribute & PIO_DEGLITCH) {
  401aa2:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFER = ul_mask;
  401aa4:	6202      	str	r2, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401aa6:	d548      	bpl.n	401b3a <pio_configure+0xca>
		p_pio->PIO_IFSCDR = ul_mask;
  401aa8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	return 1;
  401aac:	2301      	movs	r3, #1
	p_pio->PIO_ODR = ul_mask;
  401aae:	6142      	str	r2, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401ab0:	6002      	str	r2, [r0, #0]
}
  401ab2:	4618      	mov	r0, r3
  401ab4:	bc30      	pop	{r4, r5}
  401ab6:	4770      	bx	lr
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401ab8:	f003 0404 	and.w	r4, r3, #4
	if (ul_pull_up_enable) {
  401abc:	07db      	lsls	r3, r3, #31
	p_pio->PIO_IDR = ul_mask;
  401abe:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ac0:	d52f      	bpl.n	401b22 <pio_configure+0xb2>
		p_pio->PIO_PUER = ul_mask;
  401ac2:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_multidrive_enable) {
  401ac4:	2c00      	cmp	r4, #0
  401ac6:	d02f      	beq.n	401b28 <pio_configure+0xb8>
		p_pio->PIO_MDER = ul_mask;
  401ac8:	6502      	str	r2, [r0, #80]	; 0x50
	if (ul_default_level) {
  401aca:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ace:	d04e      	beq.n	401b6e <pio_configure+0xfe>
		p_pio->PIO_CODR = ul_mask;
  401ad0:	6342      	str	r2, [r0, #52]	; 0x34
	return 1;
  401ad2:	2301      	movs	r3, #1
	p_pio->PIO_OER = ul_mask;
  401ad4:	6102      	str	r2, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401ad6:	6002      	str	r2, [r0, #0]
}
  401ad8:	4618      	mov	r0, r3
  401ada:	bc30      	pop	{r4, r5}
  401adc:	4770      	bx	lr
	switch (ul_type) {
  401ade:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401ae2:	d005      	beq.n	401af0 <pio_configure+0x80>
  401ae4:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401ae8:	d002      	beq.n	401af0 <pio_configure+0x80>
  401aea:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401aee:	d1cd      	bne.n	401a8c <pio_configure+0x1c>
	switch (ul_type) {
  401af0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
	p_pio->PIO_IDR = ul_mask;
  401af4:	6442      	str	r2, [r0, #68]	; 0x44
	switch (ul_type) {
  401af6:	d03c      	beq.n	401b72 <pio_configure+0x102>
  401af8:	d924      	bls.n	401b44 <pio_configure+0xd4>
  401afa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401afe:	d042      	beq.n	401b86 <pio_configure+0x116>
  401b00:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401b04:	d105      	bne.n	401b12 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b06:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b08:	4311      	orrs	r1, r2
  401b0a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b0c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401b0e:	4311      	orrs	r1, r2
  401b10:	6741      	str	r1, [r0, #116]	; 0x74
	if (ul_pull_up_enable) {
  401b12:	07db      	lsls	r3, r3, #31
	p_pio->PIO_PDR = ul_mask;
  401b14:	6042      	str	r2, [r0, #4]
	if (ul_pull_up_enable) {
  401b16:	d525      	bpl.n	401b64 <pio_configure+0xf4>
	return 1;
  401b18:	2301      	movs	r3, #1
		p_pio->PIO_PUER = ul_mask;
  401b1a:	6642      	str	r2, [r0, #100]	; 0x64
}
  401b1c:	4618      	mov	r0, r3
  401b1e:	bc30      	pop	{r4, r5}
  401b20:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401b22:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401b24:	2c00      	cmp	r4, #0
  401b26:	d1cf      	bne.n	401ac8 <pio_configure+0x58>
		p_pio->PIO_MDDR = ul_mask;
  401b28:	6542      	str	r2, [r0, #84]	; 0x54
  401b2a:	e7ce      	b.n	401aca <pio_configure+0x5a>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b2c:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUER = ul_mask;
  401b30:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b32:	d1b6      	bne.n	401aa2 <pio_configure+0x32>
	if (ul_attribute & PIO_DEGLITCH) {
  401b34:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFDR = ul_mask;
  401b36:	6242      	str	r2, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  401b38:	d4b6      	bmi.n	401aa8 <pio_configure+0x38>
		if (ul_attribute & PIO_DEBOUNCE) {
  401b3a:	0719      	lsls	r1, r3, #28
  401b3c:	d5b6      	bpl.n	401aac <pio_configure+0x3c>
			p_pio->PIO_IFSCER = ul_mask;
  401b3e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  401b42:	e7b3      	b.n	401aac <pio_configure+0x3c>
	switch (ul_type) {
  401b44:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b48:	d1e3      	bne.n	401b12 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b4a:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b4c:	43d1      	mvns	r1, r2
  401b4e:	6f05      	ldr	r5, [r0, #112]	; 0x70
  401b50:	402c      	ands	r4, r5
  401b52:	460d      	mov	r5, r1
  401b54:	400c      	ands	r4, r1
  401b56:	6704      	str	r4, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b58:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b5a:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b5c:	4021      	ands	r1, r4
  401b5e:	4029      	ands	r1, r5
  401b60:	6741      	str	r1, [r0, #116]	; 0x74
  401b62:	e7d6      	b.n	401b12 <pio_configure+0xa2>
	return 1;
  401b64:	2301      	movs	r3, #1
		p_pio->PIO_PUDR = ul_mask;
  401b66:	6602      	str	r2, [r0, #96]	; 0x60
}
  401b68:	4618      	mov	r0, r3
  401b6a:	bc30      	pop	{r4, r5}
  401b6c:	4770      	bx	lr
		p_pio->PIO_SODR = ul_mask;
  401b6e:	6302      	str	r2, [r0, #48]	; 0x30
  401b70:	e7af      	b.n	401ad2 <pio_configure+0x62>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b72:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b74:	4311      	orrs	r1, r2
  401b76:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b78:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b7a:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b7c:	4021      	ands	r1, r4
  401b7e:	ea21 0102 	bic.w	r1, r1, r2
  401b82:	6741      	str	r1, [r0, #116]	; 0x74
  401b84:	e7c5      	b.n	401b12 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b86:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b88:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401b8a:	4021      	ands	r1, r4
  401b8c:	ea21 0102 	bic.w	r1, r1, r2
  401b90:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b92:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401b94:	4311      	orrs	r1, r2
  401b96:	6741      	str	r1, [r0, #116]	; 0x74
  401b98:	e7bb      	b.n	401b12 <pio_configure+0xa2>
  401b9a:	bf00      	nop

00401b9c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401b9c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401b9e:	4770      	bx	lr

00401ba0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401ba0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401ba2:	4770      	bx	lr

00401ba4 <pio_configure_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401ba4:	4b53      	ldr	r3, [pc, #332]	; (401cf4 <pio_configure_pin+0x150>)
	switch (ul_flags & PIO_TYPE_Msk) {
  401ba6:	f001 42f0 	and.w	r2, r1, #2013265920	; 0x78000000
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401baa:	eb03 1350 	add.w	r3, r3, r0, lsr #5
	switch (ul_flags & PIO_TYPE_Msk) {
  401bae:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
{
  401bb2:	b470      	push	{r4, r5, r6}
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bb4:	ea4f 2343 	mov.w	r3, r3, lsl #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401bb8:	d06d      	beq.n	401c96 <pio_configure_pin+0xf2>
  401bba:	d80b      	bhi.n	401bd4 <pio_configure_pin+0x30>
  401bbc:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  401bc0:	d027      	beq.n	401c12 <pio_configure_pin+0x6e>
  401bc2:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
  401bc6:	d052      	beq.n	401c6e <pio_configure_pin+0xca>
  401bc8:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
  401bcc:	d038      	beq.n	401c40 <pio_configure_pin+0x9c>
		return 0;
  401bce:	2000      	movs	r0, #0
}
  401bd0:	bc70      	pop	{r4, r5, r6}
  401bd2:	4770      	bx	lr
	switch (ul_flags & PIO_TYPE_Msk) {
  401bd4:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
  401bd8:	d066      	beq.n	401ca8 <pio_configure_pin+0x104>
  401bda:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401bde:	d063      	beq.n	401ca8 <pio_configure_pin+0x104>
  401be0:	f1b2 5f20 	cmp.w	r2, #671088640	; 0x28000000
  401be4:	d1f3      	bne.n	401bce <pio_configure_pin+0x2a>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401be6:	f000 001f 	and.w	r0, r0, #31
  401bea:	2201      	movs	r2, #1
	if (ul_pull_up_enable) {
  401bec:	07cd      	lsls	r5, r1, #31
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401bee:	fa02 f200 	lsl.w	r2, r2, r0
	p_pio->PIO_IDR = ul_mask;
  401bf2:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401bf4:	d573      	bpl.n	401cde <pio_configure_pin+0x13a>
		p_pio->PIO_PUER = ul_mask;
  401bf6:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401bf8:	f011 0f0a 	tst.w	r1, #10
  401bfc:	d06d      	beq.n	401cda <pio_configure_pin+0x136>
		p_pio->PIO_IFER = ul_mask;
  401bfe:	621a      	str	r2, [r3, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401c00:	078c      	lsls	r4, r1, #30
  401c02:	d56e      	bpl.n	401ce2 <pio_configure_pin+0x13e>
		p_pio->PIO_IFSCDR = ul_mask;
  401c04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401c08:	615a      	str	r2, [r3, #20]
	return 1;
  401c0a:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401c0c:	601a      	str	r2, [r3, #0]
}
  401c0e:	bc70      	pop	{r4, r5, r6}
  401c10:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c12:	f000 021f 	and.w	r2, r0, #31
  401c16:	2001      	movs	r0, #1
	if (ul_pull_up_enable) {
  401c18:	07c9      	lsls	r1, r1, #31
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c1a:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c1e:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c20:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c22:	ea44 0402 	orr.w	r4, r4, r2
  401c26:	671c      	str	r4, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c28:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c2a:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c2c:	ea04 0405 	and.w	r4, r4, r5
  401c30:	ea24 0402 	bic.w	r4, r4, r2
  401c34:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c36:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c38:	d516      	bpl.n	401c68 <pio_configure_pin+0xc4>
		p_pio->PIO_PUER = ul_mask;
  401c3a:	665a      	str	r2, [r3, #100]	; 0x64
}
  401c3c:	bc70      	pop	{r4, r5, r6}
  401c3e:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401c40:	f000 021f 	and.w	r2, r0, #31
  401c44:	2001      	movs	r0, #1
  401c46:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c4a:	645a      	str	r2, [r3, #68]	; 0x44
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c4c:	43d6      	mvns	r6, r2
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c4e:	6f1d      	ldr	r5, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c50:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401c52:	4025      	ands	r5, r4
  401c54:	4035      	ands	r5, r6
  401c56:	671d      	str	r5, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c58:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c5a:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c5c:	402c      	ands	r4, r5
  401c5e:	4034      	ands	r4, r6
  401c60:	675c      	str	r4, [r3, #116]	; 0x74
	if (ul_pull_up_enable) {
  401c62:	07cc      	lsls	r4, r1, #31
	p_pio->PIO_PDR = ul_mask;
  401c64:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c66:	d4e8      	bmi.n	401c3a <pio_configure_pin+0x96>
		p_pio->PIO_PUDR = ul_mask;
  401c68:	661a      	str	r2, [r3, #96]	; 0x60
}
  401c6a:	bc70      	pop	{r4, r5, r6}
  401c6c:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401c6e:	f000 021f 	and.w	r2, r0, #31
  401c72:	2001      	movs	r0, #1
  401c74:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c78:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c7a:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c7c:	6f1d      	ldr	r5, [r3, #112]	; 0x70
  401c7e:	402c      	ands	r4, r5
  401c80:	ea24 0402 	bic.w	r4, r4, r2
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c84:	671c      	str	r4, [r3, #112]	; 0x70
	if (ul_pull_up_enable) {
  401c86:	07ce      	lsls	r6, r1, #31
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c88:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401c8a:	ea44 0402 	orr.w	r4, r4, r2
  401c8e:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c90:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c92:	d5e9      	bpl.n	401c68 <pio_configure_pin+0xc4>
  401c94:	e7d1      	b.n	401c3a <pio_configure_pin+0x96>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401c96:	f000 021f 	and.w	r2, r0, #31
  401c9a:	2001      	movs	r0, #1
  401c9c:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401ca0:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ca2:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401ca4:	4314      	orrs	r4, r2
  401ca6:	e7ed      	b.n	401c84 <pio_configure_pin+0xe0>
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ca8:	f000 001f 	and.w	r0, r0, #31
  401cac:	2201      	movs	r2, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cae:	f001 5460 	and.w	r4, r1, #939524096	; 0x38000000
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cb2:	f001 0504 	and.w	r5, r1, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cb6:	4082      	lsls	r2, r0
	if (ul_pull_up_enable) {
  401cb8:	07c9      	lsls	r1, r1, #31
	p_pio->PIO_IDR = ul_mask;
  401cba:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401cbc:	d50b      	bpl.n	401cd6 <pio_configure_pin+0x132>
		p_pio->PIO_PUER = ul_mask;
  401cbe:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_multidrive_enable) {
  401cc0:	b1a5      	cbz	r5, 401cec <pio_configure_pin+0x148>
		p_pio->PIO_MDER = ul_mask;
  401cc2:	651a      	str	r2, [r3, #80]	; 0x50
	if (ul_default_level) {
  401cc4:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401cc8:	d012      	beq.n	401cf0 <pio_configure_pin+0x14c>
		p_pio->PIO_CODR = ul_mask;
  401cca:	635a      	str	r2, [r3, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401ccc:	611a      	str	r2, [r3, #16]
	return 1;
  401cce:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401cd0:	601a      	str	r2, [r3, #0]
}
  401cd2:	bc70      	pop	{r4, r5, r6}
  401cd4:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401cd6:	661a      	str	r2, [r3, #96]	; 0x60
  401cd8:	e7f2      	b.n	401cc0 <pio_configure_pin+0x11c>
		p_pio->PIO_IFDR = ul_mask;
  401cda:	625a      	str	r2, [r3, #36]	; 0x24
  401cdc:	e790      	b.n	401c00 <pio_configure_pin+0x5c>
		p_pio->PIO_PUDR = ul_mask;
  401cde:	661a      	str	r2, [r3, #96]	; 0x60
  401ce0:	e78a      	b.n	401bf8 <pio_configure_pin+0x54>
		if (ul_attribute & PIO_DEBOUNCE) {
  401ce2:	0708      	lsls	r0, r1, #28
  401ce4:	d590      	bpl.n	401c08 <pio_configure_pin+0x64>
			p_pio->PIO_IFSCER = ul_mask;
  401ce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401cea:	e78d      	b.n	401c08 <pio_configure_pin+0x64>
		p_pio->PIO_MDDR = ul_mask;
  401cec:	655a      	str	r2, [r3, #84]	; 0x54
  401cee:	e7e9      	b.n	401cc4 <pio_configure_pin+0x120>
		p_pio->PIO_SODR = ul_mask;
  401cf0:	631a      	str	r2, [r3, #48]	; 0x30
  401cf2:	e7eb      	b.n	401ccc <pio_configure_pin+0x128>
  401cf4:	00200707 	.word	0x00200707

00401cf8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401cf8:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401cfa:	4b2e      	ldr	r3, [pc, #184]	; (401db4 <PIOA_Handler+0xbc>)
  401cfc:	482e      	ldr	r0, [pc, #184]	; (401db8 <PIOA_Handler+0xc0>)
  401cfe:	4798      	blx	r3
  401d00:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d02:	4b2e      	ldr	r3, [pc, #184]	; (401dbc <PIOA_Handler+0xc4>)
  401d04:	482c      	ldr	r0, [pc, #176]	; (401db8 <PIOA_Handler+0xc0>)
  401d06:	4798      	blx	r3
	if (status != 0) {
  401d08:	4005      	ands	r5, r0
  401d0a:	d015      	beq.n	401d38 <PIOA_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401d0c:	4c2c      	ldr	r4, [pc, #176]	; (401dc0 <PIOA_Handler+0xc8>)
  401d0e:	6820      	ldr	r0, [r4, #0]
  401d10:	280a      	cmp	r0, #10
  401d12:	d019      	beq.n	401d48 <PIOA_Handler+0x50>
  401d14:	6920      	ldr	r0, [r4, #16]
  401d16:	280a      	cmp	r0, #10
  401d18:	d01f      	beq.n	401d5a <PIOA_Handler+0x62>
  401d1a:	6a20      	ldr	r0, [r4, #32]
  401d1c:	280a      	cmp	r0, #10
  401d1e:	d025      	beq.n	401d6c <PIOA_Handler+0x74>
  401d20:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401d22:	280a      	cmp	r0, #10
  401d24:	d02b      	beq.n	401d7e <PIOA_Handler+0x86>
  401d26:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401d28:	280a      	cmp	r0, #10
  401d2a:	d031      	beq.n	401d90 <PIOA_Handler+0x98>
  401d2c:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401d2e:	280a      	cmp	r0, #10
  401d30:	d037      	beq.n	401da2 <PIOA_Handler+0xaa>
  401d32:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401d34:	280a      	cmp	r0, #10
  401d36:	d000      	beq.n	401d3a <PIOA_Handler+0x42>
  401d38:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d3a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401d3c:	4229      	tst	r1, r5
  401d3e:	d0fb      	beq.n	401d38 <PIOA_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d40:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOA, ID_PIOA);
}
  401d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d46:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d48:	6861      	ldr	r1, [r4, #4]
  401d4a:	420d      	tst	r5, r1
  401d4c:	d0e2      	beq.n	401d14 <PIOA_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d4e:	68e3      	ldr	r3, [r4, #12]
  401d50:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d52:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401d54:	439d      	bics	r5, r3
  401d56:	d0ef      	beq.n	401d38 <PIOA_Handler+0x40>
  401d58:	e7dc      	b.n	401d14 <PIOA_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d5a:	6961      	ldr	r1, [r4, #20]
  401d5c:	4229      	tst	r1, r5
  401d5e:	d0dc      	beq.n	401d1a <PIOA_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d60:	69e3      	ldr	r3, [r4, #28]
  401d62:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d64:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401d66:	439d      	bics	r5, r3
  401d68:	d0e6      	beq.n	401d38 <PIOA_Handler+0x40>
  401d6a:	e7d6      	b.n	401d1a <PIOA_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401d6e:	4229      	tst	r1, r5
  401d70:	d0d6      	beq.n	401d20 <PIOA_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401d74:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401d78:	439d      	bics	r5, r3
  401d7a:	d0dd      	beq.n	401d38 <PIOA_Handler+0x40>
  401d7c:	e7d0      	b.n	401d20 <PIOA_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401d80:	4229      	tst	r1, r5
  401d82:	d0d0      	beq.n	401d26 <PIOA_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401d86:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d88:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401d8a:	439d      	bics	r5, r3
  401d8c:	d0d4      	beq.n	401d38 <PIOA_Handler+0x40>
  401d8e:	e7ca      	b.n	401d26 <PIOA_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d90:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401d92:	4229      	tst	r1, r5
  401d94:	d0ca      	beq.n	401d2c <PIOA_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d96:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401d98:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401d9c:	439d      	bics	r5, r3
  401d9e:	d0cb      	beq.n	401d38 <PIOA_Handler+0x40>
  401da0:	e7c4      	b.n	401d2c <PIOA_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401da2:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401da4:	4229      	tst	r1, r5
  401da6:	d0c4      	beq.n	401d32 <PIOA_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401da8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401daa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dac:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401dae:	439d      	bics	r5, r3
  401db0:	d0c2      	beq.n	401d38 <PIOA_Handler+0x40>
  401db2:	e7be      	b.n	401d32 <PIOA_Handler+0x3a>
  401db4:	00401b9d 	.word	0x00401b9d
  401db8:	400e0e00 	.word	0x400e0e00
  401dbc:	00401ba1 	.word	0x00401ba1
  401dc0:	2041c0a0 	.word	0x2041c0a0

00401dc4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401dc4:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401dc6:	4b2e      	ldr	r3, [pc, #184]	; (401e80 <PIOB_Handler+0xbc>)
  401dc8:	482e      	ldr	r0, [pc, #184]	; (401e84 <PIOB_Handler+0xc0>)
  401dca:	4798      	blx	r3
  401dcc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401dce:	4b2e      	ldr	r3, [pc, #184]	; (401e88 <PIOB_Handler+0xc4>)
  401dd0:	482c      	ldr	r0, [pc, #176]	; (401e84 <PIOB_Handler+0xc0>)
  401dd2:	4798      	blx	r3
	if (status != 0) {
  401dd4:	4005      	ands	r5, r0
  401dd6:	d015      	beq.n	401e04 <PIOB_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401dd8:	4c2c      	ldr	r4, [pc, #176]	; (401e8c <PIOB_Handler+0xc8>)
  401dda:	6820      	ldr	r0, [r4, #0]
  401ddc:	280b      	cmp	r0, #11
  401dde:	d019      	beq.n	401e14 <PIOB_Handler+0x50>
  401de0:	6920      	ldr	r0, [r4, #16]
  401de2:	280b      	cmp	r0, #11
  401de4:	d01f      	beq.n	401e26 <PIOB_Handler+0x62>
  401de6:	6a20      	ldr	r0, [r4, #32]
  401de8:	280b      	cmp	r0, #11
  401dea:	d025      	beq.n	401e38 <PIOB_Handler+0x74>
  401dec:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401dee:	280b      	cmp	r0, #11
  401df0:	d02b      	beq.n	401e4a <PIOB_Handler+0x86>
  401df2:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401df4:	280b      	cmp	r0, #11
  401df6:	d031      	beq.n	401e5c <PIOB_Handler+0x98>
  401df8:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401dfa:	280b      	cmp	r0, #11
  401dfc:	d037      	beq.n	401e6e <PIOB_Handler+0xaa>
  401dfe:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401e00:	280b      	cmp	r0, #11
  401e02:	d000      	beq.n	401e06 <PIOB_Handler+0x42>
  401e04:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e06:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e08:	4229      	tst	r1, r5
  401e0a:	d0fb      	beq.n	401e04 <PIOB_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e0c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pio_handler_process(PIOB, ID_PIOB);
}
  401e0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e12:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e14:	6861      	ldr	r1, [r4, #4]
  401e16:	420d      	tst	r5, r1
  401e18:	d0e2      	beq.n	401de0 <PIOB_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e1a:	68e3      	ldr	r3, [r4, #12]
  401e1c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e1e:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401e20:	439d      	bics	r5, r3
  401e22:	d0ef      	beq.n	401e04 <PIOB_Handler+0x40>
  401e24:	e7dc      	b.n	401de0 <PIOB_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e26:	6961      	ldr	r1, [r4, #20]
  401e28:	4229      	tst	r1, r5
  401e2a:	d0dc      	beq.n	401de6 <PIOB_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e2c:	69e3      	ldr	r3, [r4, #28]
  401e2e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e30:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401e32:	439d      	bics	r5, r3
  401e34:	d0e6      	beq.n	401e04 <PIOB_Handler+0x40>
  401e36:	e7d6      	b.n	401de6 <PIOB_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e38:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401e3a:	4229      	tst	r1, r5
  401e3c:	d0d6      	beq.n	401dec <PIOB_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e40:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e42:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401e44:	439d      	bics	r5, r3
  401e46:	d0dd      	beq.n	401e04 <PIOB_Handler+0x40>
  401e48:	e7d0      	b.n	401dec <PIOB_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401e4c:	4229      	tst	r1, r5
  401e4e:	d0d0      	beq.n	401df2 <PIOB_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e50:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e52:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e54:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401e56:	439d      	bics	r5, r3
  401e58:	d0d4      	beq.n	401e04 <PIOB_Handler+0x40>
  401e5a:	e7ca      	b.n	401df2 <PIOB_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e5c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401e5e:	4229      	tst	r1, r5
  401e60:	d0ca      	beq.n	401df8 <PIOB_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e62:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401e64:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e66:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401e68:	439d      	bics	r5, r3
  401e6a:	d0cb      	beq.n	401e04 <PIOB_Handler+0x40>
  401e6c:	e7c4      	b.n	401df8 <PIOB_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e6e:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401e70:	4229      	tst	r1, r5
  401e72:	d0c4      	beq.n	401dfe <PIOB_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e74:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401e76:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e78:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401e7a:	439d      	bics	r5, r3
  401e7c:	d0c2      	beq.n	401e04 <PIOB_Handler+0x40>
  401e7e:	e7be      	b.n	401dfe <PIOB_Handler+0x3a>
  401e80:	00401b9d 	.word	0x00401b9d
  401e84:	400e1000 	.word	0x400e1000
  401e88:	00401ba1 	.word	0x00401ba1
  401e8c:	2041c0a0 	.word	0x2041c0a0

00401e90 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401e90:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401e92:	4b2e      	ldr	r3, [pc, #184]	; (401f4c <PIOC_Handler+0xbc>)
  401e94:	482e      	ldr	r0, [pc, #184]	; (401f50 <PIOC_Handler+0xc0>)
  401e96:	4798      	blx	r3
  401e98:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401e9a:	4b2e      	ldr	r3, [pc, #184]	; (401f54 <PIOC_Handler+0xc4>)
  401e9c:	482c      	ldr	r0, [pc, #176]	; (401f50 <PIOC_Handler+0xc0>)
  401e9e:	4798      	blx	r3
	if (status != 0) {
  401ea0:	4005      	ands	r5, r0
  401ea2:	d015      	beq.n	401ed0 <PIOC_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401ea4:	4c2c      	ldr	r4, [pc, #176]	; (401f58 <PIOC_Handler+0xc8>)
  401ea6:	6820      	ldr	r0, [r4, #0]
  401ea8:	280c      	cmp	r0, #12
  401eaa:	d019      	beq.n	401ee0 <PIOC_Handler+0x50>
  401eac:	6920      	ldr	r0, [r4, #16]
  401eae:	280c      	cmp	r0, #12
  401eb0:	d01f      	beq.n	401ef2 <PIOC_Handler+0x62>
  401eb2:	6a20      	ldr	r0, [r4, #32]
  401eb4:	280c      	cmp	r0, #12
  401eb6:	d025      	beq.n	401f04 <PIOC_Handler+0x74>
  401eb8:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401eba:	280c      	cmp	r0, #12
  401ebc:	d02b      	beq.n	401f16 <PIOC_Handler+0x86>
  401ebe:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401ec0:	280c      	cmp	r0, #12
  401ec2:	d031      	beq.n	401f28 <PIOC_Handler+0x98>
  401ec4:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401ec6:	280c      	cmp	r0, #12
  401ec8:	d037      	beq.n	401f3a <PIOC_Handler+0xaa>
  401eca:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401ecc:	280c      	cmp	r0, #12
  401ece:	d000      	beq.n	401ed2 <PIOC_Handler+0x42>
  401ed0:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ed2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401ed4:	4229      	tst	r1, r5
  401ed6:	d0fb      	beq.n	401ed0 <PIOC_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ed8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOC, ID_PIOC);
}
  401eda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ede:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ee0:	6861      	ldr	r1, [r4, #4]
  401ee2:	420d      	tst	r5, r1
  401ee4:	d0e2      	beq.n	401eac <PIOC_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ee6:	68e3      	ldr	r3, [r4, #12]
  401ee8:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401eea:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401eec:	439d      	bics	r5, r3
  401eee:	d0ef      	beq.n	401ed0 <PIOC_Handler+0x40>
  401ef0:	e7dc      	b.n	401eac <PIOC_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ef2:	6961      	ldr	r1, [r4, #20]
  401ef4:	4229      	tst	r1, r5
  401ef6:	d0dc      	beq.n	401eb2 <PIOC_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ef8:	69e3      	ldr	r3, [r4, #28]
  401efa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401efc:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401efe:	439d      	bics	r5, r3
  401f00:	d0e6      	beq.n	401ed0 <PIOC_Handler+0x40>
  401f02:	e7d6      	b.n	401eb2 <PIOC_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f04:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401f06:	4229      	tst	r1, r5
  401f08:	d0d6      	beq.n	401eb8 <PIOC_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401f0c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401f10:	439d      	bics	r5, r3
  401f12:	d0dd      	beq.n	401ed0 <PIOC_Handler+0x40>
  401f14:	e7d0      	b.n	401eb8 <PIOC_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f16:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401f18:	4229      	tst	r1, r5
  401f1a:	d0d0      	beq.n	401ebe <PIOC_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f1e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f20:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401f22:	439d      	bics	r5, r3
  401f24:	d0d4      	beq.n	401ed0 <PIOC_Handler+0x40>
  401f26:	e7ca      	b.n	401ebe <PIOC_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f28:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401f2a:	4229      	tst	r1, r5
  401f2c:	d0ca      	beq.n	401ec4 <PIOC_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f2e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401f30:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f32:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401f34:	439d      	bics	r5, r3
  401f36:	d0cb      	beq.n	401ed0 <PIOC_Handler+0x40>
  401f38:	e7c4      	b.n	401ec4 <PIOC_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f3a:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401f3c:	4229      	tst	r1, r5
  401f3e:	d0c4      	beq.n	401eca <PIOC_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401f42:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f44:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401f46:	439d      	bics	r5, r3
  401f48:	d0c2      	beq.n	401ed0 <PIOC_Handler+0x40>
  401f4a:	e7be      	b.n	401eca <PIOC_Handler+0x3a>
  401f4c:	00401b9d 	.word	0x00401b9d
  401f50:	400e1200 	.word	0x400e1200
  401f54:	00401ba1 	.word	0x00401ba1
  401f58:	2041c0a0 	.word	0x2041c0a0

00401f5c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f5c:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401f5e:	4b2e      	ldr	r3, [pc, #184]	; (402018 <PIOD_Handler+0xbc>)
  401f60:	482e      	ldr	r0, [pc, #184]	; (40201c <PIOD_Handler+0xc0>)
  401f62:	4798      	blx	r3
  401f64:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401f66:	4b2e      	ldr	r3, [pc, #184]	; (402020 <PIOD_Handler+0xc4>)
  401f68:	482c      	ldr	r0, [pc, #176]	; (40201c <PIOD_Handler+0xc0>)
  401f6a:	4798      	blx	r3
	if (status != 0) {
  401f6c:	4005      	ands	r5, r0
  401f6e:	d015      	beq.n	401f9c <PIOD_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401f70:	4c2c      	ldr	r4, [pc, #176]	; (402024 <PIOD_Handler+0xc8>)
  401f72:	6820      	ldr	r0, [r4, #0]
  401f74:	2810      	cmp	r0, #16
  401f76:	d019      	beq.n	401fac <PIOD_Handler+0x50>
  401f78:	6920      	ldr	r0, [r4, #16]
  401f7a:	2810      	cmp	r0, #16
  401f7c:	d01f      	beq.n	401fbe <PIOD_Handler+0x62>
  401f7e:	6a20      	ldr	r0, [r4, #32]
  401f80:	2810      	cmp	r0, #16
  401f82:	d025      	beq.n	401fd0 <PIOD_Handler+0x74>
  401f84:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401f86:	2810      	cmp	r0, #16
  401f88:	d02b      	beq.n	401fe2 <PIOD_Handler+0x86>
  401f8a:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401f8c:	2810      	cmp	r0, #16
  401f8e:	d031      	beq.n	401ff4 <PIOD_Handler+0x98>
  401f90:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401f92:	2810      	cmp	r0, #16
  401f94:	d037      	beq.n	402006 <PIOD_Handler+0xaa>
  401f96:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401f98:	2810      	cmp	r0, #16
  401f9a:	d000      	beq.n	401f9e <PIOD_Handler+0x42>
  401f9c:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f9e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401fa0:	4229      	tst	r1, r5
  401fa2:	d0fb      	beq.n	401f9c <PIOD_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fa4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOD, ID_PIOD);
}
  401fa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401faa:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fac:	6861      	ldr	r1, [r4, #4]
  401fae:	420d      	tst	r5, r1
  401fb0:	d0e2      	beq.n	401f78 <PIOD_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fb2:	68e3      	ldr	r3, [r4, #12]
  401fb4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fb6:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401fb8:	439d      	bics	r5, r3
  401fba:	d0ef      	beq.n	401f9c <PIOD_Handler+0x40>
  401fbc:	e7dc      	b.n	401f78 <PIOD_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fbe:	6961      	ldr	r1, [r4, #20]
  401fc0:	4229      	tst	r1, r5
  401fc2:	d0dc      	beq.n	401f7e <PIOD_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fc4:	69e3      	ldr	r3, [r4, #28]
  401fc6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fc8:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401fca:	439d      	bics	r5, r3
  401fcc:	d0e6      	beq.n	401f9c <PIOD_Handler+0x40>
  401fce:	e7d6      	b.n	401f7e <PIOD_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fd0:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401fd2:	4229      	tst	r1, r5
  401fd4:	d0d6      	beq.n	401f84 <PIOD_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fd6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401fd8:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401fdc:	439d      	bics	r5, r3
  401fde:	d0dd      	beq.n	401f9c <PIOD_Handler+0x40>
  401fe0:	e7d0      	b.n	401f84 <PIOD_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fe2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401fe4:	4229      	tst	r1, r5
  401fe6:	d0d0      	beq.n	401f8a <PIOD_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fe8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fea:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fec:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401fee:	439d      	bics	r5, r3
  401ff0:	d0d4      	beq.n	401f9c <PIOD_Handler+0x40>
  401ff2:	e7ca      	b.n	401f8a <PIOD_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ff4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401ff6:	4229      	tst	r1, r5
  401ff8:	d0ca      	beq.n	401f90 <PIOD_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ffa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401ffc:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ffe:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  402000:	439d      	bics	r5, r3
  402002:	d0cb      	beq.n	401f9c <PIOD_Handler+0x40>
  402004:	e7c4      	b.n	401f90 <PIOD_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402006:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402008:	4229      	tst	r1, r5
  40200a:	d0c4      	beq.n	401f96 <PIOD_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40200c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40200e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402010:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  402012:	439d      	bics	r5, r3
  402014:	d0c2      	beq.n	401f9c <PIOD_Handler+0x40>
  402016:	e7be      	b.n	401f96 <PIOD_Handler+0x3a>
  402018:	00401b9d 	.word	0x00401b9d
  40201c:	400e1400 	.word	0x400e1400
  402020:	00401ba1 	.word	0x00401ba1
  402024:	2041c0a0 	.word	0x2041c0a0

00402028 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402028:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  40202a:	4b2e      	ldr	r3, [pc, #184]	; (4020e4 <PIOE_Handler+0xbc>)
  40202c:	482e      	ldr	r0, [pc, #184]	; (4020e8 <PIOE_Handler+0xc0>)
  40202e:	4798      	blx	r3
  402030:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  402032:	4b2e      	ldr	r3, [pc, #184]	; (4020ec <PIOE_Handler+0xc4>)
  402034:	482c      	ldr	r0, [pc, #176]	; (4020e8 <PIOE_Handler+0xc0>)
  402036:	4798      	blx	r3
	if (status != 0) {
  402038:	4005      	ands	r5, r0
  40203a:	d015      	beq.n	402068 <PIOE_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40203c:	4c2c      	ldr	r4, [pc, #176]	; (4020f0 <PIOE_Handler+0xc8>)
  40203e:	6820      	ldr	r0, [r4, #0]
  402040:	2811      	cmp	r0, #17
  402042:	d019      	beq.n	402078 <PIOE_Handler+0x50>
  402044:	6920      	ldr	r0, [r4, #16]
  402046:	2811      	cmp	r0, #17
  402048:	d01f      	beq.n	40208a <PIOE_Handler+0x62>
  40204a:	6a20      	ldr	r0, [r4, #32]
  40204c:	2811      	cmp	r0, #17
  40204e:	d025      	beq.n	40209c <PIOE_Handler+0x74>
  402050:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402052:	2811      	cmp	r0, #17
  402054:	d02b      	beq.n	4020ae <PIOE_Handler+0x86>
  402056:	6c20      	ldr	r0, [r4, #64]	; 0x40
  402058:	2811      	cmp	r0, #17
  40205a:	d031      	beq.n	4020c0 <PIOE_Handler+0x98>
  40205c:	6d20      	ldr	r0, [r4, #80]	; 0x50
  40205e:	2811      	cmp	r0, #17
  402060:	d037      	beq.n	4020d2 <PIOE_Handler+0xaa>
  402062:	6e20      	ldr	r0, [r4, #96]	; 0x60
  402064:	2811      	cmp	r0, #17
  402066:	d000      	beq.n	40206a <PIOE_Handler+0x42>
  402068:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40206a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40206c:	4229      	tst	r1, r5
  40206e:	d0fb      	beq.n	402068 <PIOE_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402070:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOE, ID_PIOE);
}
  402072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402076:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402078:	6861      	ldr	r1, [r4, #4]
  40207a:	420d      	tst	r5, r1
  40207c:	d0e2      	beq.n	402044 <PIOE_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40207e:	68e3      	ldr	r3, [r4, #12]
  402080:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402082:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  402084:	439d      	bics	r5, r3
  402086:	d0ef      	beq.n	402068 <PIOE_Handler+0x40>
  402088:	e7dc      	b.n	402044 <PIOE_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40208a:	6961      	ldr	r1, [r4, #20]
  40208c:	4229      	tst	r1, r5
  40208e:	d0dc      	beq.n	40204a <PIOE_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402090:	69e3      	ldr	r3, [r4, #28]
  402092:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402094:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  402096:	439d      	bics	r5, r3
  402098:	d0e6      	beq.n	402068 <PIOE_Handler+0x40>
  40209a:	e7d6      	b.n	40204a <PIOE_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40209c:	6a61      	ldr	r1, [r4, #36]	; 0x24
  40209e:	4229      	tst	r1, r5
  4020a0:	d0d6      	beq.n	402050 <PIOE_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4020a4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  4020a8:	439d      	bics	r5, r3
  4020aa:	d0dd      	beq.n	402068 <PIOE_Handler+0x40>
  4020ac:	e7d0      	b.n	402050 <PIOE_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4020b0:	4229      	tst	r1, r5
  4020b2:	d0d0      	beq.n	402056 <PIOE_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4020b6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  4020ba:	439d      	bics	r5, r3
  4020bc:	d0d4      	beq.n	402068 <PIOE_Handler+0x40>
  4020be:	e7ca      	b.n	402056 <PIOE_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020c0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4020c2:	4229      	tst	r1, r5
  4020c4:	d0ca      	beq.n	40205c <PIOE_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020c6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  4020c8:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  4020cc:	439d      	bics	r5, r3
  4020ce:	d0cb      	beq.n	402068 <PIOE_Handler+0x40>
  4020d0:	e7c4      	b.n	40205c <PIOE_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020d2:	6d61      	ldr	r1, [r4, #84]	; 0x54
  4020d4:	4229      	tst	r1, r5
  4020d6:	d0c4      	beq.n	402062 <PIOE_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020d8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  4020da:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  4020de:	439d      	bics	r5, r3
  4020e0:	d0c2      	beq.n	402068 <PIOE_Handler+0x40>
  4020e2:	e7be      	b.n	402062 <PIOE_Handler+0x3a>
  4020e4:	00401b9d 	.word	0x00401b9d
  4020e8:	400e1600 	.word	0x400e1600
  4020ec:	00401ba1 	.word	0x00401ba1
  4020f0:	2041c0a0 	.word	0x2041c0a0

004020f4 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4020f4:	3802      	subs	r0, #2
  4020f6:	2802      	cmp	r0, #2
  4020f8:	d80d      	bhi.n	402116 <pmc_mck_set_division+0x22>
  4020fa:	4b08      	ldr	r3, [pc, #32]	; (40211c <pmc_mck_set_division+0x28>)
  4020fc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402100:	4907      	ldr	r1, [pc, #28]	; (402120 <pmc_mck_set_division+0x2c>)
  402102:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402104:	460a      	mov	r2, r1
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40210a:	4303      	orrs	r3, r0
	PMC->PMC_MCKR =
  40210c:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40210e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402110:	071b      	lsls	r3, r3, #28
  402112:	d5fc      	bpl.n	40210e <pmc_mck_set_division+0x1a>
}
  402114:	4770      	bx	lr
{
  402116:	2000      	movs	r0, #0
  402118:	e7f2      	b.n	402100 <pmc_mck_set_division+0xc>
  40211a:	bf00      	nop
  40211c:	004077ec 	.word	0x004077ec
  402120:	400e0600 	.word	0x400e0600

00402124 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402124:	4913      	ldr	r1, [pc, #76]	; (402174 <pmc_switch_mck_to_pllack+0x50>)
  402126:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40212c:	4318      	orrs	r0, r3
  40212e:	6308      	str	r0, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402130:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402132:	0718      	lsls	r0, r3, #28
  402134:	d407      	bmi.n	402146 <pmc_switch_mck_to_pllack+0x22>
  402136:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40213a:	e001      	b.n	402140 <pmc_switch_mck_to_pllack+0x1c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40213c:	3b01      	subs	r3, #1
  40213e:	d016      	beq.n	40216e <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402140:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402142:	0712      	lsls	r2, r2, #28
  402144:	d5fa      	bpl.n	40213c <pmc_switch_mck_to_pllack+0x18>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402146:	490b      	ldr	r1, [pc, #44]	; (402174 <pmc_switch_mck_to_pllack+0x50>)
  402148:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40214a:	f023 0303 	bic.w	r3, r3, #3
  40214e:	f043 0302 	orr.w	r3, r3, #2
  402152:	630b      	str	r3, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402154:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402156:	0718      	lsls	r0, r3, #28
  402158:	d407      	bmi.n	40216a <pmc_switch_mck_to_pllack+0x46>
  40215a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40215e:	e001      	b.n	402164 <pmc_switch_mck_to_pllack+0x40>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402160:	3b01      	subs	r3, #1
  402162:	d004      	beq.n	40216e <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402164:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402166:	0712      	lsls	r2, r2, #28
  402168:	d5fa      	bpl.n	402160 <pmc_switch_mck_to_pllack+0x3c>
			return 1;
		}
	}

	return 0;
  40216a:	2000      	movs	r0, #0
}
  40216c:	4770      	bx	lr
			return 1;
  40216e:	2001      	movs	r0, #1
  402170:	4770      	bx	lr
  402172:	bf00      	nop
  402174:	400e0600 	.word	0x400e0600

00402178 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402178:	4a0e      	ldr	r2, [pc, #56]	; (4021b4 <pmc_switch_mainck_to_fastrc+0x3c>)
{
  40217a:	b410      	push	{r4}
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40217c:	4c0e      	ldr	r4, [pc, #56]	; (4021b8 <pmc_switch_mainck_to_fastrc+0x40>)

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40217e:	4611      	mov	r1, r2
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402180:	6a13      	ldr	r3, [r2, #32]
  402182:	431c      	orrs	r4, r3
  402184:	6214      	str	r4, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402186:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402188:	039a      	lsls	r2, r3, #14
  40218a:	d5fc      	bpl.n	402186 <pmc_switch_mainck_to_fastrc+0xe>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40218c:	6a0c      	ldr	r4, [r1, #32]
  40218e:	4b0b      	ldr	r3, [pc, #44]	; (4021bc <pmc_switch_mainck_to_fastrc+0x44>)
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402190:	4a08      	ldr	r2, [pc, #32]	; (4021b4 <pmc_switch_mainck_to_fastrc+0x3c>)
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402192:	4023      	ands	r3, r4
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402194:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402198:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40219a:	6208      	str	r0, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40219c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40219e:	039b      	lsls	r3, r3, #14
  4021a0:	d5fc      	bpl.n	40219c <pmc_switch_mainck_to_fastrc+0x24>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4021a2:	6a11      	ldr	r1, [r2, #32]
  4021a4:	4b06      	ldr	r3, [pc, #24]	; (4021c0 <pmc_switch_mainck_to_fastrc+0x48>)
  4021a6:	400b      	ands	r3, r1
  4021a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021ac:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4021ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4021b2:	4770      	bx	lr
  4021b4:	400e0600 	.word	0x400e0600
  4021b8:	00370008 	.word	0x00370008
  4021bc:	ffc8ff8f 	.word	0xffc8ff8f
  4021c0:	fec8ffff 	.word	0xfec8ffff

004021c4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021c4:	4b02      	ldr	r3, [pc, #8]	; (4021d0 <pmc_osc_is_ready_mainck+0xc>)
  4021c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021c8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4021cc:	4770      	bx	lr
  4021ce:	bf00      	nop
  4021d0:	400e0600 	.word	0x400e0600

004021d4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4021d4:	4b02      	ldr	r3, [pc, #8]	; (4021e0 <pmc_disable_pllack+0xc>)
  4021d6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4021da:	629a      	str	r2, [r3, #40]	; 0x28
  4021dc:	4770      	bx	lr
  4021de:	bf00      	nop
  4021e0:	400e0600 	.word	0x400e0600

004021e4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4021e4:	4b02      	ldr	r3, [pc, #8]	; (4021f0 <pmc_is_locked_pllack+0xc>)
  4021e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021e8:	f000 0002 	and.w	r0, r0, #2
  4021ec:	4770      	bx	lr
  4021ee:	bf00      	nop
  4021f0:	400e0600 	.word	0x400e0600

004021f4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4021f4:	283f      	cmp	r0, #63	; 0x3f
  4021f6:	d81a      	bhi.n	40222e <pmc_enable_periph_clk+0x3a>
		return 1;
	}

	if (ul_id < 32) {
  4021f8:	281f      	cmp	r0, #31
  4021fa:	d80a      	bhi.n	402212 <pmc_enable_periph_clk+0x1e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4021fc:	2301      	movs	r3, #1
  4021fe:	4a0e      	ldr	r2, [pc, #56]	; (402238 <pmc_enable_periph_clk+0x44>)
  402200:	fa03 f000 	lsl.w	r0, r3, r0
  402204:	6991      	ldr	r1, [r2, #24]
  402206:	ea30 0301 	bics.w	r3, r0, r1
  40220a:	d012      	beq.n	402232 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  40220c:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40220e:	2000      	movs	r0, #0
  402210:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402212:	2301      	movs	r3, #1
		ul_id -= 32;
  402214:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402216:	4a08      	ldr	r2, [pc, #32]	; (402238 <pmc_enable_periph_clk+0x44>)
  402218:	fa03 f000 	lsl.w	r0, r3, r0
  40221c:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
  402220:	ea30 0303 	bics.w	r3, r0, r3
  402224:	d005      	beq.n	402232 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER1 = 1 << ul_id;
  402226:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
	return 0;
  40222a:	2000      	movs	r0, #0
  40222c:	4770      	bx	lr
		return 1;
  40222e:	2001      	movs	r0, #1
  402230:	4770      	bx	lr
	return 0;
  402232:	2000      	movs	r0, #0
}
  402234:	4770      	bx	lr
  402236:	bf00      	nop
  402238:	400e0600 	.word	0x400e0600

0040223c <pmc_pck_set_prescaler>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_pres Prescaler value.
 */
void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres)
{
  40223c:	4b0b      	ldr	r3, [pc, #44]	; (40226c <pmc_pck_set_prescaler+0x30>)
  40223e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402242:	b410      	push	{r4}
  402244:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  402248:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres;
  40224c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40224e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402252:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  402254:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  402256:	e002      	b.n	40225e <pmc_pck_set_prescaler+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  402258:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  40225a:	4202      	tst	r2, r0
  40225c:	d102      	bne.n	402264 <pmc_pck_set_prescaler+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  40225e:	681a      	ldr	r2, [r3, #0]
  402260:	4202      	tst	r2, r0
  402262:	d1f9      	bne.n	402258 <pmc_pck_set_prescaler+0x1c>
}
  402264:	f85d 4b04 	ldr.w	r4, [sp], #4
  402268:	4770      	bx	lr
  40226a:	bf00      	nop
  40226c:	400e0600 	.word	0x400e0600

00402270 <pmc_pck_set_source>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_source Source selection value.
 */
void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source)
{
  402270:	4b0b      	ldr	r3, [pc, #44]	; (4022a0 <pmc_pck_set_source+0x30>)
  402272:	f44f 7280 	mov.w	r2, #256	; 0x100
  402276:	b410      	push	{r4}
  402278:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  40227c:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source;
  402280:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402282:	f022 0207 	bic.w	r2, r2, #7
  402286:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  402288:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  40228a:	e002      	b.n	402292 <pmc_pck_set_source+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  40228c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  40228e:	4202      	tst	r2, r0
  402290:	d102      	bne.n	402298 <pmc_pck_set_source+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  402292:	681a      	ldr	r2, [r3, #0]
  402294:	4202      	tst	r2, r0
  402296:	d1f9      	bne.n	40228c <pmc_pck_set_source+0x1c>
}
  402298:	f85d 4b04 	ldr.w	r4, [sp], #4
  40229c:	4770      	bx	lr
  40229e:	bf00      	nop
  4022a0:	400e0600 	.word	0x400e0600

004022a4 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4022a4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022a8:	4a02      	ldr	r2, [pc, #8]	; (4022b4 <pmc_enable_pck+0x10>)
  4022aa:	fa03 f000 	lsl.w	r0, r3, r0
  4022ae:	6010      	str	r0, [r2, #0]
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop
  4022b4:	400e0600 	.word	0x400e0600

004022b8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4022b8:	e7fe      	b.n	4022b8 <Dummy_Handler>
  4022ba:	bf00      	nop

004022bc <Dummy_Handler2>:
	while (1) {
	}
}

void Dummy_Handler2(void)
{
  4022bc:	e7fe      	b.n	4022bc <Dummy_Handler2>
  4022be:	bf00      	nop

004022c0 <Reset_Handler>:
        if (pSrc != pDest) {
  4022c0:	4920      	ldr	r1, [pc, #128]	; (402344 <Reset_Handler+0x84>)
  4022c2:	4821      	ldr	r0, [pc, #132]	; (402348 <Reset_Handler+0x88>)
  4022c4:	4281      	cmp	r1, r0
{
  4022c6:	b510      	push	{r4, lr}
  4022c8:	b082      	sub	sp, #8
        if (pSrc != pDest) {
  4022ca:	d009      	beq.n	4022e0 <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
  4022cc:	4b1f      	ldr	r3, [pc, #124]	; (40234c <Reset_Handler+0x8c>)
  4022ce:	4298      	cmp	r0, r3
  4022d0:	d206      	bcs.n	4022e0 <Reset_Handler+0x20>
                        *pDest++ = *pSrc++;
  4022d2:	43c2      	mvns	r2, r0
  4022d4:	4c1e      	ldr	r4, [pc, #120]	; (402350 <Reset_Handler+0x90>)
  4022d6:	441a      	add	r2, r3
  4022d8:	f022 0203 	bic.w	r2, r2, #3
  4022dc:	3204      	adds	r2, #4
  4022de:	47a0      	blx	r4
        for (pDest = &_szero; pDest < &_ezero;) {
  4022e0:	481c      	ldr	r0, [pc, #112]	; (402354 <Reset_Handler+0x94>)
  4022e2:	4b1d      	ldr	r3, [pc, #116]	; (402358 <Reset_Handler+0x98>)
  4022e4:	4298      	cmp	r0, r3
  4022e6:	d207      	bcs.n	4022f8 <Reset_Handler+0x38>
                *pDest++ = 0;
  4022e8:	43c2      	mvns	r2, r0
  4022ea:	2100      	movs	r1, #0
  4022ec:	4c1b      	ldr	r4, [pc, #108]	; (40235c <Reset_Handler+0x9c>)
  4022ee:	441a      	add	r2, r3
  4022f0:	f022 0203 	bic.w	r2, r2, #3
  4022f4:	3204      	adds	r2, #4
  4022f6:	47a0      	blx	r4
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4022f8:	4b19      	ldr	r3, [pc, #100]	; (402360 <Reset_Handler+0xa0>)
  4022fa:	4a1a      	ldr	r2, [pc, #104]	; (402364 <Reset_Handler+0xa4>)
  4022fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402300:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402302:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402306:	fab3 f383 	clz	r3, r3
  40230a:	095b      	lsrs	r3, r3, #5
  40230c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40230e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402310:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402314:	4a14      	ldr	r2, [pc, #80]	; (402368 <Reset_Handler+0xa8>)
  402316:	2300      	movs	r3, #0
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402318:	4914      	ldr	r1, [pc, #80]	; (40236c <Reset_Handler+0xac>)
  40231a:	7013      	strb	r3, [r2, #0]
	return flags;
  40231c:	9801      	ldr	r0, [sp, #4]
  40231e:	680b      	ldr	r3, [r1, #0]
  402320:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402324:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  402326:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40232a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40232e:	b120      	cbz	r0, 40233a <Reset_Handler+0x7a>
		cpu_irq_enable();
  402330:	2301      	movs	r3, #1
  402332:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dmb");
  402334:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402338:	b662      	cpsie	i
        __libc_init_array();
  40233a:	4b0d      	ldr	r3, [pc, #52]	; (402370 <Reset_Handler+0xb0>)
  40233c:	4798      	blx	r3
        main();
  40233e:	4b0d      	ldr	r3, [pc, #52]	; (402374 <Reset_Handler+0xb4>)
  402340:	4798      	blx	r3
  402342:	e7fe      	b.n	402342 <Reset_Handler+0x82>
  402344:	004083bc 	.word	0x004083bc
  402348:	20400000 	.word	0x20400000
  40234c:	20400a00 	.word	0x20400a00
  402350:	00404fd5 	.word	0x00404fd5
  402354:	20404000 	.word	0x20404000
  402358:	2044a8b8 	.word	0x2044a8b8
  40235c:	00405109 	.word	0x00405109
  402360:	00400000 	.word	0x00400000
  402364:	e000ed00 	.word	0xe000ed00
  402368:	20400024 	.word	0x20400024
  40236c:	e000ed88 	.word	0xe000ed88
  402370:	004049ed 	.word	0x004049ed
  402374:	00402a2d 	.word	0x00402a2d

00402378 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402378:	4a32      	ldr	r2, [pc, #200]	; (402444 <SystemCoreClockUpdate+0xcc>)
  40237a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40237c:	f003 0303 	and.w	r3, r3, #3
  402380:	2b01      	cmp	r3, #1
  402382:	d03c      	beq.n	4023fe <SystemCoreClockUpdate+0x86>
  402384:	d325      	bcc.n	4023d2 <SystemCoreClockUpdate+0x5a>
  402386:	2b02      	cmp	r3, #2
  402388:	d00d      	beq.n	4023a6 <SystemCoreClockUpdate+0x2e>
  40238a:	482f      	ldr	r0, [pc, #188]	; (402448 <SystemCoreClockUpdate+0xd0>)
  40238c:	6803      	ldr	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40238e:	492d      	ldr	r1, [pc, #180]	; (402444 <SystemCoreClockUpdate+0xcc>)
  402390:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  402392:	f002 0270 	and.w	r2, r2, #112	; 0x70
  402396:	2a70      	cmp	r2, #112	; 0x70
  402398:	d02b      	beq.n	4023f2 <SystemCoreClockUpdate+0x7a>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40239a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40239c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4023a0:	40d3      	lsrs	r3, r2
  4023a2:	6003      	str	r3, [r0, #0]
  4023a4:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023a6:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023a8:	4827      	ldr	r0, [pc, #156]	; (402448 <SystemCoreClockUpdate+0xd0>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023aa:	01db      	lsls	r3, r3, #7
  4023ac:	d53a      	bpl.n	402424 <SystemCoreClockUpdate+0xac>
            SystemCoreClock *= 3U;
  4023ae:	4b27      	ldr	r3, [pc, #156]	; (40244c <SystemCoreClockUpdate+0xd4>)
  4023b0:	6003      	str	r3, [r0, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4023b2:	4924      	ldr	r1, [pc, #144]	; (402444 <SystemCoreClockUpdate+0xcc>)
  4023b4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023b6:	f002 0203 	and.w	r2, r2, #3
  4023ba:	2a02      	cmp	r2, #2
  4023bc:	d1e7      	bne.n	40238e <SystemCoreClockUpdate+0x16>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023be:	6a8a      	ldr	r2, [r1, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023c0:	6a89      	ldr	r1, [r1, #40]	; 0x28
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023c2:	f3c2 420a 	ubfx	r2, r2, #16, #11
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023c6:	b2c9      	uxtb	r1, r1
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023c8:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023cc:	fbb3 f3f1 	udiv	r3, r3, r1
  4023d0:	e7dd      	b.n	40238e <SystemCoreClockUpdate+0x16>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023d2:	4b1f      	ldr	r3, [pc, #124]	; (402450 <SystemCoreClockUpdate+0xd8>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023d4:	491b      	ldr	r1, [pc, #108]	; (402444 <SystemCoreClockUpdate+0xcc>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023d6:	695b      	ldr	r3, [r3, #20]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023d8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023da:	f013 0f80 	tst.w	r3, #128	; 0x80
  4023de:	481a      	ldr	r0, [pc, #104]	; (402448 <SystemCoreClockUpdate+0xd0>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023e0:	f002 0270 	and.w	r2, r2, #112	; 0x70
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023e4:	bf14      	ite	ne
  4023e6:	f44f 4300 	movne.w	r3, #32768	; 0x8000
  4023ea:	f44f 43fa 	moveq.w	r3, #32000	; 0x7d00
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023ee:	2a70      	cmp	r2, #112	; 0x70
  4023f0:	d1d3      	bne.n	40239a <SystemCoreClockUpdate+0x22>
    SystemCoreClock /= 3U;
  4023f2:	4a18      	ldr	r2, [pc, #96]	; (402454 <SystemCoreClockUpdate+0xdc>)
  4023f4:	fba2 2303 	umull	r2, r3, r2, r3
  4023f8:	085b      	lsrs	r3, r3, #1
  4023fa:	6003      	str	r3, [r0, #0]
  4023fc:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023fe:	6a13      	ldr	r3, [r2, #32]
  402400:	01d9      	lsls	r1, r3, #7
  402402:	d40c      	bmi.n	40241e <SystemCoreClockUpdate+0xa6>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402404:	4810      	ldr	r0, [pc, #64]	; (402448 <SystemCoreClockUpdate+0xd0>)
  402406:	4914      	ldr	r1, [pc, #80]	; (402458 <SystemCoreClockUpdate+0xe0>)
  402408:	6001      	str	r1, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40240a:	6a12      	ldr	r2, [r2, #32]
  40240c:	f002 0270 	and.w	r2, r2, #112	; 0x70
  402410:	2a10      	cmp	r2, #16
  402412:	d011      	beq.n	402438 <SystemCoreClockUpdate+0xc0>
  402414:	4b0d      	ldr	r3, [pc, #52]	; (40244c <SystemCoreClockUpdate+0xd4>)
  402416:	2a20      	cmp	r2, #32
  402418:	bf18      	it	ne
  40241a:	460b      	movne	r3, r1
  40241c:	e7b7      	b.n	40238e <SystemCoreClockUpdate+0x16>
  40241e:	4b0b      	ldr	r3, [pc, #44]	; (40244c <SystemCoreClockUpdate+0xd4>)
  402420:	4809      	ldr	r0, [pc, #36]	; (402448 <SystemCoreClockUpdate+0xd0>)
  402422:	e7b4      	b.n	40238e <SystemCoreClockUpdate+0x16>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402424:	4b0c      	ldr	r3, [pc, #48]	; (402458 <SystemCoreClockUpdate+0xe0>)
  402426:	6003      	str	r3, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402428:	6a12      	ldr	r2, [r2, #32]
  40242a:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40242e:	2a10      	cmp	r2, #16
  402430:	d004      	beq.n	40243c <SystemCoreClockUpdate+0xc4>
  402432:	2a20      	cmp	r2, #32
  402434:	d0bb      	beq.n	4023ae <SystemCoreClockUpdate+0x36>
  402436:	e7bc      	b.n	4023b2 <SystemCoreClockUpdate+0x3a>
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402438:	4b08      	ldr	r3, [pc, #32]	; (40245c <SystemCoreClockUpdate+0xe4>)
  40243a:	e7a8      	b.n	40238e <SystemCoreClockUpdate+0x16>
            SystemCoreClock *= 2U;
  40243c:	4b07      	ldr	r3, [pc, #28]	; (40245c <SystemCoreClockUpdate+0xe4>)
  40243e:	6003      	str	r3, [r0, #0]
          break;
  402440:	e7b7      	b.n	4023b2 <SystemCoreClockUpdate+0x3a>
  402442:	bf00      	nop
  402444:	400e0600 	.word	0x400e0600
  402448:	20400028 	.word	0x20400028
  40244c:	00b71b00 	.word	0x00b71b00
  402450:	400e1810 	.word	0x400e1810
  402454:	aaaaaaab 	.word	0xaaaaaaab
  402458:	003d0900 	.word	0x003d0900
  40245c:	007a1200 	.word	0x007a1200

00402460 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402460:	4b16      	ldr	r3, [pc, #88]	; (4024bc <system_init_flash+0x5c>)
  402462:	4298      	cmp	r0, r3
  402464:	d917      	bls.n	402496 <system_init_flash+0x36>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402466:	4b16      	ldr	r3, [pc, #88]	; (4024c0 <system_init_flash+0x60>)
  402468:	4298      	cmp	r0, r3
  40246a:	d910      	bls.n	40248e <system_init_flash+0x2e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40246c:	4b15      	ldr	r3, [pc, #84]	; (4024c4 <system_init_flash+0x64>)
  40246e:	4298      	cmp	r0, r3
  402470:	d91a      	bls.n	4024a8 <system_init_flash+0x48>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402472:	4b15      	ldr	r3, [pc, #84]	; (4024c8 <system_init_flash+0x68>)
  402474:	4298      	cmp	r0, r3
  402476:	d913      	bls.n	4024a0 <system_init_flash+0x40>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402478:	4b14      	ldr	r3, [pc, #80]	; (4024cc <system_init_flash+0x6c>)
  40247a:	4298      	cmp	r0, r3
  40247c:	d918      	bls.n	4024b0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40247e:	4b14      	ldr	r3, [pc, #80]	; (4024d0 <system_init_flash+0x70>)
  402480:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402482:	4b14      	ldr	r3, [pc, #80]	; (4024d4 <system_init_flash+0x74>)
  402484:	bf94      	ite	ls
  402486:	4a14      	ldrls	r2, [pc, #80]	; (4024d8 <system_init_flash+0x78>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402488:	4a14      	ldrhi	r2, [pc, #80]	; (4024dc <system_init_flash+0x7c>)
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40248e:	4b11      	ldr	r3, [pc, #68]	; (4024d4 <system_init_flash+0x74>)
  402490:	4a13      	ldr	r2, [pc, #76]	; (4024e0 <system_init_flash+0x80>)
  402492:	601a      	str	r2, [r3, #0]
  402494:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402496:	4b0f      	ldr	r3, [pc, #60]	; (4024d4 <system_init_flash+0x74>)
  402498:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40249c:	601a      	str	r2, [r3, #0]
  40249e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024a0:	4b0c      	ldr	r3, [pc, #48]	; (4024d4 <system_init_flash+0x74>)
  4024a2:	4a10      	ldr	r2, [pc, #64]	; (4024e4 <system_init_flash+0x84>)
  4024a4:	601a      	str	r2, [r3, #0]
  4024a6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024a8:	4b0a      	ldr	r3, [pc, #40]	; (4024d4 <system_init_flash+0x74>)
  4024aa:	4a0f      	ldr	r2, [pc, #60]	; (4024e8 <system_init_flash+0x88>)
  4024ac:	601a      	str	r2, [r3, #0]
  4024ae:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024b0:	4b08      	ldr	r3, [pc, #32]	; (4024d4 <system_init_flash+0x74>)
  4024b2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024b6:	601a      	str	r2, [r3, #0]
  4024b8:	4770      	bx	lr
  4024ba:	bf00      	nop
  4024bc:	015ef3bf 	.word	0x015ef3bf
  4024c0:	02bde77f 	.word	0x02bde77f
  4024c4:	041cdb3f 	.word	0x041cdb3f
  4024c8:	057bceff 	.word	0x057bceff
  4024cc:	06dac2bf 	.word	0x06dac2bf
  4024d0:	0839b67f 	.word	0x0839b67f
  4024d4:	400e0c00 	.word	0x400e0c00
  4024d8:	04000500 	.word	0x04000500
  4024dc:	04000600 	.word	0x04000600
  4024e0:	04000100 	.word	0x04000100
  4024e4:	04000300 	.word	0x04000300
  4024e8:	04000200 	.word	0x04000200

004024ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4024ec:	4a0d      	ldr	r2, [pc, #52]	; (402524 <_sbrk+0x38>)
	int ramend = (int)&__ram_end__;
  4024ee:	490e      	ldr	r1, [pc, #56]	; (402528 <_sbrk+0x3c>)
	if (heap == NULL) {
  4024f0:	6813      	ldr	r3, [r2, #0]
  4024f2:	b143      	cbz	r3, 402506 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
  4024f4:	4418      	add	r0, r3
  4024f6:	4281      	cmp	r1, r0
  4024f8:	db02      	blt.n	402500 <_sbrk+0x14>
		return (caddr_t) -1;	
	}

	heap += incr;
  4024fa:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4024fc:	4618      	mov	r0, r3
  4024fe:	4770      	bx	lr
		return (caddr_t) -1;	
  402500:	f04f 30ff 	mov.w	r0, #4294967295
  402504:	4770      	bx	lr
{
  402506:	b410      	push	{r4}
		heap = (unsigned char *)&_end;
  402508:	4c08      	ldr	r4, [pc, #32]	; (40252c <_sbrk+0x40>)
	if (((int)prev_heap + incr) > ramend) {
  40250a:	4420      	add	r0, r4
		heap = (unsigned char *)&_end;
  40250c:	6014      	str	r4, [r2, #0]
	if (((int)prev_heap + incr) > ramend) {
  40250e:	4281      	cmp	r1, r0
  402510:	db04      	blt.n	40251c <_sbrk+0x30>
	heap += incr;
  402512:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap;
  402514:	4620      	mov	r0, r4
}
  402516:	f85d 4b04 	ldr.w	r4, [sp], #4
  40251a:	4770      	bx	lr
		return (caddr_t) -1;	
  40251c:	f04f 30ff 	mov.w	r0, #4294967295
  402520:	e7f9      	b.n	402516 <_sbrk+0x2a>
  402522:	bf00      	nop
  402524:	2041c110 	.word	0x2041c110
  402528:	2045fffc 	.word	0x2045fffc
  40252c:	2044cab8 	.word	0x2044cab8

00402530 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402530:	f04f 30ff 	mov.w	r0, #4294967295
  402534:	4770      	bx	lr
  402536:	bf00      	nop

00402538 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402538:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	return 0;
}
  40253c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
  40253e:	604b      	str	r3, [r1, #4]
}
  402540:	4770      	bx	lr
  402542:	bf00      	nop

00402544 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402544:	2001      	movs	r0, #1
  402546:	4770      	bx	lr

00402548 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402548:	2000      	movs	r0, #0
  40254a:	4770      	bx	lr

0040254c <USART1_Handler>:
volatile uint32_t uart_cnt = 0;
volatile uint32_t waiting_for_button_press = 0;
volatile bool chord_harmonies[9] = {false, false, false, false, false, false, false, false, false}; // last one is autotune  

void USART_SERIAL_ISR_HANDLER(void)
{
  40254c:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t dw_status = usart_get_status(USART_SERIAL);
  40254e:	48c4      	ldr	r0, [pc, #784]	; (402860 <USART1_Handler+0x314>)
  402550:	4bc4      	ldr	r3, [pc, #784]	; (402864 <USART1_Handler+0x318>)
  402552:	4798      	blx	r3
	if (dw_status & US_CSR_RXRDY) {
  402554:	07c3      	lsls	r3, r0, #31
  402556:	d400      	bmi.n	40255a <USART1_Handler+0xe>
  402558:	bd38      	pop	{r3, r4, r5, pc}
		usart_read(USART_SERIAL, (uint32_t *)&received_bytes[uart_cnt++]);
  40255a:	4cc3      	ldr	r4, [pc, #780]	; (402868 <USART1_Handler+0x31c>)
  40255c:	4dc3      	ldr	r5, [pc, #780]	; (40286c <USART1_Handler+0x320>)
  40255e:	6821      	ldr	r1, [r4, #0]
  402560:	4bc3      	ldr	r3, [pc, #780]	; (402870 <USART1_Handler+0x324>)
  402562:	1c4a      	adds	r2, r1, #1
  402564:	48be      	ldr	r0, [pc, #760]	; (402860 <USART1_Handler+0x314>)
  402566:	eb05 0181 	add.w	r1, r5, r1, lsl #2
  40256a:	6022      	str	r2, [r4, #0]
  40256c:	4798      	blx	r3
			72 C 
			73 Db 
			74 D 
			75 Eb
		*/ 
		if (waiting_for_button_press == 2 && uart_cnt == 3)
  40256e:	4bc1      	ldr	r3, [pc, #772]	; (402874 <USART1_Handler+0x328>)
  402570:	681a      	ldr	r2, [r3, #0]
  402572:	2a02      	cmp	r2, #2
  402574:	d060      	beq.n	402638 <USART1_Handler+0xec>
		{
			uart_cnt = 0; 
			waiting_for_button_press--; 
		}
		else if (waiting_for_button_press == 1 && uart_cnt == 2)
  402576:	681a      	ldr	r2, [r3, #0]
  402578:	2a01      	cmp	r2, #1
  40257a:	d066      	beq.n	40264a <USART1_Handler+0xfe>
			waiting_for_button_press = 0; 
			uint32_t *data = (uint32_t *)&received_bytes[1]; 
			
			chord_harmonies[*data] = !chord_harmonies[*data]; 
		}
		else if (uart_cnt == 3)
  40257c:	6822      	ldr	r2, [r4, #0]
  40257e:	2a03      	cmp	r2, #3
  402580:	d1ea      	bne.n	402558 <USART1_Handler+0xc>
		{
			uart_cnt = 0; 
			uint32_t *message = (uint32_t *)&received_bytes[0]; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1]; 
			uint32_t *data2 = (uint32_t *)&received_bytes[2]; 
			if (*message == 176 && *data1 == 0 && *data2 == 0)
  402582:	6829      	ldr	r1, [r5, #0]
			uart_cnt = 0; 
  402584:	2000      	movs	r0, #0
			if (*message == 176 && *data1 == 0 && *data2 == 0)
  402586:	29b0      	cmp	r1, #176	; 0xb0
			uart_cnt = 0; 
  402588:	6020      	str	r0, [r4, #0]
			if (*message == 176 && *data1 == 0 && *data2 == 0)
  40258a:	f000 80ab 	beq.w	4026e4 <USART1_Handler+0x198>
			{
				waiting_for_button_press = 2; 
			}
			else if (*message == 255 && *data1 == 255)
  40258e:	29ff      	cmp	r1, #255	; 0xff
  402590:	f000 81f0 	beq.w	402974 <USART1_Handler+0x428>
			{
				key_root = *data2; 
			}
			else if (*message == NOTE_ON)
  402594:	2990      	cmp	r1, #144	; 0x90
  402596:	d065      	beq.n	402664 <USART1_Handler+0x118>
						harmony_list[i].idx = *data1; 
						break; 
					}
				}
			}
			else if (*message == NOTE_OFF)
  402598:	2980      	cmp	r1, #128	; 0x80
  40259a:	f040 81fa 	bne.w	402992 <USART1_Handler+0x446>
			{
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
				{
					if (harmony_list[i].active == true && harmony_list[i].idx == *data1)
  40259e:	4bb6      	ldr	r3, [pc, #728]	; (402878 <USART1_Handler+0x32c>)
  4025a0:	686a      	ldr	r2, [r5, #4]
  4025a2:	7a19      	ldrb	r1, [r3, #8]
  4025a4:	b111      	cbz	r1, 4025ac <USART1_Handler+0x60>
  4025a6:	6859      	ldr	r1, [r3, #4]
  4025a8:	428a      	cmp	r2, r1
  4025aa:	d03e      	beq.n	40262a <USART1_Handler+0xde>
  4025ac:	7d19      	ldrb	r1, [r3, #20]
  4025ae:	b119      	cbz	r1, 4025b8 <USART1_Handler+0x6c>
  4025b0:	6919      	ldr	r1, [r3, #16]
  4025b2:	428a      	cmp	r2, r1
  4025b4:	f000 8204 	beq.w	4029c0 <USART1_Handler+0x474>
  4025b8:	f893 1020 	ldrb.w	r1, [r3, #32]
  4025bc:	b119      	cbz	r1, 4025c6 <USART1_Handler+0x7a>
  4025be:	69d9      	ldr	r1, [r3, #28]
  4025c0:	428a      	cmp	r2, r1
  4025c2:	f000 8205 	beq.w	4029d0 <USART1_Handler+0x484>
  4025c6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
  4025ca:	b119      	cbz	r1, 4025d4 <USART1_Handler+0x88>
  4025cc:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4025ce:	428a      	cmp	r2, r1
  4025d0:	f000 8200 	beq.w	4029d4 <USART1_Handler+0x488>
  4025d4:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
  4025d8:	b119      	cbz	r1, 4025e2 <USART1_Handler+0x96>
  4025da:	6b59      	ldr	r1, [r3, #52]	; 0x34
  4025dc:	428a      	cmp	r2, r1
  4025de:	f000 81fb 	beq.w	4029d8 <USART1_Handler+0x48c>
  4025e2:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
  4025e6:	b119      	cbz	r1, 4025f0 <USART1_Handler+0xa4>
  4025e8:	6c19      	ldr	r1, [r3, #64]	; 0x40
  4025ea:	428a      	cmp	r2, r1
  4025ec:	f000 81f6 	beq.w	4029dc <USART1_Handler+0x490>
  4025f0:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
  4025f4:	b119      	cbz	r1, 4025fe <USART1_Handler+0xb2>
  4025f6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
  4025f8:	428a      	cmp	r2, r1
  4025fa:	f000 81e5 	beq.w	4029c8 <USART1_Handler+0x47c>
  4025fe:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
  402602:	b119      	cbz	r1, 40260c <USART1_Handler+0xc0>
  402604:	6d99      	ldr	r1, [r3, #88]	; 0x58
  402606:	428a      	cmp	r2, r1
  402608:	f000 81e0 	beq.w	4029cc <USART1_Handler+0x480>
  40260c:	f893 1068 	ldrb.w	r1, [r3, #104]	; 0x68
  402610:	b119      	cbz	r1, 40261a <USART1_Handler+0xce>
  402612:	6e59      	ldr	r1, [r3, #100]	; 0x64
  402614:	428a      	cmp	r2, r1
  402616:	f000 81d5 	beq.w	4029c4 <USART1_Handler+0x478>
  40261a:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
  40261e:	2900      	cmp	r1, #0
  402620:	d09a      	beq.n	402558 <USART1_Handler+0xc>
  402622:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402624:	4291      	cmp	r1, r2
  402626:	d197      	bne.n	402558 <USART1_Handler+0xc>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  402628:	2009      	movs	r0, #9
					{
						harmony_list[i].active = false; 
  40262a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  40262e:	2200      	movs	r2, #0
  402630:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  402634:	721a      	strb	r2, [r3, #8]
						break; 
  402636:	bd38      	pop	{r3, r4, r5, pc}
		if (waiting_for_button_press == 2 && uart_cnt == 3)
  402638:	6822      	ldr	r2, [r4, #0]
  40263a:	2a03      	cmp	r2, #3
  40263c:	d19b      	bne.n	402576 <USART1_Handler+0x2a>
			uart_cnt = 0; 
  40263e:	2200      	movs	r2, #0
  402640:	6022      	str	r2, [r4, #0]
			waiting_for_button_press--; 
  402642:	681a      	ldr	r2, [r3, #0]
  402644:	3a01      	subs	r2, #1
  402646:	601a      	str	r2, [r3, #0]
  402648:	bd38      	pop	{r3, r4, r5, pc}
		else if (waiting_for_button_press == 1 && uart_cnt == 2)
  40264a:	6822      	ldr	r2, [r4, #0]
  40264c:	2a02      	cmp	r2, #2
  40264e:	d195      	bne.n	40257c <USART1_Handler+0x30>
			chord_harmonies[*data] = !chord_harmonies[*data]; 
  402650:	686a      	ldr	r2, [r5, #4]
			uart_cnt = 0; 
  402652:	2000      	movs	r0, #0
			chord_harmonies[*data] = !chord_harmonies[*data]; 
  402654:	4989      	ldr	r1, [pc, #548]	; (40287c <USART1_Handler+0x330>)
			uart_cnt = 0; 
  402656:	6020      	str	r0, [r4, #0]
			waiting_for_button_press = 0; 
  402658:	6018      	str	r0, [r3, #0]
			chord_harmonies[*data] = !chord_harmonies[*data]; 
  40265a:	5c8b      	ldrb	r3, [r1, r2]
  40265c:	f083 0301 	eor.w	r3, r3, #1
  402660:	548b      	strb	r3, [r1, r2]
		{
  402662:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == false)
  402664:	4b84      	ldr	r3, [pc, #528]	; (402878 <USART1_Handler+0x32c>)
  402666:	7a19      	ldrb	r1, [r3, #8]
  402668:	f001 00ff 	and.w	r0, r1, #255	; 0xff
  40266c:	2900      	cmp	r1, #0
  40266e:	f000 8199 	beq.w	4029a4 <USART1_Handler+0x458>
  402672:	7d19      	ldrb	r1, [r3, #20]
  402674:	2900      	cmp	r1, #0
  402676:	f000 8193 	beq.w	4029a0 <USART1_Handler+0x454>
  40267a:	f893 1020 	ldrb.w	r1, [r3, #32]
  40267e:	2900      	cmp	r1, #0
  402680:	f000 8192 	beq.w	4029a8 <USART1_Handler+0x45c>
  402684:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
  402688:	b1f1      	cbz	r1, 4026c8 <USART1_Handler+0x17c>
  40268a:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
  40268e:	2a00      	cmp	r2, #0
  402690:	f000 818e 	beq.w	4029b0 <USART1_Handler+0x464>
  402694:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
  402698:	2a00      	cmp	r2, #0
  40269a:	f000 8187 	beq.w	4029ac <USART1_Handler+0x460>
  40269e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
  4026a2:	2a00      	cmp	r2, #0
  4026a4:	f000 8188 	beq.w	4029b8 <USART1_Handler+0x46c>
  4026a8:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
  4026ac:	2a00      	cmp	r2, #0
  4026ae:	f000 8181 	beq.w	4029b4 <USART1_Handler+0x468>
  4026b2:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
  4026b6:	2a00      	cmp	r2, #0
  4026b8:	f000 8180 	beq.w	4029bc <USART1_Handler+0x470>
  4026bc:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
  4026c0:	2a00      	cmp	r2, #0
  4026c2:	f47f af49 	bne.w	402558 <USART1_Handler+0xc>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4026c6:	2209      	movs	r2, #9
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4026c8:	6868      	ldr	r0, [r5, #4]
						harmony_list[i].active = true; 
  4026ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4026ce:	496c      	ldr	r1, [pc, #432]	; (402880 <USART1_Handler+0x334>)
						harmony_list[i].active = true; 
  4026d0:	2401      	movs	r4, #1
  4026d2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4026d6:	eb01 0280 	add.w	r2, r1, r0, lsl #2
						harmony_list[i].active = true; 
  4026da:	721c      	strb	r4, [r3, #8]
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4026dc:	6812      	ldr	r2, [r2, #0]
  4026de:	601a      	str	r2, [r3, #0]
						harmony_list[i].idx = *data1; 
  4026e0:	6058      	str	r0, [r3, #4]
						break; 
  4026e2:	bd38      	pop	{r3, r4, r5, pc}
			if (*message == 176 && *data1 == 0 && *data2 == 0)
  4026e4:	686a      	ldr	r2, [r5, #4]
  4026e6:	2a00      	cmp	r2, #0
  4026e8:	f000 814c 	beq.w	402984 <USART1_Handler+0x438>
					}
				}
			}
			else if (*message == SLIDER)
			{
				switch(*data1)
  4026ec:	3a05      	subs	r2, #5
  4026ee:	2a58      	cmp	r2, #88	; 0x58
  4026f0:	f63f af32 	bhi.w	402558 <USART1_Handler+0xc>
  4026f4:	a301      	add	r3, pc, #4	; (adr r3, 4026fc <USART1_Handler+0x1b0>)
  4026f6:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
  4026fa:	bf00      	nop
  4026fc:	0040295d 	.word	0x0040295d
  402700:	00402559 	.word	0x00402559
  402704:	00402941 	.word	0x00402941
  402708:	00402559 	.word	0x00402559
  40270c:	00402559 	.word	0x00402559
  402710:	00402559 	.word	0x00402559
  402714:	00402559 	.word	0x00402559
  402718:	00402559 	.word	0x00402559
  40271c:	00402559 	.word	0x00402559
  402720:	00402559 	.word	0x00402559
  402724:	00402559 	.word	0x00402559
  402728:	00402559 	.word	0x00402559
  40272c:	00402559 	.word	0x00402559
  402730:	00402559 	.word	0x00402559
  402734:	00402559 	.word	0x00402559
  402738:	00402559 	.word	0x00402559
  40273c:	00402559 	.word	0x00402559
  402740:	00402559 	.word	0x00402559
  402744:	00402559 	.word	0x00402559
  402748:	00402559 	.word	0x00402559
  40274c:	00402559 	.word	0x00402559
  402750:	00402559 	.word	0x00402559
  402754:	00402559 	.word	0x00402559
  402758:	00402559 	.word	0x00402559
  40275c:	00402559 	.word	0x00402559
  402760:	00402559 	.word	0x00402559
  402764:	00402559 	.word	0x00402559
  402768:	00402559 	.word	0x00402559
  40276c:	00402559 	.word	0x00402559
  402770:	00402559 	.word	0x00402559
  402774:	00402559 	.word	0x00402559
  402778:	00402559 	.word	0x00402559
  40277c:	00402559 	.word	0x00402559
  402780:	00402559 	.word	0x00402559
  402784:	00402559 	.word	0x00402559
  402788:	00402559 	.word	0x00402559
  40278c:	00402559 	.word	0x00402559
  402790:	00402559 	.word	0x00402559
  402794:	00402559 	.word	0x00402559
  402798:	00402559 	.word	0x00402559
  40279c:	00402559 	.word	0x00402559
  4027a0:	00402559 	.word	0x00402559
  4027a4:	00402559 	.word	0x00402559
  4027a8:	00402559 	.word	0x00402559
  4027ac:	00402559 	.word	0x00402559
  4027b0:	00402559 	.word	0x00402559
  4027b4:	00402559 	.word	0x00402559
  4027b8:	00402559 	.word	0x00402559
  4027bc:	00402559 	.word	0x00402559
  4027c0:	00402559 	.word	0x00402559
  4027c4:	00402559 	.word	0x00402559
  4027c8:	00402559 	.word	0x00402559
  4027cc:	00402559 	.word	0x00402559
  4027d0:	00402559 	.word	0x00402559
  4027d4:	00402559 	.word	0x00402559
  4027d8:	00402559 	.word	0x00402559
  4027dc:	00402559 	.word	0x00402559
  4027e0:	00402559 	.word	0x00402559
  4027e4:	00402559 	.word	0x00402559
  4027e8:	00402559 	.word	0x00402559
  4027ec:	00402559 	.word	0x00402559
  4027f0:	00402559 	.word	0x00402559
  4027f4:	00402559 	.word	0x00402559
  4027f8:	00402559 	.word	0x00402559
  4027fc:	00402559 	.word	0x00402559
  402800:	00402559 	.word	0x00402559
  402804:	00402921 	.word	0x00402921
  402808:	00402909 	.word	0x00402909
  40280c:	004028f1 	.word	0x004028f1
  402810:	004028d9 	.word	0x004028d9
  402814:	00402559 	.word	0x00402559
  402818:	00402559 	.word	0x00402559
  40281c:	00402559 	.word	0x00402559
  402820:	00402559 	.word	0x00402559
  402824:	00402559 	.word	0x00402559
  402828:	00402559 	.word	0x00402559
  40282c:	00402559 	.word	0x00402559
  402830:	00402559 	.word	0x00402559
  402834:	00402559 	.word	0x00402559
  402838:	004028c1 	.word	0x004028c1
  40283c:	00402559 	.word	0x00402559
  402840:	00402559 	.word	0x00402559
  402844:	00402559 	.word	0x00402559
  402848:	00402559 	.word	0x00402559
  40284c:	00402559 	.word	0x00402559
  402850:	00402559 	.word	0x00402559
  402854:	004028a9 	.word	0x004028a9
  402858:	00402559 	.word	0x00402559
  40285c:	0040288d 	.word	0x0040288d
  402860:	40028000 	.word	0x40028000
  402864:	00401655 	.word	0x00401655
  402868:	20445004 	.word	0x20445004
  40286c:	2044a80c 	.word	0x2044a80c
  402870:	00401659 	.word	0x00401659
  402874:	20445008 	.word	0x20445008
  402878:	2044a818 	.word	0x2044a818
  40287c:	2041c114 	.word	0x2041c114
  402880:	00407820 	.word	0x00407820
  402884:	3c810204 	.word	0x3c810204
  402888:	3d4ccccd 	.word	0x3d4ccccd
					case REVERB_CH: 
						reverb_volume = (float)*data2 / 127.0f; break; 
					case CHORUS_VOLUME_CH: 
						chorus_volume = (float)*data2 / 127.0f; break;
					case CHORUS_SPEED_CH: 
						chorus_speed = 0.05f + 2.0f*(float)*data2 / 127.0f; break;
  40288c:	ed95 7a02 	vldr	s14, [r5, #8]
  402890:	ed5f 6a04 	vldr	s13, [pc, #-16]	; 402884 <USART1_Handler+0x338>
  402894:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402898:	ed5f 7a05 	vldr	s15, [pc, #-20]	; 402888 <USART1_Handler+0x33c>
  40289c:	4b50      	ldr	r3, [pc, #320]	; (4029e0 <USART1_Handler+0x494>)
  40289e:	eee7 7a26 	vfma.f32	s15, s14, s13
  4028a2:	edc3 7a00 	vstr	s15, [r3]
  4028a6:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_FEEDBACK_CH: 
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
  4028a8:	edd5 7a02 	vldr	s15, [r5, #8]
  4028ac:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 4029e4 <USART1_Handler+0x498>
  4028b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4028b4:	4b4c      	ldr	r3, [pc, #304]	; (4029e8 <USART1_Handler+0x49c>)
  4028b6:	ee67 7a87 	vmul.f32	s15, s15, s14
  4028ba:	edc3 7a00 	vstr	s15, [r3]
  4028be:	bd38      	pop	{r3, r4, r5, pc}
						harm_volume = (float)*data2 / 127.0f; break; 
  4028c0:	edd5 7a02 	vldr	s15, [r5, #8]
  4028c4:	ed9f 7a49 	vldr	s14, [pc, #292]	; 4029ec <USART1_Handler+0x4a0>
  4028c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4028cc:	4b48      	ldr	r3, [pc, #288]	; (4029f0 <USART1_Handler+0x4a4>)
  4028ce:	ee67 7a87 	vmul.f32	s15, s15, s14
  4028d2:	edc3 7a00 	vstr	s15, [r3]
  4028d6:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_SPEED_CH: 
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
					case DELAY_VOLUME_CH: 
						delay_volume = 0.7f * (float)*data2 / 127.0f; break; 
  4028d8:	edd5 7a02 	vldr	s15, [r5, #8]
  4028dc:	ed9f 7a45 	vldr	s14, [pc, #276]	; 4029f4 <USART1_Handler+0x4a8>
  4028e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4028e4:	4b44      	ldr	r3, [pc, #272]	; (4029f8 <USART1_Handler+0x4ac>)
  4028e6:	ee67 7a87 	vmul.f32	s15, s15, s14
  4028ea:	edc3 7a00 	vstr	s15, [r3]
  4028ee:	bd38      	pop	{r3, r4, r5, pc}
						chorus_volume = (float)*data2 / 127.0f; break;
  4028f0:	edd5 7a02 	vldr	s15, [r5, #8]
  4028f4:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 4029ec <USART1_Handler+0x4a0>
  4028f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4028fc:	4b3f      	ldr	r3, [pc, #252]	; (4029fc <USART1_Handler+0x4b0>)
  4028fe:	ee67 7a87 	vmul.f32	s15, s15, s14
  402902:	edc3 7a00 	vstr	s15, [r3]
  402906:	bd38      	pop	{r3, r4, r5, pc}
						reverb_volume = (float)*data2 / 127.0f; break; 
  402908:	edd5 7a02 	vldr	s15, [r5, #8]
  40290c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 4029ec <USART1_Handler+0x4a0>
  402910:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402914:	4b3a      	ldr	r3, [pc, #232]	; (402a00 <USART1_Handler+0x4b4>)
  402916:	ee67 7a87 	vmul.f32	s15, s15, s14
  40291a:	edc3 7a00 	vstr	s15, [r3]
  40291e:	bd38      	pop	{r3, r4, r5, pc}
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
  402920:	ed95 7a02 	vldr	s14, [r5, #8]
  402924:	eddf 6a37 	vldr	s13, [pc, #220]	; 402a04 <USART1_Handler+0x4b8>
  402928:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40292c:	eddf 7a36 	vldr	s15, [pc, #216]	; 402a08 <USART1_Handler+0x4bc>
  402930:	4b36      	ldr	r3, [pc, #216]	; (402a0c <USART1_Handler+0x4c0>)
  402932:	eee7 7a66 	vfms.f32	s15, s14, s13
  402936:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40293a:	edc3 7a00 	vstr	s15, [r3]
  40293e:	bd38      	pop	{r3, r4, r5, pc}
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
  402940:	ed95 7a02 	vldr	s14, [r5, #8]
  402944:	eddf 6a32 	vldr	s13, [pc, #200]	; 402a10 <USART1_Handler+0x4c4>
  402948:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40294c:	eddf 7a31 	vldr	s15, [pc, #196]	; 402a14 <USART1_Handler+0x4c8>
  402950:	4b31      	ldr	r3, [pc, #196]	; (402a18 <USART1_Handler+0x4cc>)
  402952:	eee7 7a26 	vfma.f32	s15, s14, s13
  402956:	edc3 7a00 	vstr	s15, [r3]
  40295a:	bd38      	pop	{r3, r4, r5, pc}
						master_volume = 1.2f*(float)*data2 / 127.0f; break; 
  40295c:	edd5 7a02 	vldr	s15, [r5, #8]
  402960:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 402a1c <USART1_Handler+0x4d0>
  402964:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402968:	4b2d      	ldr	r3, [pc, #180]	; (402a20 <USART1_Handler+0x4d4>)
  40296a:	ee67 7a87 	vmul.f32	s15, s15, s14
  40296e:	edc3 7a00 	vstr	s15, [r3]
  402972:	bd38      	pop	{r3, r4, r5, pc}
			else if (*message == 255 && *data1 == 255)
  402974:	686b      	ldr	r3, [r5, #4]
  402976:	2bff      	cmp	r3, #255	; 0xff
  402978:	f47f adee 	bne.w	402558 <USART1_Handler+0xc>
				key_root = *data2; 
  40297c:	68aa      	ldr	r2, [r5, #8]
  40297e:	4b29      	ldr	r3, [pc, #164]	; (402a24 <USART1_Handler+0x4d8>)
  402980:	601a      	str	r2, [r3, #0]
  402982:	bd38      	pop	{r3, r4, r5, pc}
			if (*message == 176 && *data1 == 0 && *data2 == 0)
  402984:	68aa      	ldr	r2, [r5, #8]
  402986:	2a00      	cmp	r2, #0
  402988:	f47f ade6 	bne.w	402558 <USART1_Handler+0xc>
				waiting_for_button_press = 2; 
  40298c:	2202      	movs	r2, #2
  40298e:	601a      	str	r2, [r3, #0]
  402990:	bd38      	pop	{r3, r4, r5, pc}
					default: break; 
				}
			}
			else if (*message == PITCH_WHEEL)
  402992:	29e0      	cmp	r1, #224	; 0xe0
  402994:	f47f ade0 	bne.w	402558 <USART1_Handler+0xc>
			{
				pitch_bend = *data2; 
  402998:	68aa      	ldr	r2, [r5, #8]
  40299a:	4b23      	ldr	r3, [pc, #140]	; (402a28 <USART1_Handler+0x4dc>)
  40299c:	601a      	str	r2, [r3, #0]
			}
		} 
	}
}
  40299e:	e5db      	b.n	402558 <USART1_Handler+0xc>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029a0:	2201      	movs	r2, #1
  4029a2:	e691      	b.n	4026c8 <USART1_Handler+0x17c>
					if (harmony_list[i].active == false)
  4029a4:	4602      	mov	r2, r0
  4029a6:	e68f      	b.n	4026c8 <USART1_Handler+0x17c>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029a8:	2202      	movs	r2, #2
  4029aa:	e68d      	b.n	4026c8 <USART1_Handler+0x17c>
  4029ac:	2205      	movs	r2, #5
  4029ae:	e68b      	b.n	4026c8 <USART1_Handler+0x17c>
  4029b0:	2204      	movs	r2, #4
  4029b2:	e689      	b.n	4026c8 <USART1_Handler+0x17c>
  4029b4:	2207      	movs	r2, #7
  4029b6:	e687      	b.n	4026c8 <USART1_Handler+0x17c>
  4029b8:	2206      	movs	r2, #6
  4029ba:	e685      	b.n	4026c8 <USART1_Handler+0x17c>
  4029bc:	2208      	movs	r2, #8
  4029be:	e683      	b.n	4026c8 <USART1_Handler+0x17c>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029c0:	2001      	movs	r0, #1
  4029c2:	e632      	b.n	40262a <USART1_Handler+0xde>
  4029c4:	2008      	movs	r0, #8
  4029c6:	e630      	b.n	40262a <USART1_Handler+0xde>
  4029c8:	2006      	movs	r0, #6
  4029ca:	e62e      	b.n	40262a <USART1_Handler+0xde>
  4029cc:	2007      	movs	r0, #7
  4029ce:	e62c      	b.n	40262a <USART1_Handler+0xde>
  4029d0:	2002      	movs	r0, #2
  4029d2:	e62a      	b.n	40262a <USART1_Handler+0xde>
  4029d4:	2003      	movs	r0, #3
  4029d6:	e628      	b.n	40262a <USART1_Handler+0xde>
  4029d8:	2004      	movs	r0, #4
  4029da:	e626      	b.n	40262a <USART1_Handler+0xde>
  4029dc:	2005      	movs	r0, #5
  4029de:	e624      	b.n	40262a <USART1_Handler+0xde>
  4029e0:	2040002c 	.word	0x2040002c
  4029e4:	3bce69a0 	.word	0x3bce69a0
  4029e8:	20400030 	.word	0x20400030
  4029ec:	3c010204 	.word	0x3c010204
  4029f0:	2040003c 	.word	0x2040003c
  4029f4:	3bb49c6c 	.word	0x3bb49c6c
  4029f8:	20430000 	.word	0x20430000
  4029fc:	2041c120 	.word	0x2041c120
  402a00:	20445000 	.word	0x20445000
  402a04:	42dc78f2 	.word	0x42dc78f2
  402a08:	467d2000 	.word	0x467d2000
  402a0c:	20400034 	.word	0x20400034
  402a10:	3be836d4 	.word	0x3be836d4
  402a14:	3dcccccd 	.word	0x3dcccccd
  402a18:	20400038 	.word	0x20400038
  402a1c:	3c1acf38 	.word	0x3c1acf38
  402a20:	20400044 	.word	0x20400044
  402a24:	20400040 	.word	0x20400040
  402a28:	20400048 	.word	0x20400048

00402a2c <main>:

// uncomment to communicate to pc console over uart for debug 
//#define USING_CONSOLE

int main(void)
{
  402a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sysclk_init();
  402a30:	4b6c      	ldr	r3, [pc, #432]	; (402be4 <main+0x1b8>)

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
	usart_settings.char_length = opt->charlength;
	usart_settings.parity_type = opt->paritytype;
	usart_settings.stop_bits= opt->stopbits;
  402a32:	2400      	movs	r4, #0
	usart_settings.baudrate = opt->baudrate;
  402a34:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402a38:	4f6b      	ldr	r7, [pc, #428]	; (402be8 <main+0x1bc>)
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402a3a:	f44f 4680 	mov.w	r6, #16384	; 0x4000
	} 
	uint32_t circ_buf_idx = 0; 
	float closest_note_freq = 0; 
	uint32_t closest_note_number = 0; 
	float desired_pitch; 
	uint32_t sin_cnt = 0; 
  402a3e:	46a2      	mov	sl, r4
  402a40:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 402c24 <main+0x1f8>
  402a44:	f8df b204 	ldr.w	fp, [pc, #516]	; 402c4c <main+0x220>
{
  402a48:	ed2d 8b06 	vpush	{d8-d10}
  402a4c:	b0bb      	sub	sp, #236	; 0xec
  402a4e:	eddf aa67 	vldr	s21, [pc, #412]	; 402bec <main+0x1c0>
	sysclk_init();
  402a52:	4798      	blx	r3
	board_init();
  402a54:	4b66      	ldr	r3, [pc, #408]	; (402bf0 <main+0x1c4>)
  402a56:	4798      	blx	r3
	audio_init();
  402a58:	4b66      	ldr	r3, [pc, #408]	; (402bf4 <main+0x1c8>)
  402a5a:	4798      	blx	r3
	PSOLA_init(); 
  402a5c:	4b66      	ldr	r3, [pc, #408]	; (402bf8 <main+0x1cc>)
  402a5e:	4798      	blx	r3
	usart_settings.char_length = opt->charlength;
  402a60:	21c0      	movs	r1, #192	; 0xc0
	usart_settings.parity_type = opt->paritytype;
  402a62:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a66:	4b65      	ldr	r3, [pc, #404]	; (402bfc <main+0x1d0>)
	usart_settings.char_length = opt->charlength;
  402a68:	9127      	str	r1, [sp, #156]	; 0x9c
  402a6a:	f06f 0101 	mvn.w	r1, #1
  402a6e:	200e      	movs	r0, #14
	usart_settings.baudrate = opt->baudrate;
  402a70:	9526      	str	r5, [sp, #152]	; 0x98
	uint32_t sin_cnt = 0; 
  402a72:	9405      	str	r4, [sp, #20]
  402a74:	9107      	str	r1, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  402a76:	9228      	str	r2, [sp, #160]	; 0xa0
	usart_settings.stop_bits= opt->stopbits;
  402a78:	9429      	str	r4, [sp, #164]	; 0xa4
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402a7a:	942a      	str	r4, [sp, #168]	; 0xa8
  402a7c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402a7e:	ab26      	add	r3, sp, #152	; 0x98
  402a80:	4a5f      	ldr	r2, [pc, #380]	; (402c00 <main+0x1d4>)
  402a82:	4860      	ldr	r0, [pc, #384]	; (402c04 <main+0x1d8>)
  402a84:	4619      	mov	r1, r3
  402a86:	4b60      	ldr	r3, [pc, #384]	; (402c08 <main+0x1dc>)
  402a88:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402a8a:	485e      	ldr	r0, [pc, #376]	; (402c04 <main+0x1d8>)
  402a8c:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402a8e:	4d5f      	ldr	r5, [pc, #380]	; (402c0c <main+0x1e0>)
  402a90:	485c      	ldr	r0, [pc, #368]	; (402c04 <main+0x1d8>)
  402a92:	47a8      	blx	r5
	usart_enable_tx(USART_SERIAL);
  402a94:	485b      	ldr	r0, [pc, #364]	; (402c04 <main+0x1d8>)
  402a96:	47b8      	blx	r7
	usart_enable_rx(USART_SERIAL);
  402a98:	485a      	ldr	r0, [pc, #360]	; (402c04 <main+0x1d8>)
  402a9a:	47a8      	blx	r5
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402a9c:	2101      	movs	r1, #1
  402a9e:	4859      	ldr	r0, [pc, #356]	; (402c04 <main+0x1d8>)
		harmony_list[i].freq = 0.0f; 
  402aa0:	2500      	movs	r5, #0
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402aa2:	4b5b      	ldr	r3, [pc, #364]	; (402c10 <main+0x1e4>)
  402aa4:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402aa6:	4b5b      	ldr	r3, [pc, #364]	; (402c14 <main+0x1e8>)
  402aa8:	f04f 0e40 	mov.w	lr, #64	; 0x40
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402aac:	aa26      	add	r2, sp, #152	; 0x98
  402aae:	4f5a      	ldr	r7, [pc, #360]	; (402c18 <main+0x1ec>)
  402ab0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402ab4:	f883 e30e 	strb.w	lr, [r3, #782]	; 0x30e
  402ab8:	4611      	mov	r1, r2
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402aba:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
  402abe:	2213      	movs	r2, #19
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402ac0:	601e      	str	r6, [r3, #0]
		harmony_list[i].freq = 0.0f; 
  402ac2:	4b56      	ldr	r3, [pc, #344]	; (402c1c <main+0x1f0>)
  402ac4:	601d      	str	r5, [r3, #0]
		harmony_list[i].idx = 0; 
  402ac6:	605c      	str	r4, [r3, #4]
		harmony_list[i].active = false; 
  402ac8:	721c      	strb	r4, [r3, #8]
		harmony_list[i].freq = 0.0f; 
  402aca:	60dd      	str	r5, [r3, #12]
		harmony_list[i].idx = 0; 
  402acc:	611c      	str	r4, [r3, #16]
		harmony_list[i].active = false; 
  402ace:	751c      	strb	r4, [r3, #20]
		harmony_list[i].freq = 0.0f; 
  402ad0:	619d      	str	r5, [r3, #24]
		harmony_list[i].idx = 0; 
  402ad2:	61dc      	str	r4, [r3, #28]
		harmony_list[i].active = false; 
  402ad4:	f883 4020 	strb.w	r4, [r3, #32]
		harmony_list[i].freq = 0.0f; 
  402ad8:	625d      	str	r5, [r3, #36]	; 0x24
		harmony_list[i].idx = 0; 
  402ada:	629c      	str	r4, [r3, #40]	; 0x28
		harmony_list[i].active = false; 
  402adc:	f883 402c 	strb.w	r4, [r3, #44]	; 0x2c
		harmony_list[i].freq = 0.0f; 
  402ae0:	631d      	str	r5, [r3, #48]	; 0x30
		harmony_list[i].idx = 0; 
  402ae2:	635c      	str	r4, [r3, #52]	; 0x34
		harmony_list[i].active = false; 
  402ae4:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38
		harmony_list[i].freq = 0.0f; 
  402ae8:	63dd      	str	r5, [r3, #60]	; 0x3c
		harmony_list[i].idx = 0; 
  402aea:	641c      	str	r4, [r3, #64]	; 0x40
		harmony_list[i].active = false; 
  402aec:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
		harmony_list[i].freq = 0.0f; 
  402af0:	649d      	str	r5, [r3, #72]	; 0x48
		harmony_list[i].idx = 0; 
  402af2:	64dc      	str	r4, [r3, #76]	; 0x4c
		harmony_list[i].active = false; 
  402af4:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
		harmony_list[i].freq = 0.0f; 
  402af8:	655d      	str	r5, [r3, #84]	; 0x54
		harmony_list[i].idx = 0; 
  402afa:	659c      	str	r4, [r3, #88]	; 0x58
		harmony_list[i].active = false; 
  402afc:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
		harmony_list[i].freq = 0.0f; 
  402b00:	661d      	str	r5, [r3, #96]	; 0x60
		harmony_list[i].idx = 0; 
  402b02:	665c      	str	r4, [r3, #100]	; 0x64
		harmony_list[i].active = false; 
  402b04:	f883 4068 	strb.w	r4, [r3, #104]	; 0x68
		harmony_list[i].freq = 0.0f; 
  402b08:	66dd      	str	r5, [r3, #108]	; 0x6c
		harmony_list[i].idx = 0; 
  402b0a:	671c      	str	r4, [r3, #112]	; 0x70
		harmony_list[i].active = false; 
  402b0c:	f883 4074 	strb.w	r4, [r3, #116]	; 0x74
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402b10:	47b8      	blx	r7
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b12:	4b43      	ldr	r3, [pc, #268]	; (402c20 <main+0x1f4>)
	harmony_shifts[0] = NO_SHIFT;
  402b14:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
	uint32_t chorus_delay; 
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b18:	4628      	mov	r0, r5
  402b1a:	4632      	mov	r2, r6
  402b1c:	4941      	ldr	r1, [pc, #260]	; (402c24 <main+0x1f8>)
		chord_freqs[i].freq = 0.0f; chord_freqs[i].active = false; 
  402b1e:	9516      	str	r5, [sp, #88]	; 0x58
  402b20:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  402b24:	9518      	str	r5, [sp, #96]	; 0x60
  402b26:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  402b2a:	951a      	str	r5, [sp, #104]	; 0x68
  402b2c:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  402b30:	951c      	str	r5, [sp, #112]	; 0x70
  402b32:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
  402b36:	951e      	str	r5, [sp, #120]	; 0x78
  402b38:	f88d 407c 	strb.w	r4, [sp, #124]	; 0x7c
  402b3c:	9520      	str	r5, [sp, #128]	; 0x80
  402b3e:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  402b42:	9522      	str	r5, [sp, #136]	; 0x88
  402b44:	f88d 408c 	strb.w	r4, [sp, #140]	; 0x8c
  402b48:	9524      	str	r5, [sp, #144]	; 0x90
  402b4a:	f88d 4094 	strb.w	r4, [sp, #148]	; 0x94
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b4e:	9327      	str	r3, [sp, #156]	; 0x9c
	harmony_shifts[MAX_NUM_SHIFTS] = END_OF_SHIFTS; // should never change 
  402b50:	9339      	str	r3, [sp, #228]	; 0xe4
	harmony_shifts[0] = NO_SHIFT;
  402b52:	f8cd e098 	str.w	lr, [sp, #152]	; 0x98
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b56:	47b8      	blx	r7
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b58:	4628      	mov	r0, r5
  402b5a:	4632      	mov	r2, r6
  402b5c:	4932      	ldr	r1, [pc, #200]	; (402c28 <main+0x1fc>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b5e:	ad0f      	add	r5, sp, #60	; 0x3c
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b60:	47b8      	blx	r7
  402b62:	9907      	ldr	r1, [sp, #28]
  402b64:	4b31      	ldr	r3, [pc, #196]	; (402c2c <main+0x200>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b66:	4c32      	ldr	r4, [pc, #200]	; (402c30 <main+0x204>)
  402b68:	1acb      	subs	r3, r1, r3
  402b6a:	9307      	str	r3, [sp, #28]
  402b6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402b6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402b70:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402b74:	340c      	adds	r4, #12
  402b76:	ab0c      	add	r3, sp, #48	; 0x30
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b78:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402b7c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  402b80:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/*************** Application code variables end ***************/
	
	while(1)
	{
		if (dataReceived)
  402b84:	4b2b      	ldr	r3, [pc, #172]	; (402c34 <main+0x208>)
  402b86:	781b      	ldrb	r3, [r3, #0]
  402b88:	2b00      	cmp	r3, #0
  402b8a:	d0fb      	beq.n	402b84 <main+0x158>
		{	
			dataReceived = false; 
  402b8c:	4a29      	ldr	r2, [pc, #164]	; (402c34 <main+0x208>)
  402b8e:	2300      	movs	r3, #0
			
			// get pitch 
			inputPitch = computeWaveletPitch(processBuffer);
  402b90:	4829      	ldr	r0, [pc, #164]	; (402c38 <main+0x20c>)
	uint32_t hi = 127;
  402b92:	257f      	movs	r5, #127	; 0x7f
			dataReceived = false; 
  402b94:	7013      	strb	r3, [r2, #0]
			inputPitch = computeWaveletPitch(processBuffer);
  402b96:	4b29      	ldr	r3, [pc, #164]	; (402c3c <main+0x210>)
  402b98:	4798      	blx	r3
			if (inputPitch < MINIMUM_PITCH) 
				inputPitch = MINIMUM_PITCH; 
			oneOverInputPitch = 1.0f / inputPitch;
  402b9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  402b9e:	ee07 0a90 	vmov	s15, r0
  402ba2:	eddf 8a27 	vldr	s17, [pc, #156]	; 402c40 <main+0x214>
  402ba6:	eddf 6a27 	vldr	s13, [pc, #156]	; 402c44 <main+0x218>
	uint32_t lo = 12; // lowest at C0
  402baa:	220c      	movs	r2, #12
  402bac:	fe87 8aaa 	vmaxnm.f32	s16, s15, s21
			oneOverInputPitch = 1.0f / inputPitch;
  402bb0:	ee87 9a08 	vdiv.f32	s18, s14, s16
  402bb4:	eddf 7a24 	vldr	s15, [pc, #144]	; 402c48 <main+0x21c>
		mid = (hi + lo) >> 1;
  402bb8:	18ab      	adds	r3, r5, r2
  402bba:	085b      	lsrs	r3, r3, #1
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bbc:	ee77 7ac8 	vsub.f32	s15, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bc0:	ee36 7ac8 	vsub.f32	s14, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bc4:	1c59      	adds	r1, r3, #1
  402bc6:	eef0 7ae7 	vabs.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bca:	eeb0 7ac7 	vabs.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bd2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		if (d2 <= d1)
  402bd6:	ee17 4a90 	vmov	r4, s15
  402bda:	ee17 0a10 	vmov	r0, s14
  402bde:	42a0      	cmp	r0, r4
  402be0:	d255      	bcs.n	402c8e <main+0x262>
  402be2:	e3d0      	b.n	403386 <main+0x95a>
  402be4:	004016ad 	.word	0x004016ad
  402be8:	00401641 	.word	0x00401641
  402bec:	42c80000 	.word	0x42c80000
  402bf0:	0040171d 	.word	0x0040171d
  402bf4:	00400361 	.word	0x00400361
  402bf8:	00400cf1 	.word	0x00400cf1
  402bfc:	004021f5 	.word	0x004021f5
  402c00:	08f0d180 	.word	0x08f0d180
  402c04:	40028000 	.word	0x40028000
  402c08:	004015a1 	.word	0x004015a1
  402c0c:	00401649 	.word	0x00401649
  402c10:	00401651 	.word	0x00401651
  402c14:	e000e100 	.word	0xe000e100
  402c18:	004037dd 	.word	0x004037dd
  402c1c:	2044a818 	.word	0x2044a818
  402c20:	bf800000 	.word	0xbf800000
  402c24:	20434000 	.word	0x20434000
  402c28:	20420000 	.word	0x20420000
  402c2c:	20444000 	.word	0x20444000
  402c30:	004077f8 	.word	0x004077f8
  402c34:	2040401c 	.word	0x2040401c
  402c38:	20446800 	.word	0x20446800
  402c3c:	004005b9 	.word	0x004005b9
  402c40:	4643ff66 	.word	0x4643ff66
  402c44:	43dc0000 	.word	0x43dc0000
  402c48:	43e914fe 	.word	0x43e914fe
  402c4c:	20400014 	.word	0x20400014
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c50:	1c58      	adds	r0, r3, #1
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c52:	4acd      	ldr	r2, [pc, #820]	; (402f88 <main+0x55c>)
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c54:	4ccc      	ldr	r4, [pc, #816]	; (402f88 <main+0x55c>)
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c56:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c5a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c5e:	edd2 6a00 	vldr	s13, [r2]
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c62:	edd4 7a00 	vldr	s15, [r4]
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c66:	ee36 7ac8 	vsub.f32	s14, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c6a:	ee77 7ac8 	vsub.f32	s15, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c6e:	eeb0 7ac7 	vabs.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c72:	eef0 7ae7 	vabs.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c76:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402c7e:	ee17 2a10 	vmov	r2, s14
  402c82:	ee17 4a90 	vmov	r4, s15
  402c86:	42a2      	cmp	r2, r4
  402c88:	f0c0 837e 	bcc.w	403388 <main+0x95c>
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c8c:	4601      	mov	r1, r0
		mid = (hi + lo) >> 1;
  402c8e:	194b      	adds	r3, r1, r5
	while (lo < hi)
  402c90:	42a9      	cmp	r1, r5
		mid = (hi + lo) >> 1;
  402c92:	ea4f 0353 	mov.w	r3, r3, lsr #1
	while (lo < hi)
  402c96:	d3db      	bcc.n	402c50 <main+0x224>
			// find closest musical pitch 
			get_frequency_from_all(inputPitch, &closest_note_freq, &closest_note_number);
				
			// find number of semitones from root 
			float scale_pitch = closest_note_freq;
			int32_t number_of_semitones_from_root = Abs((int32_t)closest_note_number - key_root);
  402c98:	4bbc      	ldr	r3, [pc, #752]	; (402f8c <main+0x560>)
  402c9a:	681b      	ldr	r3, [r3, #0]
  402c9c:	4bbb      	ldr	r3, [pc, #748]	; (402f8c <main+0x560>)
  402c9e:	681c      	ldr	r4, [r3, #0]
  402ca0:	1b2c      	subs	r4, r5, r4
			while(number_of_semitones_from_root > 12)
  402ca2:	2c0c      	cmp	r4, #12
  402ca4:	dd02      	ble.n	402cac <main+0x280>
				number_of_semitones_from_root -= 12;
  402ca6:	3c0c      	subs	r4, #12
			while(number_of_semitones_from_root > 12)
  402ca8:	2c0c      	cmp	r4, #12
  402caa:	dcfc      	bgt.n	402ca6 <main+0x27a>
						
			// adjust for pitch outside of major scale 		
			if (number_of_semitones_from_root == 1 || number_of_semitones_from_root == 4 ||
  402cac:	1e62      	subs	r2, r4, #1
  402cae:	2a09      	cmp	r2, #9
  402cb0:	f200 84ba 	bhi.w	403628 <main+0xbfc>
  402cb4:	f240 23a9 	movw	r3, #681	; 0x2a9
  402cb8:	40d3      	lsrs	r3, r2
  402cba:	07db      	lsls	r3, r3, #31
  402cbc:	f140 84b4 	bpl.w	403628 <main+0xbfc>
			number_of_semitones_from_root == 6 || number_of_semitones_from_root == 8 || number_of_semitones_from_root == 10 )
			{
				number_of_semitones_from_root +=1;
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402cc0:	4bb1      	ldr	r3, [pc, #708]	; (402f88 <main+0x55c>)
				number_of_semitones_from_root +=1;
  402cc2:	3401      	adds	r4, #1
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402cc4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  402cc8:	edd3 9a01 	vldr	s19, [r3, #4]
			// find index in scale where the pitch lies 
			uint32_t interval_idx = 0;
			int32_t scale_step = 0;
			for (i = 0; i < 7; i++)
			{
				scale_step += major[i];
  402ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
				if (number_of_semitones_from_root == scale_step)
  402cce:	429c      	cmp	r4, r3
  402cd0:	f000 84b0 	beq.w	403634 <main+0xc08>
				scale_step += major[i];
  402cd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402cd6:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402cd8:	429c      	cmp	r4, r3
  402cda:	f000 8540 	beq.w	40375e <main+0xd32>
				scale_step += major[i];
  402cde:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ce0:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402ce2:	429c      	cmp	r4, r3
  402ce4:	f000 8541 	beq.w	40376a <main+0xd3e>
				scale_step += major[i];
  402ce8:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cea:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402cec:	429c      	cmp	r4, r3
  402cee:	f000 8539 	beq.w	403764 <main+0xd38>
				scale_step += major[i];
  402cf2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402cf4:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402cf6:	429c      	cmp	r4, r3
  402cf8:	f000 853a 	beq.w	403770 <main+0xd44>
				scale_step += major[i];
  402cfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402cfe:	4413      	add	r3, r2
			uint32_t interval_idx = 0;
  402d00:	429c      	cmp	r4, r3
  402d02:	bf0c      	ite	eq
  402d04:	2406      	moveq	r4, #6
  402d06:	2400      	movne	r4, #0
					break;
				}
			}
			
			// auto tune or regular voice 
			if (chord_harmonies[8])
  402d08:	4ba1      	ldr	r3, [pc, #644]	; (402f90 <main+0x564>)
  402d0a:	7a1a      	ldrb	r2, [r3, #8]
				desired_pitch = scale_pitch;
			else 
				desired_pitch = inputPitch;
				
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d0c:	4ba1      	ldr	r3, [pc, #644]	; (402f94 <main+0x568>)
				desired_pitch = scale_pitch;
  402d0e:	2a00      	cmp	r2, #0
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d10:	681b      	ldr	r3, [r3, #0]
				desired_pitch = scale_pitch;
  402d12:	bf14      	ite	ne
  402d14:	eef0 7a69 	vmovne.f32	s15, s19
  402d18:	eef0 7a48 	vmoveq.f32	s15, s16
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d1c:	2b37      	cmp	r3, #55	; 0x37
  402d1e:	d903      	bls.n	402d28 <main+0x2fc>
  402d20:	4b9c      	ldr	r3, [pc, #624]	; (402f94 <main+0x568>)
  402d22:	681b      	ldr	r3, [r3, #0]
  402d24:	2b48      	cmp	r3, #72	; 0x48
  402d26:	d91e      	bls.n	402d66 <main+0x33a>
				bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402d28:	4b9a      	ldr	r3, [pc, #616]	; (402f94 <main+0x568>)
  402d2a:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402d2c:	2b7f      	cmp	r3, #127	; 0x7f
  402d2e:	d81a      	bhi.n	402d66 <main+0x33a>
	if (pitch_bend > 64)
  402d30:	4b98      	ldr	r3, [pc, #608]	; (402f94 <main+0x568>)
  402d32:	681b      	ldr	r3, [r3, #0]
  402d34:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402d36:	4b97      	ldr	r3, [pc, #604]	; (402f94 <main+0x568>)
  402d38:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402d3c:	4b92      	ldr	r3, [pc, #584]	; (402f88 <main+0x55c>)
  402d3e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402d42:	f200 847a 	bhi.w	40363a <main+0xc0e>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d46:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402d4a:	ed9f 6a93 	vldr	s12, [pc, #588]	; 402f98 <main+0x56c>
  402d4e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 402f9c <main+0x570>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402d52:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d56:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402d5a:	ee38 6ae5 	vsub.f32	s12, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d5e:	ee26 7a87 	vmul.f32	s14, s13, s14
  402d62:	eee7 7a06 	vfma.f32	s15, s14, s12
				
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402d66:	ee77 7ac8 	vsub.f32	s15, s15, s16
			num_of_shifts = 1;  
			
			// calculate power 
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d6a:	aa0b      	add	r2, sp, #44	; 0x2c
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402d6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d70:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d74:	488a      	ldr	r0, [pc, #552]	; (402fa0 <main+0x574>)
  402d76:	4b8b      	ldr	r3, [pc, #556]	; (402fa4 <main+0x578>)
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402d78:	eea9 7a27 	vfma.f32	s14, s18, s15
  402d7c:	ed8d 7a26 	vstr	s14, [sp, #152]	; 0x98
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d80:	4798      	blx	r3
		
			// determine whether you should add any harmonies 
			if (inputPitch > MINIMUM_PITCH && power > POWER_THRESHOLD)
  402d82:	eeb4 8aea 	vcmpe.f32	s16, s21
  402d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402d8a:	f340 830e 	ble.w	4033aa <main+0x97e>
  402d8e:	eddf 7a86 	vldr	s15, [pc, #536]	; 402fa8 <main+0x57c>
  402d92:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
  402d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402d9e:	f340 8304 	ble.w	4033aa <main+0x97e>
				// chord harmonies 
				uint32_t chord_idx = 0;	
				uint32_t saved_interval_idx = interval_idx; 	
				
				// octave down
				if(chord_harmonies[chord_idx] == true)
  402da2:	4b7b      	ldr	r3, [pc, #492]	; (402f90 <main+0x564>)
  402da4:	781b      	ldrb	r3, [r3, #0]
  402da6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402daa:	2b00      	cmp	r3, #0
  402dac:	f000 845d 	beq.w	40366a <main+0xc3e>
				{
					desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
					if (pitch_bend < 56 || pitch_bend > 72)
  402db0:	4b78      	ldr	r3, [pc, #480]	; (402f94 <main+0x568>)
					desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
  402db2:	ed9f 6a7e 	vldr	s12, [pc, #504]	; 402fac <main+0x580>
					if (pitch_bend < 56 || pitch_bend > 72)
  402db6:	681b      	ldr	r3, [r3, #0]
					desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
  402db8:	ee28 6a86 	vmul.f32	s12, s17, s12
					if (pitch_bend < 56 || pitch_bend > 72)
  402dbc:	2b37      	cmp	r3, #55	; 0x37
  402dbe:	d903      	bls.n	402dc8 <main+0x39c>
  402dc0:	4b74      	ldr	r3, [pc, #464]	; (402f94 <main+0x568>)
  402dc2:	681b      	ldr	r3, [r3, #0]
  402dc4:	2b48      	cmp	r3, #72	; 0x48
  402dc6:	d91e      	bls.n	402e06 <main+0x3da>
					bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402dc8:	4b72      	ldr	r3, [pc, #456]	; (402f94 <main+0x568>)
  402dca:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402dcc:	2b7f      	cmp	r3, #127	; 0x7f
  402dce:	d81a      	bhi.n	402e06 <main+0x3da>
	if (pitch_bend > 64)
  402dd0:	4b70      	ldr	r3, [pc, #448]	; (402f94 <main+0x568>)
  402dd2:	681b      	ldr	r3, [r3, #0]
  402dd4:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402dd6:	4b6f      	ldr	r3, [pc, #444]	; (402f94 <main+0x568>)
  402dd8:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402ddc:	4b6a      	ldr	r3, [pc, #424]	; (402f88 <main+0x55c>)
  402dde:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402de2:	f200 84d5 	bhi.w	403790 <main+0xd64>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402de6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402dea:	eddf 6a6b 	vldr	s13, [pc, #428]	; 402f98 <main+0x56c>
  402dee:	eddf 7a6b 	vldr	s15, [pc, #428]	; 402f9c <main+0x570>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402df2:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402df6:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402dfa:	ee78 6ae5 	vsub.f32	s13, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
  402e02:	eea6 6aa7 	vfma.f32	s12, s13, s15
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e06:	ee36 7a48 	vsub.f32	s14, s12, s16
					chord_freqs[chord_idx].active = true;
  402e0a:	2301      	movs	r3, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e0c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].freq = desired_pitch;
  402e10:	ed8d 6a16 	vstr	s12, [sp, #88]	; 0x58
					chord_freqs[chord_idx].active = true;
  402e14:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e18:	2302      	movs	r3, #2
  402e1a:	eee9 7a07 	vfma.f32	s15, s18, s14
  402e1e:	461e      	mov	r6, r3
  402e20:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
  402e24:	a90c      	add	r1, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e26:	1cab      	adds	r3, r5, #2
  402e28:	f10d 0858 	add.w	r8, sp, #88	; 0x58
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e2c:	1eaa      	subs	r2, r5, #2
  402e2e:	9103      	str	r1, [sp, #12]
			num_of_shifts = 1;  
  402e30:	f06f 000b 	mvn.w	r0, #11
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e34:	4954      	ldr	r1, [pc, #336]	; (402f88 <main+0x55c>)
			num_of_shifts = 1;  
  402e36:	46c4      	mov	ip, r8
  402e38:	f8cd 8018 	str.w	r8, [sp, #24]
  402e3c:	46b0      	mov	r8, r6
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e3e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402e42:	9404      	str	r4, [sp, #16]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e44:	eb01 0282 	add.w	r2, r1, r2, lsl #2
			num_of_shifts = 1;  
  402e48:	4621      	mov	r1, r4
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e4a:	9309      	str	r3, [sp, #36]	; 0x24
			num_of_shifts = 1;  
  402e4c:	ab0c      	add	r3, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e4e:	9208      	str	r2, [sp, #32]
			num_of_shifts = 1;  
  402e50:	f04f 0e01 	mov.w	lr, #1
  402e54:	461e      	mov	r6, r3
				// low harmonies 
				int32_t steps_to_harmony = -12;
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
						steps_to_harmony += major[interval_idx % 7];
  402e56:	4f56      	ldr	r7, [pc, #344]	; (402fb0 <main+0x584>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e58:	eddf 4a4f 	vldr	s9, [pc, #316]	; 402f98 <main+0x56c>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e5c:	f856 4b04 	ldr.w	r4, [r6], #4
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e60:	ed9f 5a4e 	vldr	s10, [pc, #312]	; 402f9c <main+0x570>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e64:	2c00      	cmp	r4, #0
  402e66:	d071      	beq.n	402f4c <main+0x520>
  402e68:	440c      	add	r4, r1
						steps_to_harmony += major[interval_idx % 7];
  402e6a:	fba7 2301 	umull	r2, r3, r7, r1
  402e6e:	1aca      	subs	r2, r1, r3
  402e70:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  402e74:	aa3a      	add	r2, sp, #232	; 0xe8
  402e76:	089b      	lsrs	r3, r3, #2
  402e78:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  402e7c:	1acb      	subs	r3, r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e7e:	3101      	adds	r1, #1
						steps_to_harmony += major[interval_idx % 7];
  402e80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e84:	42a1      	cmp	r1, r4
						steps_to_harmony += major[interval_idx % 7];
  402e86:	f853 3cac 	ldr.w	r3, [r3, #-172]
  402e8a:	4418      	add	r0, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e8c:	d1ed      	bne.n	402e6a <main+0x43e>
					if(chord_harmonies[chord_idx] == true)
  402e8e:	4b40      	ldr	r3, [pc, #256]	; (402f90 <main+0x564>)
  402e90:	f813 300e 	ldrb.w	r3, [r3, lr]
  402e94:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402e98:	2b00      	cmp	r3, #0
  402e9a:	d05f      	beq.n	402f5c <main+0x530>
	uint32_t exp_abs = Abs(exponent);
  402e9c:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
	while (exp_abs)
  402ea0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  402ea4:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
	while (exp_abs)
  402ea8:	b140      	cbz	r0, 402ebc <main+0x490>
		result *= base;
  402eaa:	ed9f 7a42 	vldr	s14, [pc, #264]	; 402fb4 <main+0x588>
	while (exp_abs)
  402eae:	3b01      	subs	r3, #1
		result *= base;
  402eb0:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  402eb4:	d1fb      	bne.n	402eae <main+0x482>
	if (exponent < 0)
  402eb6:	2800      	cmp	r0, #0
  402eb8:	f2c0 8422 	blt.w	403700 <main+0xcd4>
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
  402ebc:	4b35      	ldr	r3, [pc, #212]	; (402f94 <main+0x568>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  402ebe:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  402ec2:	681b      	ldr	r3, [r3, #0]
  402ec4:	2b37      	cmp	r3, #55	; 0x37
  402ec6:	d903      	bls.n	402ed0 <main+0x4a4>
  402ec8:	4b32      	ldr	r3, [pc, #200]	; (402f94 <main+0x568>)
  402eca:	681b      	ldr	r3, [r3, #0]
  402ecc:	2b48      	cmp	r3, #72	; 0x48
  402ece:	d91d      	bls.n	402f0c <main+0x4e0>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402ed0:	4b30      	ldr	r3, [pc, #192]	; (402f94 <main+0x568>)
  402ed2:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402ed4:	2b7f      	cmp	r3, #127	; 0x7f
  402ed6:	d819      	bhi.n	402f0c <main+0x4e0>
	if (pitch_bend > 64)
  402ed8:	4b2e      	ldr	r3, [pc, #184]	; (402f94 <main+0x568>)
  402eda:	681b      	ldr	r3, [r3, #0]
  402edc:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402ede:	4b2d      	ldr	r3, [pc, #180]	; (402f94 <main+0x568>)
  402ee0:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402ee4:	4b28      	ldr	r3, [pc, #160]	; (402f88 <main+0x55c>)
  402ee6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402eea:	f200 8425 	bhi.w	403738 <main+0xd0c>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402eee:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402ef2:	9a08      	ldr	r2, [sp, #32]
  402ef4:	ed93 6a00 	vldr	s12, [r3]
  402ef8:	edd2 6a00 	vldr	s13, [r2]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402efc:	ee37 7a64 	vsub.f32	s14, s14, s9
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f00:	ee76 6a66 	vsub.f32	s13, s12, s13
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f04:	ee27 7a05 	vmul.f32	s14, s14, s10
  402f08:	eee6 7a87 	vfma.f32	s15, s13, s14
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  402f10:	edcc 7a02 	vstr	s15, [ip, #8]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f14:	ee77 6ac8 	vsub.f32	s13, s15, s16
  402f18:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  402f1a:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  402f1e:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f20:	eef0 7a47 	vmov.f32	s15, s14
  402f24:	eb03 0388 	add.w	r3, r3, r8, lsl #2
				for (i = 0; i < 3; i++, chord_idx++)
  402f28:	f1be 0f04 	cmp.w	lr, #4
						chord_freqs[chord_idx].active = true;
  402f2c:	f88c 200c 	strb.w	r2, [ip, #12]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f30:	f108 0801 	add.w	r8, r8, #1
  402f34:	f10c 0c08 	add.w	ip, ip, #8
  402f38:	eee9 7a26 	vfma.f32	s15, s18, s13
  402f3c:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  402f40:	d015      	beq.n	402f6e <main+0x542>
  402f42:	4621      	mov	r1, r4
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f44:	f856 4b04 	ldr.w	r4, [r6], #4
  402f48:	2c00      	cmp	r4, #0
  402f4a:	d18d      	bne.n	402e68 <main+0x43c>
					if(chord_harmonies[chord_idx] == true)
  402f4c:	4b10      	ldr	r3, [pc, #64]	; (402f90 <main+0x564>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f4e:	460c      	mov	r4, r1
					if(chord_harmonies[chord_idx] == true)
  402f50:	f813 300e 	ldrb.w	r3, [r3, lr]
  402f54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402f58:	2b00      	cmp	r3, #0
  402f5a:	d19f      	bne.n	402e9c <main+0x470>
				for (i = 0; i < 3; i++, chord_idx++)
  402f5c:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false;
  402f60:	f88c 200c 	strb.w	r2, [ip, #12]
  402f64:	f10c 0c08 	add.w	ip, ip, #8
				for (i = 0; i < 3; i++, chord_idx++)
  402f68:	f1be 0f04 	cmp.w	lr, #4
  402f6c:	d1e9      	bne.n	402f42 <main+0x516>
  402f6e:	f8dd c00c 	ldr.w	ip, [sp, #12]
  402f72:	4642      	mov	r2, r8
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f74:	1eaf      	subs	r7, r5, #2
  402f76:	4b04      	ldr	r3, [pc, #16]	; (402f88 <main+0x55c>)
				// high harmonies 
				steps_to_harmony = 0;
				interval_idx = saved_interval_idx;  	
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f78:	f85c 0b04 	ldr.w	r0, [ip], #4
  402f7c:	2100      	movs	r1, #0
  402f7e:	9c04      	ldr	r4, [sp, #16]
					if(chord_harmonies[chord_idx] == true)
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f80:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
  402f84:	e018      	b.n	402fb8 <main+0x58c>
  402f86:	bf00      	nop
  402f88:	00407820 	.word	0x00407820
  402f8c:	20400040 	.word	0x20400040
  402f90:	2041c114 	.word	0x2041c114
  402f94:	20400048 	.word	0x20400048
  402f98:	42800000 	.word	0x42800000
  402f9c:	3c800000 	.word	0x3c800000
  402fa0:	20446800 	.word	0x20446800
  402fa4:	00403861 	.word	0x00403861
  402fa8:	358637bd 	.word	0x358637bd
  402fac:	3efffff5 	.word	0x3efffff5
  402fb0:	24924925 	.word	0x24924925
  402fb4:	3f879c7d 	.word	0x3f879c7d
  402fb8:	f8cd a010 	str.w	sl, [sp, #16]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402fbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
  402fc0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  402fc4:	4692      	mov	sl, r2
						steps_to_harmony += major[interval_idx % 7];
  402fc6:	4ecd      	ldr	r6, [pc, #820]	; (4032fc <main+0x8d0>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402fc8:	eddf 3acd 	vldr	s7, [pc, #820]	; 403300 <main+0x8d4>
  402fcc:	eddf 4acd 	vldr	s9, [pc, #820]	; 403304 <main+0x8d8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402fd0:	ed9f 4acd 	vldr	s8, [pc, #820]	; 403308 <main+0x8dc>
		result *= base;
  402fd4:	ed9f 7acd 	vldr	s14, [pc, #820]	; 40330c <main+0x8e0>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402fd8:	2800      	cmp	r0, #0
  402fda:	d06d      	beq.n	4030b8 <main+0x68c>
  402fdc:	4420      	add	r0, r4
						steps_to_harmony += major[interval_idx % 7];
  402fde:	fba6 2304 	umull	r2, r3, r6, r4
  402fe2:	1ae2      	subs	r2, r4, r3
  402fe4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  402fe8:	aa3a      	add	r2, sp, #232	; 0xe8
  402fea:	089b      	lsrs	r3, r3, #2
  402fec:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  402ff0:	1ae3      	subs	r3, r4, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ff2:	3401      	adds	r4, #1
						steps_to_harmony += major[interval_idx % 7];
  402ff4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ff8:	4284      	cmp	r4, r0
						steps_to_harmony += major[interval_idx % 7];
  402ffa:	f853 3cac 	ldr.w	r3, [r3, #-172]
  402ffe:	4419      	add	r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403000:	d1ed      	bne.n	402fde <main+0x5b2>
					if(chord_harmonies[chord_idx] == true)
  403002:	4bc3      	ldr	r3, [pc, #780]	; (403310 <main+0x8e4>)
  403004:	f813 300e 	ldrb.w	r3, [r3, lr]
  403008:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  40300c:	2b00      	cmp	r3, #0
  40300e:	d05b      	beq.n	4030c8 <main+0x69c>
	uint32_t exp_abs = Abs(exponent);
  403010:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
	while (exp_abs)
  403014:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  403018:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
	while (exp_abs)
  40301c:	b139      	cbz	r1, 40302e <main+0x602>
  40301e:	3b01      	subs	r3, #1
		result *= base;
  403020:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  403024:	d1fb      	bne.n	40301e <main+0x5f2>
	if (exponent < 0)
  403026:	2900      	cmp	r1, #0
	return 1.0/result;
  403028:	bfb8      	it	lt
  40302a:	eec6 7a27 	vdivlt.f32	s15, s12, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  40302e:	4bb9      	ldr	r3, [pc, #740]	; (403314 <main+0x8e8>)
  403030:	681b      	ldr	r3, [r3, #0]
  403032:	2b37      	cmp	r3, #55	; 0x37
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  403034:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  403038:	d903      	bls.n	403042 <main+0x616>
  40303a:	4bb6      	ldr	r3, [pc, #728]	; (403314 <main+0x8e8>)
  40303c:	681b      	ldr	r3, [r3, #0]
  40303e:	2b48      	cmp	r3, #72	; 0x48
  403040:	d91c      	bls.n	40307c <main+0x650>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  403042:	4bb4      	ldr	r3, [pc, #720]	; (403314 <main+0x8e8>)
  403044:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403046:	2b7f      	cmp	r3, #127	; 0x7f
  403048:	d818      	bhi.n	40307c <main+0x650>
	if (pitch_bend > 64)
  40304a:	4bb2      	ldr	r3, [pc, #712]	; (403314 <main+0x8e8>)
  40304c:	681b      	ldr	r3, [r3, #0]
  40304e:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403050:	4bb0      	ldr	r3, [pc, #704]	; (403314 <main+0x8e8>)
  403052:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403056:	4bb0      	ldr	r3, [pc, #704]	; (403318 <main+0x8ec>)
	if (pitch_bend > 64)
  403058:	f200 8358 	bhi.w	40370c <main+0xce0>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40305c:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403060:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  403064:	edd7 5a00 	vldr	s11, [r7]
  403068:	ed93 5a00 	vldr	s10, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40306c:	ee76 6ae3 	vsub.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403070:	ee75 5a65 	vsub.f32	s11, s10, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403074:	ee66 6aa4 	vmul.f32	s13, s13, s9
  403078:	eee6 7aa5 	vfma.f32	s15, s13, s11
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40307c:	ee77 6ac8 	vsub.f32	s13, s15, s16
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  403080:	edc8 7a08 	vstr	s15, [r8, #32]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403084:	eef0 7a46 	vmov.f32	s15, s12
  403088:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  40308a:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  40308e:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403090:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  403094:	f108 0808 	add.w	r8, r8, #8
  403098:	eee9 7a26 	vfma.f32	s15, s18, s13
				for (i = 0; i < 3; i++, chord_idx++)
  40309c:	f1be 0f07 	cmp.w	lr, #7
						chord_freqs[chord_idx].active = true;
  4030a0:	f888 201c 	strb.w	r2, [r8, #28]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030a4:	f10a 0a01 	add.w	sl, sl, #1
  4030a8:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  4030ac:	d015      	beq.n	4030da <main+0x6ae>
  4030ae:	4604      	mov	r4, r0
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  4030b0:	f85c 0b04 	ldr.w	r0, [ip], #4
  4030b4:	2800      	cmp	r0, #0
  4030b6:	d191      	bne.n	402fdc <main+0x5b0>
					if(chord_harmonies[chord_idx] == true)
  4030b8:	4b95      	ldr	r3, [pc, #596]	; (403310 <main+0x8e4>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  4030ba:	4620      	mov	r0, r4
					if(chord_harmonies[chord_idx] == true)
  4030bc:	f813 300e 	ldrb.w	r3, [r3, lr]
  4030c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  4030c4:	2b00      	cmp	r3, #0
  4030c6:	d1a3      	bne.n	403010 <main+0x5e4>
				for (i = 0; i < 3; i++, chord_idx++)
  4030c8:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false; 
  4030cc:	f888 2024 	strb.w	r2, [r8, #36]	; 0x24
  4030d0:	f108 0808 	add.w	r8, r8, #8
				for (i = 0; i < 3; i++, chord_idx++)
  4030d4:	f1be 0f07 	cmp.w	lr, #7
  4030d8:	d1e9      	bne.n	4030ae <main+0x682>
				}
				
				// octave up
				if(chord_harmonies[chord_idx] == true)
  4030da:	4b8d      	ldr	r3, [pc, #564]	; (403310 <main+0x8e4>)
  4030dc:	4656      	mov	r6, sl
  4030de:	f8dd a010 	ldr.w	sl, [sp, #16]
  4030e2:	79db      	ldrb	r3, [r3, #7]
  4030e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  4030e8:	2b00      	cmp	r3, #0
  4030ea:	f000 82b8 	beq.w	40365e <main+0xc32>
				{
					desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
					if (pitch_bend < 56 || pitch_bend > 72)
  4030ee:	4b89      	ldr	r3, [pc, #548]	; (403314 <main+0x8e8>)
					desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
  4030f0:	ed9f 6a8a 	vldr	s12, [pc, #552]	; 40331c <main+0x8f0>
					if (pitch_bend < 56 || pitch_bend > 72)
  4030f4:	681b      	ldr	r3, [r3, #0]
					desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
  4030f6:	ee28 6a86 	vmul.f32	s12, s17, s12
					if (pitch_bend < 56 || pitch_bend > 72)
  4030fa:	2b37      	cmp	r3, #55	; 0x37
  4030fc:	d903      	bls.n	403106 <main+0x6da>
  4030fe:	4b85      	ldr	r3, [pc, #532]	; (403314 <main+0x8e8>)
  403100:	681b      	ldr	r3, [r3, #0]
  403102:	2b48      	cmp	r3, #72	; 0x48
  403104:	d920      	bls.n	403148 <main+0x71c>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  403106:	4b83      	ldr	r3, [pc, #524]	; (403314 <main+0x8e8>)
  403108:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  40310a:	2b7f      	cmp	r3, #127	; 0x7f
  40310c:	d81c      	bhi.n	403148 <main+0x71c>
	if (pitch_bend > 64)
  40310e:	4b81      	ldr	r3, [pc, #516]	; (403314 <main+0x8e8>)
  403110:	681b      	ldr	r3, [r3, #0]
  403112:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403114:	4b7f      	ldr	r3, [pc, #508]	; (403314 <main+0x8e8>)
  403116:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40311a:	4b7f      	ldr	r3, [pc, #508]	; (403318 <main+0x8ec>)
  40311c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  403120:	f200 8348 	bhi.w	4037b4 <main+0xd88>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403124:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403128:	eddf 6a75 	vldr	s13, [pc, #468]	; 403300 <main+0x8d4>
  40312c:	eddf 7a75 	vldr	s15, [pc, #468]	; 403304 <main+0x8d8>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403130:	ed93 5a00 	vldr	s10, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403134:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403138:	ed53 5a02 	vldr	s11, [r3, #-8]
  40313c:	ee75 6a65 	vsub.f32	s13, s10, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403140:	ee67 7a27 	vmul.f32	s15, s14, s15
  403144:	eea6 6aa7 	vfma.f32	s12, s13, s15
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403148:	ee36 7a48 	vsub.f32	s14, s12, s16
  40314c:	a93a      	add	r1, sp, #232	; 0xe8
  40314e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].active = true;
  403152:	2201      	movs	r2, #1
  403154:	eeb0 3a46 	vmov.f32	s6, s12
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403158:	eb01 0386 	add.w	r3, r1, r6, lsl #2
  40315c:	f106 0e01 	add.w	lr, r6, #1
					chord_freqs[chord_idx].freq = desired_pitch;
  403160:	ed8d 6a24 	vstr	s12, [sp, #144]	; 0x90
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403164:	eee9 7a07 	vfma.f32	s15, s18, s14
					chord_freqs[chord_idx].active = true;
  403168:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40316c:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
						{
							desired_pitch = harmony_list[i].freq;
							bool already_harmonized = false; 
							for (int k = 0; k < 8; k++)
							{
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  403170:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
								if (pitch_bend != 64)
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
							
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
							
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  403174:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403178:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  40317c:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
  403180:	9203      	str	r2, [sp, #12]
  403182:	2300      	movs	r3, #0
  403184:	f89d 2094 	ldrb.w	r2, [sp, #148]	; 0x94
  403188:	ed9d 4a16 	vldr	s8, [sp, #88]	; 0x58
  40318c:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
  403190:	eddd 4a18 	vldr	s9, [sp, #96]	; 0x60
  403194:	f89d 406c 	ldrb.w	r4, [sp, #108]	; 0x6c
  403198:	ed9d 5a1a 	vldr	s10, [sp, #104]	; 0x68
  40319c:	f89d 7074 	ldrb.w	r7, [sp, #116]	; 0x74
  4031a0:	eddd 5a1c 	vldr	s11, [sp, #112]	; 0x70
  4031a4:	eddd 1a1e 	vldr	s3, [sp, #120]	; 0x78
  4031a8:	f89d c084 	ldrb.w	ip, [sp, #132]	; 0x84
  4031ac:	ed9d 2a20 	vldr	s4, [sp, #128]	; 0x80
  4031b0:	f89d 808c 	ldrb.w	r8, [sp, #140]	; 0x8c
  4031b4:	eddd 2a22 	vldr	s5, [sp, #136]	; 0x88
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4031b8:	ed9f 6a59 	vldr	s12, [pc, #356]	; 403320 <main+0x8f4>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4031bc:	ed9f 0a50 	vldr	s0, [pc, #320]	; 403300 <main+0x8d4>
  4031c0:	eddf 3a50 	vldr	s7, [pc, #320]	; 403304 <main+0x8d8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4031c4:	eddf 0a50 	vldr	s1, [pc, #320]	; 403308 <main+0x8dc>
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031c8:	9204      	str	r2, [sp, #16]
					if (harmony_list[i].active)
  4031ca:	0059      	lsls	r1, r3, #1
  4031cc:	4855      	ldr	r0, [pc, #340]	; (403324 <main+0x8f8>)
  4031ce:	18ca      	adds	r2, r1, r3
  4031d0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4031d4:	7a10      	ldrb	r0, [r2, #8]
  4031d6:	2800      	cmp	r0, #0
  4031d8:	f000 80d0 	beq.w	40337c <main+0x950>
						if (Abs(harmony_list[i].freq - closest_note_freq) > 1.0f) // don't harmonize input pitch twice
  4031dc:	edd2 7a00 	vldr	s15, [r2]
  4031e0:	ee77 7ae8 	vsub.f32	s15, s15, s17
  4031e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  4031e8:	edd2 7a00 	vldr	s15, [r2]
  4031ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4031f0:	bf4c      	ite	mi
  4031f2:	ee78 7ae7 	vsubmi.f32	s15, s17, s15
  4031f6:	ee77 7ae8 	vsubpl.f32	s15, s15, s17
  4031fa:	eef4 7ac7 	vcmpe.f32	s15, s14
  4031fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403202:	bfcc      	ite	gt
  403204:	2201      	movgt	r2, #1
  403206:	2200      	movle	r2, #0
  403208:	2a00      	cmp	r2, #0
  40320a:	f000 80b7 	beq.w	40337c <main+0x950>
							desired_pitch = harmony_list[i].freq;
  40320e:	18ca      	adds	r2, r1, r3
  403210:	4844      	ldr	r0, [pc, #272]	; (403324 <main+0x8f8>)
  403212:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  403216:	edd2 7a00 	vldr	s15, [r2]
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  40321a:	b14e      	cbz	r6, 403230 <main+0x804>
  40321c:	ee77 6ac4 	vsub.f32	s13, s15, s8
  403220:	eef0 6ae6 	vabs.f32	s13, s13
  403224:	eef4 6ac7 	vcmpe.f32	s13, s14
  403228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40322c:	f100 80a6 	bmi.w	40337c <main+0x950>
  403230:	b14d      	cbz	r5, 403246 <main+0x81a>
  403232:	ee77 6ae4 	vsub.f32	s13, s15, s9
  403236:	eef0 6ae6 	vabs.f32	s13, s13
  40323a:	eef4 6ac7 	vcmpe.f32	s13, s14
  40323e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403242:	f100 809b 	bmi.w	40337c <main+0x950>
  403246:	b14c      	cbz	r4, 40325c <main+0x830>
  403248:	ee77 6ac5 	vsub.f32	s13, s15, s10
  40324c:	eef0 6ae6 	vabs.f32	s13, s13
  403250:	eef4 6ac7 	vcmpe.f32	s13, s14
  403254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403258:	f100 8090 	bmi.w	40337c <main+0x950>
  40325c:	b14f      	cbz	r7, 403272 <main+0x846>
  40325e:	ee77 6ae5 	vsub.f32	s13, s15, s11
  403262:	eef0 6ae6 	vabs.f32	s13, s13
  403266:	eef4 6ac7 	vcmpe.f32	s13, s14
  40326a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40326e:	f100 8085 	bmi.w	40337c <main+0x950>
  403272:	9a03      	ldr	r2, [sp, #12]
  403274:	b142      	cbz	r2, 403288 <main+0x85c>
  403276:	ee77 6ae1 	vsub.f32	s13, s15, s3
  40327a:	eef0 6ae6 	vabs.f32	s13, s13
  40327e:	eef4 6ac7 	vcmpe.f32	s13, s14
  403282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403286:	d479      	bmi.n	40337c <main+0x950>
  403288:	f1bc 0f00 	cmp.w	ip, #0
  40328c:	d008      	beq.n	4032a0 <main+0x874>
  40328e:	ee77 6ac2 	vsub.f32	s13, s15, s4
  403292:	eef0 6ae6 	vabs.f32	s13, s13
  403296:	eef4 6ac7 	vcmpe.f32	s13, s14
  40329a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40329e:	d46d      	bmi.n	40337c <main+0x950>
  4032a0:	f1b8 0f00 	cmp.w	r8, #0
  4032a4:	d008      	beq.n	4032b8 <main+0x88c>
  4032a6:	ee77 6ae2 	vsub.f32	s13, s15, s5
  4032aa:	eef0 6ae6 	vabs.f32	s13, s13
  4032ae:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032b6:	d461      	bmi.n	40337c <main+0x950>
  4032b8:	9a04      	ldr	r2, [sp, #16]
  4032ba:	b142      	cbz	r2, 4032ce <main+0x8a2>
  4032bc:	ee77 6ac3 	vsub.f32	s13, s15, s6
  4032c0:	eef0 6ae6 	vabs.f32	s13, s13
  4032c4:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032cc:	d456      	bmi.n	40337c <main+0x950>
								if (pitch_bend != 64)
  4032ce:	4a11      	ldr	r2, [pc, #68]	; (403314 <main+0x8e8>)
  4032d0:	6812      	ldr	r2, [r2, #0]
  4032d2:	2a40      	cmp	r2, #64	; 0x40
  4032d4:	d03b      	beq.n	40334e <main+0x922>
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
  4032d6:	18ca      	adds	r2, r1, r3
  4032d8:	4912      	ldr	r1, [pc, #72]	; (403324 <main+0x8f8>)
  4032da:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4032de:	490d      	ldr	r1, [pc, #52]	; (403314 <main+0x8e8>)
  4032e0:	6852      	ldr	r2, [r2, #4]
  4032e2:	6809      	ldr	r1, [r1, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  4032e4:	2a7f      	cmp	r2, #127	; 0x7f
  4032e6:	d832      	bhi.n	40334e <main+0x922>
  4032e8:	297f      	cmp	r1, #127	; 0x7f
  4032ea:	d830      	bhi.n	40334e <main+0x922>
	if (pitch_bend > 64)
  4032ec:	4909      	ldr	r1, [pc, #36]	; (403314 <main+0x8e8>)
  4032ee:	6809      	ldr	r1, [r1, #0]
  4032f0:	2940      	cmp	r1, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4032f2:	4908      	ldr	r1, [pc, #32]	; (403314 <main+0x8e8>)
  4032f4:	edd1 6a00 	vldr	s13, [r1]
  4032f8:	e016      	b.n	403328 <main+0x8fc>
  4032fa:	bf00      	nop
  4032fc:	24924925 	.word	0x24924925
  403300:	42800000 	.word	0x42800000
  403304:	3c800000 	.word	0x3c800000
  403308:	427c0000 	.word	0x427c0000
  40330c:	3f879c7d 	.word	0x3f879c7d
  403310:	2041c114 	.word	0x2041c114
  403314:	20400048 	.word	0x20400048
  403318:	00407820 	.word	0x00407820
  40331c:	40000005 	.word	0x40000005
  403320:	bf666666 	.word	0xbf666666
  403324:	2044a818 	.word	0x2044a818
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403328:	49d3      	ldr	r1, [pc, #844]	; (403678 <main+0xc4c>)
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40332a:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40332e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
	if (pitch_bend > 64)
  403332:	f200 8220 	bhi.w	403776 <main+0xd4a>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403336:	ee76 6ac0 	vsub.f32	s13, s13, s0
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  40333a:	ed91 aa00 	vldr	s20, [r1]
  40333e:	ed51 9a02 	vldr	s19, [r1, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403342:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403346:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40334a:	eee6 7aa9 	vfma.f32	s15, s13, s19
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40334e:	ee77 7ac8 	vsub.f32	s15, s15, s16
  403352:	ee67 7a89 	vmul.f32	s15, s15, s18
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  403356:	eef4 7a46 	vcmp.f32	s15, s12
  40335a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40335e:	dd0d      	ble.n	40337c <main+0x950>
  403360:	eef4 7a41 	vcmp.f32	s15, s2
  403364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403368:	d508      	bpl.n	40337c <main+0x950>
									harmony_shifts[num_of_shifts++] = pitch_shift;
  40336a:	aa3a      	add	r2, sp, #232	; 0xe8
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40336c:	ee77 7a87 	vadd.f32	s15, s15, s14
									harmony_shifts[num_of_shifts++] = pitch_shift;
  403370:	eb02 028e 	add.w	r2, r2, lr, lsl #2
  403374:	f10e 0e01 	add.w	lr, lr, #1
  403378:	ed42 7a14 	vstr	s15, [r2, #-80]	; 0xffffffb0
				for (i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  40337c:	3301      	adds	r3, #1
  40337e:	2b0a      	cmp	r3, #10
  403380:	f47f af23 	bne.w	4031ca <main+0x79e>
  403384:	e013      	b.n	4033ae <main+0x982>
		if (d2 <= d1)
  403386:	4611      	mov	r1, r2
	while (lo < hi)
  403388:	4299      	cmp	r1, r3
  40338a:	f080 81d0 	bcs.w	40372e <main+0xd02>
  40338e:	18c8      	adds	r0, r1, r3
  403390:	461d      	mov	r5, r3
  403392:	460a      	mov	r2, r1
  403394:	49b8      	ldr	r1, [pc, #736]	; (403678 <main+0xc4c>)
  403396:	0843      	lsrs	r3, r0, #1
  403398:	eef0 8a66 	vmov.f32	s17, s13
  40339c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4033a0:	edd1 7a01 	vldr	s15, [r1, #4]
  4033a4:	edd1 6a00 	vldr	s13, [r1]
  4033a8:	e406      	b.n	402bb8 <main+0x18c>
			num_of_shifts = 1;  
  4033aa:	f04f 0e01 	mov.w	lr, #1
						}
					}
				}
			} 
			
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  4033ae:	a93a      	add	r1, sp, #232	; 0xe8
			
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  4033b0:	4bb2      	ldr	r3, [pc, #712]	; (40367c <main+0xc50>)
  4033b2:	4ab3      	ldr	r2, [pc, #716]	; (403680 <main+0xc54>)
  4033b4:	681b      	ldr	r3, [r3, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  4033b6:	eb01 048e 	add.w	r4, r1, lr, lsl #2
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  4033ba:	6812      	ldr	r2, [r2, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  4033bc:	48b1      	ldr	r0, [pc, #708]	; (403684 <main+0xc58>)
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  4033be:	49b2      	ldr	r1, [pc, #712]	; (403688 <main+0xc5c>)
  4033c0:	9300      	str	r3, [sp, #0]
  4033c2:	ab26      	add	r3, sp, #152	; 0x98
  4033c4:	9201      	str	r2, [sp, #4]
  4033c6:	ee18 2a10 	vmov	r2, s16
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  4033ca:	f844 0c50 	str.w	r0, [r4, #-80]
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  4033ce:	460d      	mov	r5, r1
  4033d0:	48ae      	ldr	r0, [pc, #696]	; (40368c <main+0xc60>)
  4033d2:	4caf      	ldr	r4, [pc, #700]	; (403690 <main+0xc64>)
  4033d4:	47a0      	blx	r4
  4033d6:	4652      	mov	r2, sl
			
			// save dry audio 
			for (i = 0; i < WIN_SIZE; i++)
			{
				dry_circ_buffer[circ_buf_idx++ & CIRC_MASK] = out_buffer[i];
  4033d8:	f3c2 030d 	ubfx	r3, r2, #0, #14
  4033dc:	f855 1b04 	ldr.w	r1, [r5], #4
  4033e0:	3201      	adds	r2, #1
  4033e2:	eb09 0383 	add.w	r3, r9, r3, lsl #2
  4033e6:	6019      	str	r1, [r3, #0]
			for (i = 0; i < WIN_SIZE; i++)
  4033e8:	4baa      	ldr	r3, [pc, #680]	; (403694 <main+0xc68>)
  4033ea:	42ab      	cmp	r3, r5
  4033ec:	d1f4      	bne.n	4033d8 <main+0x9ac>
			}
			
			// Add audio effects 
			uint32_t curr_idx = circ_buf_idx - (uint32_t)WIN_SIZE;
			// chorus params 
			float n_freq = chorus_speed / PSOLA_SAMPLE_RATE; 
  4033ee:	4baa      	ldr	r3, [pc, #680]	; (403698 <main+0xc6c>)
			uint32_t num_samples_in_period = 1 / n_freq; 
  4033f0:	eddf 8aaa 	vldr	s17, [pc, #680]	; 40369c <main+0xc70>
			float n_freq = chorus_speed / PSOLA_SAMPLE_RATE; 
  4033f4:	edd3 7a00 	vldr	s15, [r3]
  4033f8:	f50a 6380 	add.w	r3, sl, #1024	; 0x400
  4033fc:	ed9f 8aa8 	vldr	s16, [pc, #672]	; 4036a0 <main+0xc74>
			uint32_t num_samples_in_period = 1 / n_freq; 
  403400:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  403404:	9506      	str	r5, [sp, #24]
  403406:	4ca0      	ldr	r4, [pc, #640]	; (403688 <main+0xc5c>)
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
			{				
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
						
				// chorus
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  403408:	ed9f aaa6 	vldr	s20, [pc, #664]	; 4036a4 <main+0xc78>
  40340c:	eddf 9aa6 	vldr	s19, [pc, #664]	; 4036a8 <main+0xc7c>
				if (sin_cnt == num_samples_in_period)
					sin_cnt = 0;
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403410:	ed9f 9aa6 	vldr	s18, [pc, #664]	; 4036ac <main+0xc80>
  403414:	ee27 8a88 	vmul.f32	s16, s15, s16
			uint32_t num_samples_in_period = 1 / n_freq; 
  403418:	9d05      	ldr	r5, [sp, #20]
  40341a:	9304      	str	r3, [sp, #16]
  40341c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
  403420:	edcd 7a03 	vstr	s15, [sp, #12]
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  403424:	4ba2      	ldr	r3, [pc, #648]	; (4036b0 <main+0xc84>)
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  403426:	f105 0801 	add.w	r8, r5, #1
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  40342a:	4ea2      	ldr	r6, [pc, #648]	; (4036b4 <main+0xc88>)
  40342c:	ed93 7a00 	vldr	s14, [r3]
  403430:	4ba1      	ldr	r3, [pc, #644]	; (4036b8 <main+0xc8c>)
  403432:	edd3 7a00 	vldr	s15, [r3]
  403436:	4ba1      	ldr	r3, [pc, #644]	; (4036bc <main+0xc90>)
  403438:	ee77 7a27 	vadd.f32	s15, s14, s15
  40343c:	edd3 6a00 	vldr	s13, [r3]
  403440:	4b9f      	ldr	r3, [pc, #636]	; (4036c0 <main+0xc94>)
  403442:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403446:	ee17 0a90 	vmov	r0, s15
  40344a:	4798      	blx	r3
  40344c:	2200      	movs	r2, #0
  40344e:	4b9d      	ldr	r3, [pc, #628]	; (4036c4 <main+0xc98>)
  403450:	47b0      	blx	r6
  403452:	4e9d      	ldr	r6, [pc, #628]	; (4036c8 <main+0xc9c>)
  403454:	4602      	mov	r2, r0
  403456:	460b      	mov	r3, r1
  403458:	2000      	movs	r0, #0
  40345a:	499c      	ldr	r1, [pc, #624]	; (4036cc <main+0xca0>)
  40345c:	47b0      	blx	r6
  40345e:	4606      	mov	r6, r0
  403460:	460f      	mov	r7, r1
  403462:	6820      	ldr	r0, [r4, #0]
  403464:	4b96      	ldr	r3, [pc, #600]	; (4036c0 <main+0xc94>)
  403466:	4798      	blx	r3
  403468:	4602      	mov	r2, r0
  40346a:	460b      	mov	r3, r1
  40346c:	4630      	mov	r0, r6
  40346e:	4639      	mov	r1, r7
  403470:	4e90      	ldr	r6, [pc, #576]	; (4036b4 <main+0xc88>)
  403472:	47b0      	blx	r6
  403474:	4b96      	ldr	r3, [pc, #600]	; (4036d0 <main+0xca4>)
  403476:	4798      	blx	r3
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  403478:	ee07 5a90 	vmov	s15, r5
				if (sin_cnt == num_samples_in_period)
  40347c:	9b03      	ldr	r3, [sp, #12]
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  40347e:	eef8 7a67 	vcvt.f32.u32	s15, s15
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  403482:	6020      	str	r0, [r4, #0]
				if (sin_cnt == num_samples_in_period)
  403484:	4543      	cmp	r3, r8
  403486:	bf14      	ite	ne
  403488:	4645      	movne	r5, r8
  40348a:	2500      	moveq	r5, #0
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  40348c:	4b91      	ldr	r3, [pc, #580]	; (4036d4 <main+0xca8>)
				// delay
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
				
				// reverb
				out_buffer[i] += reverb_volume * 0.33f *
  40348e:	4f8b      	ldr	r7, [pc, #556]	; (4036bc <main+0xc90>)
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  403490:	ee67 7a88 	vmul.f32	s15, s15, s16
  403494:	ee17 0a90 	vmov	r0, s15
  403498:	4798      	blx	r3
  40349a:	eef0 7a69 	vmov.f32	s15, s19
  40349e:	ee07 0a10 	vmov	s14, r0
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034a2:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4034a6:	4a84      	ldr	r2, [pc, #528]	; (4036b8 <main+0xc8c>)
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4034a8:	f46f 7e4a 	mvn.w	lr, #808	; 0x328
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  4034ac:	eee7 7a0a 	vfma.f32	s15, s14, s20
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034b0:	eb0a 0103 	add.w	r1, sl, r3
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4034b4:	edd2 4a00 	vldr	s9, [r2]
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  4034b8:	f2aa 53df 	subw	r3, sl, #1503	; 0x5df
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  4034bc:	f2aa 42b3 	subw	r2, sl, #1203	; 0x4b3
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034c0:	f3c1 010d 	ubfx	r1, r1, #0, #14
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  4034c4:	f3c3 030d 	ubfx	r3, r3, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4034c8:	4883      	ldr	r0, [pc, #524]	; (4036d8 <main+0xcac>)
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  4034ca:	f3c2 020d 	ubfx	r2, r2, #0, #14
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034ce:	eb09 0181 	add.w	r1, r9, r1, lsl #2
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  4034d2:	eb09 0383 	add.w	r3, r9, r3, lsl #2
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4034d6:	ee64 4a89 	vmul.f32	s9, s9, s18
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  4034da:	ee67 7aa8 	vmul.f32	s15, s15, s17
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  4034de:	eb09 0282 	add.w	r2, r9, r2, lsl #2
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034e2:	ed93 7a00 	vldr	s14, [r3]
  4034e6:	ed91 6a00 	vldr	s12, [r1]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4034ea:	f3ca 010d 	ubfx	r1, sl, #0, #14
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  4034ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4034f2:	edd4 5a00 	vldr	s11, [r4]
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034f6:	ee36 6a07 	vadd.f32	s12, s12, s14
				chorus_delay = (0.008f + 0.001f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * PSOLA_SAMPLE_RATE;
  4034fa:	ee17 3a90 	vmov	r3, s15
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  4034fe:	edd2 7a00 	vldr	s15, [r2]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403502:	4a76      	ldr	r2, [pc, #472]	; (4036dc <main+0xcb0>)
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403504:	ebaa 0303 	sub.w	r3, sl, r3
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403508:	ee36 6a27 	vadd.f32	s12, s12, s15
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40350c:	6812      	ldr	r2, [r2, #0]
  40350e:	edd0 3a00 	vldr	s7, [r0]
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403512:	f1a3 06c7 	sub.w	r6, r3, #199	; 0xc7
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403516:	4872      	ldr	r0, [pc, #456]	; (4036e0 <main+0xcb4>)
  403518:	ebaa 0202 	sub.w	r2, sl, r2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40351c:	f3c6 060d 	ubfx	r6, r6, #0, #14
				out_buffer[i] += reverb_volume * 0.33f *
  403520:	eddf 7a70 	vldr	s15, [pc, #448]	; 4036e4 <main+0xcb8>
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403524:	eb00 0181 	add.w	r1, r0, r1, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  403528:	4861      	ldr	r0, [pc, #388]	; (4036b0 <main+0xc84>)
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40352a:	f3c2 020d 	ubfx	r2, r2, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40352e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  403532:	ed90 4a00 	vldr	s8, [r0]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403536:	f46f 70c8 	mvn.w	r0, #400	; 0x190
				out_buffer[i] += reverb_volume * 0.33f *
  40353a:	ed97 5a00 	vldr	s10, [r7]
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  40353e:	f10a 0a01 	add.w	sl, sl, #1
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403542:	1818      	adds	r0, r3, r0
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403544:	4f66      	ldr	r7, [pc, #408]	; (4036e0 <main+0xcb4>)
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403546:	ed96 7a00 	vldr	s14, [r6]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  40354a:	f3c3 060d 	ubfx	r6, r3, #0, #14
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  40354e:	f3c0 000d 	ubfx	r0, r0, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403552:	eb07 0282 	add.w	r2, r7, r2, lsl #2
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  403556:	f46f 7716 	mvn.w	r7, #600	; 0x258
				out_buffer[i] += reverb_volume * 0.33f *
  40355a:	ee25 5a27 	vmul.f32	s10, s10, s15
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  40355e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403562:	ed92 3a00 	vldr	s6, [r2]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403566:	eb09 0686 	add.w	r6, r9, r6, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40356a:	edd0 7a00 	vldr	s15, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  40356e:	19d8      	adds	r0, r3, r7
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  403570:	4473      	add	r3, lr
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403572:	ee77 7a27 	vadd.f32	s15, s14, s15
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  403576:	f3c0 000d 	ubfx	r0, r0, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40357a:	ed96 7a00 	vldr	s14, [r6]
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  40357e:	f3c3 030d 	ubfx	r3, r3, #0, #14
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  403582:	eb09 0080 	add.w	r0, r9, r0, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403586:	ee77 7a87 	vadd.f32	s15, s15, s14
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  40358a:	eb09 0383 	add.w	r3, r9, r3, lsl #2
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  40358e:	edd0 6a00 	vldr	s13, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  403592:	ed93 7a00 	vldr	s14, [r3]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403596:	ee77 7aa6 	vadd.f32	s15, s15, s13
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  40359a:	9b04      	ldr	r3, [sp, #16]
  40359c:	459a      	cmp	sl, r3
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  40359e:	ee77 7a87 	vadd.f32	s15, s15, s14
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035a2:	eee7 5aa4 	vfma.f32	s11, s15, s9
  4035a6:	eef0 7a65 	vmov.f32	s15, s11
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035aa:	eeb0 7a65 	vmov.f32	s14, s11
				out_buffer[i] += reverb_volume * 0.33f *
  4035ae:	eee6 7a05 	vfma.f32	s15, s12, s10
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035b2:	eea3 7a23 	vfma.f32	s14, s6, s7
				out_buffer[i] += reverb_volume * 0.33f *
  4035b6:	eee7 7a04 	vfma.f32	s15, s14, s8
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035ba:	ed81 7a00 	vstr	s14, [r1]
				out_buffer[i] += reverb_volume * 0.33f *
  4035be:	ece4 7a01 	vstmia	r4!, {s15}
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  4035c2:	f47f af2f 	bne.w	403424 <main+0x9f8>
			}
	
			// scale output 
			arm_scale_f32(out_buffer, (float)INT16_MAX * master_volume, out_buffer, WIN_SIZE);
  4035c6:	4b48      	ldr	r3, [pc, #288]	; (4036e8 <main+0xcbc>)
  4035c8:	eddf 7a48 	vldr	s15, [pc, #288]	; 4036ec <main+0xcc0>
  4035cc:	ed93 7a00 	vldr	s14, [r3]
  4035d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4035d4:	4a2c      	ldr	r2, [pc, #176]	; (403688 <main+0xc5c>)
  4035d6:	ee67 7a27 	vmul.f32	s15, s14, s15
  4035da:	4c45      	ldr	r4, [pc, #276]	; (4036f0 <main+0xcc4>)
  4035dc:	4610      	mov	r0, r2
  4035de:	9505      	str	r5, [sp, #20]
  4035e0:	9d06      	ldr	r5, [sp, #24]
  4035e2:	ee17 1a90 	vmov	r1, s15
  4035e6:	47a0      	blx	r4
  4035e8:	4b27      	ldr	r3, [pc, #156]	; (403688 <main+0xc5c>)
  4035ea:	9f07      	ldr	r7, [sp, #28]
  4035ec:	4a26      	ldr	r2, [pc, #152]	; (403688 <main+0xc5c>)
			
			// Sound out 
			uint32_t idx = 0; 
			for(i = 0; i < IO_BUF_SIZE; i+=2)
			{
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  4035ee:	f8db 6000 	ldr.w	r6, [fp]
  4035f2:	1a98      	subs	r0, r3, r2
  4035f4:	ecf3 7a01 	vldmia	r3!, {s15}
  4035f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				outBuffer[i+1] = outBuffer[i]; 
  4035fc:	18fc      	adds	r4, r7, r3
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  4035fe:	42ab      	cmp	r3, r5
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  403600:	edcd 7a03 	vstr	s15, [sp, #12]
  403604:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403608:	5232      	strh	r2, [r6, r0]
				outBuffer[i+1] = outBuffer[i]; 
  40360a:	5a32      	ldrh	r2, [r6, r0]
  40360c:	b292      	uxth	r2, r2
  40360e:	5332      	strh	r2, [r6, r4]
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  403610:	d1ec      	bne.n	4035ec <main+0xbc0>
			}
			
			// check if we're too slow 
			if (dataReceived)
  403612:	4b38      	ldr	r3, [pc, #224]	; (4036f4 <main+0xcc8>)
  403614:	781b      	ldrb	r3, [r3, #0]
  403616:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  40361a:	2b00      	cmp	r3, #0
  40361c:	f47f aab2 	bne.w	402b84 <main+0x158>
// 				{
// 					// taking too long ... uncomment for debug 
// 				}
			}
			else 
				dataReceived = false; 
  403620:	4b34      	ldr	r3, [pc, #208]	; (4036f4 <main+0xcc8>)
  403622:	701a      	strb	r2, [r3, #0]
  403624:	f7ff baae 	b.w	402b84 <main+0x158>
				scale_step += major[i];
  403628:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
			float scale_pitch = closest_note_freq;
  40362a:	eef0 9a68 	vmov.f32	s19, s17
				if (number_of_semitones_from_root == scale_step)
  40362e:	429c      	cmp	r4, r3
  403630:	f47f ab50 	bne.w	402cd4 <main+0x2a8>
  403634:	2401      	movs	r4, #1
  403636:	f7ff bb67 	b.w	402d08 <main+0x2dc>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40363a:	eef8 6a66 	vcvt.f32.u32	s13, s13
  40363e:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 4036f8 <main+0xccc>
  403642:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 4036fc <main+0xcd0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403646:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40364a:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40364e:	ee35 6ae8 	vsub.f32	s12, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403652:	ee26 7a87 	vmul.f32	s14, s13, s14
  403656:	eee7 7a06 	vfma.f32	s15, s14, s12
  40365a:	f7ff bb84 	b.w	402d66 <main+0x33a>
				} else chord_freqs[chord_idx].active = false;
  40365e:	46b6      	mov	lr, r6
  403660:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
  403664:	ed9d 3a24 	vldr	s6, [sp, #144]	; 0x90
  403668:	e582      	b.n	403170 <main+0x744>
			num_of_shifts = 1;  
  40366a:	2301      	movs	r3, #1
				} else chord_freqs[chord_idx].active = false;
  40366c:	f88d 205c 	strb.w	r2, [sp, #92]	; 0x5c
			num_of_shifts = 1;  
  403670:	461e      	mov	r6, r3
  403672:	f7ff bbd7 	b.w	402e24 <main+0x3f8>
  403676:	bf00      	nop
  403678:	00407820 	.word	0x00407820
  40367c:	2040003c 	.word	0x2040003c
  403680:	20400038 	.word	0x20400038
  403684:	bf800000 	.word	0xbf800000
  403688:	20444000 	.word	0x20444000
  40368c:	20446800 	.word	0x20446800
  403690:	00400d91 	.word	0x00400d91
  403694:	20445000 	.word	0x20445000
  403698:	2040002c 	.word	0x2040002c
  40369c:	4735a700 	.word	0x4735a700
  4036a0:	390dad45 	.word	0x390dad45
  4036a4:	3a83126f 	.word	0x3a83126f
  4036a8:	3c03126f 	.word	0x3c03126f
  4036ac:	3e4ccccd 	.word	0x3e4ccccd
  4036b0:	20430000 	.word	0x20430000
  4036b4:	004043e1 	.word	0x004043e1
  4036b8:	2041c120 	.word	0x2041c120
  4036bc:	20445000 	.word	0x20445000
  4036c0:	00404339 	.word	0x00404339
  4036c4:	3fe00000 	.word	0x3fe00000
  4036c8:	00404079 	.word	0x00404079
  4036cc:	3ff00000 	.word	0x3ff00000
  4036d0:	00404941 	.word	0x00404941
  4036d4:	00403a85 	.word	0x00403a85
  4036d8:	20400030 	.word	0x20400030
  4036dc:	20400034 	.word	0x20400034
  4036e0:	20420000 	.word	0x20420000
  4036e4:	3ea8f5c3 	.word	0x3ea8f5c3
  4036e8:	20400044 	.word	0x20400044
  4036ec:	46fffe00 	.word	0x46fffe00
  4036f0:	00403b0d 	.word	0x00403b0d
  4036f4:	2040401c 	.word	0x2040401c
  4036f8:	427c0000 	.word	0x427c0000
  4036fc:	3c800000 	.word	0x3c800000
	return 1.0/result;
  403700:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403704:	eec7 7a27 	vdiv.f32	s15, s14, s15
  403708:	f7ff bbd8 	b.w	402ebc <main+0x490>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40370c:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403710:	eb03 0285 	add.w	r2, r3, r5, lsl #2
  403714:	ed92 5a02 	vldr	s10, [r2, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403718:	ee76 6ac4 	vsub.f32	s13, s13, s8
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40371c:	edd2 5a00 	vldr	s11, [r2]
  403720:	ee75 5a65 	vsub.f32	s11, s10, s11
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403724:	ee66 6aa4 	vmul.f32	s13, s13, s9
  403728:	eee6 7aa5 	vfma.f32	s15, s13, s11
  40372c:	e4a6      	b.n	40307c <main+0x650>
	while (lo < hi)
  40372e:	eef0 8a66 	vmov.f32	s17, s13
  403732:	461d      	mov	r5, r3
  403734:	f7ff bab0 	b.w	402c98 <main+0x26c>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403738:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40373c:	ed5f 6a12 	vldr	s13, [pc, #-72]	; 4036f8 <main+0xccc>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403740:	ed93 6a00 	vldr	s12, [r3]
  403744:	9b09      	ldr	r3, [sp, #36]	; 0x24
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403746:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40374a:	edd3 5a00 	vldr	s11, [r3]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40374e:	ee27 7a05 	vmul.f32	s14, s14, s10
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403752:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403756:	eee6 7a87 	vfma.f32	s15, s13, s14
  40375a:	f7ff bbd7 	b.w	402f0c <main+0x4e0>
				if (number_of_semitones_from_root == scale_step)
  40375e:	2402      	movs	r4, #2
  403760:	f7ff bad2 	b.w	402d08 <main+0x2dc>
  403764:	2404      	movs	r4, #4
  403766:	f7ff bacf 	b.w	402d08 <main+0x2dc>
  40376a:	2403      	movs	r4, #3
  40376c:	f7ff bacc 	b.w	402d08 <main+0x2dc>
  403770:	2405      	movs	r4, #5
  403772:	f7ff bac9 	b.w	402d08 <main+0x2dc>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403776:	ee76 6ae0 	vsub.f32	s13, s13, s1
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40377a:	ed91 aa02 	vldr	s20, [r1, #8]
  40377e:	edd1 9a00 	vldr	s19, [r1]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403782:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403786:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40378a:	eee9 7aa6 	vfma.f32	s15, s19, s13
  40378e:	e5de      	b.n	40334e <main+0x922>
  403790:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403794:	ed5f 6a28 	vldr	s13, [pc, #-160]	; 4036f8 <main+0xccc>
  403798:	ed5f 7a28 	vldr	s15, [pc, #-160]	; 4036fc <main+0xcd0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40379c:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037a0:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037a4:	ee75 6ae8 	vsub.f32	s13, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037a8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4037ac:	eea7 6aa6 	vfma.f32	s12, s15, s13
  4037b0:	f7ff bb29 	b.w	402e06 <main+0x3da>
  4037b4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4037b8:	ed5f 6a31 	vldr	s13, [pc, #-196]	; 4036f8 <main+0xccc>
  4037bc:	ed5f 7a31 	vldr	s15, [pc, #-196]	; 4036fc <main+0xcd0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037c0:	ed93 5a02 	vldr	s10, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037c4:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037c8:	edd3 5a00 	vldr	s11, [r3]
  4037cc:	ee75 6a65 	vsub.f32	s13, s10, s11
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037d0:	ee67 7a27 	vmul.f32	s15, s14, s15
  4037d4:	eea6 6aa7 	vfma.f32	s12, s13, s15
  4037d8:	e4b6      	b.n	403148 <main+0x71c>
  4037da:	bf00      	nop

004037dc <arm_fill_f32>:
  4037dc:	b430      	push	{r4, r5}
  4037de:	0895      	lsrs	r5, r2, #2
  4037e0:	d00b      	beq.n	4037fa <arm_fill_f32+0x1e>
  4037e2:	460b      	mov	r3, r1
  4037e4:	462c      	mov	r4, r5
  4037e6:	3c01      	subs	r4, #1
  4037e8:	6018      	str	r0, [r3, #0]
  4037ea:	6058      	str	r0, [r3, #4]
  4037ec:	6098      	str	r0, [r3, #8]
  4037ee:	60d8      	str	r0, [r3, #12]
  4037f0:	f103 0310 	add.w	r3, r3, #16
  4037f4:	d1f7      	bne.n	4037e6 <arm_fill_f32+0xa>
  4037f6:	eb01 1105 	add.w	r1, r1, r5, lsl #4
  4037fa:	f012 0203 	ands.w	r2, r2, #3
  4037fe:	d003      	beq.n	403808 <arm_fill_f32+0x2c>
  403800:	3a01      	subs	r2, #1
  403802:	f841 0b04 	str.w	r0, [r1], #4
  403806:	d1fb      	bne.n	403800 <arm_fill_f32+0x24>
  403808:	bc30      	pop	{r4, r5}
  40380a:	4770      	bx	lr

0040380c <arm_copy_f32>:
  40380c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403810:	ea5f 0992 	movs.w	r9, r2, lsr #2
  403814:	d018      	beq.n	403848 <arm_copy_f32+0x3c>
  403816:	4604      	mov	r4, r0
  403818:	460b      	mov	r3, r1
  40381a:	464d      	mov	r5, r9
  40381c:	f8d4 8000 	ldr.w	r8, [r4]
  403820:	f8d4 c004 	ldr.w	ip, [r4, #4]
  403824:	68a7      	ldr	r7, [r4, #8]
  403826:	68e6      	ldr	r6, [r4, #12]
  403828:	3d01      	subs	r5, #1
  40382a:	f8c3 8000 	str.w	r8, [r3]
  40382e:	f8c3 c004 	str.w	ip, [r3, #4]
  403832:	609f      	str	r7, [r3, #8]
  403834:	60de      	str	r6, [r3, #12]
  403836:	f104 0410 	add.w	r4, r4, #16
  40383a:	f103 0310 	add.w	r3, r3, #16
  40383e:	d1ed      	bne.n	40381c <arm_copy_f32+0x10>
  403840:	ea4f 1909 	mov.w	r9, r9, lsl #4
  403844:	4448      	add	r0, r9
  403846:	4449      	add	r1, r9
  403848:	f012 0203 	ands.w	r2, r2, #3
  40384c:	d005      	beq.n	40385a <arm_copy_f32+0x4e>
  40384e:	f850 3b04 	ldr.w	r3, [r0], #4
  403852:	3a01      	subs	r2, #1
  403854:	f841 3b04 	str.w	r3, [r1], #4
  403858:	d1f9      	bne.n	40384e <arm_copy_f32+0x42>
  40385a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40385e:	4770      	bx	lr

00403860 <arm_power_f32>:
  403860:	b430      	push	{r4, r5}
  403862:	088d      	lsrs	r5, r1, #2
  403864:	eddf 7a18 	vldr	s15, [pc, #96]	; 4038c8 <arm_power_f32+0x68>
  403868:	d01f      	beq.n	4038aa <arm_power_f32+0x4a>
  40386a:	4603      	mov	r3, r0
  40386c:	462c      	mov	r4, r5
  40386e:	edd3 6a00 	vldr	s13, [r3]
  403872:	ed93 7a01 	vldr	s14, [r3, #4]
  403876:	ee66 6aa6 	vmul.f32	s13, s13, s13
  40387a:	ee27 6a07 	vmul.f32	s12, s14, s14
  40387e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  403882:	ed93 7a02 	vldr	s14, [r3, #8]
  403886:	ee76 7a27 	vadd.f32	s15, s12, s15
  40388a:	ee67 6a07 	vmul.f32	s13, s14, s14
  40388e:	ed93 7a03 	vldr	s14, [r3, #12]
  403892:	ee76 6aa7 	vadd.f32	s13, s13, s15
  403896:	ee27 7a07 	vmul.f32	s14, s14, s14
  40389a:	3c01      	subs	r4, #1
  40389c:	f103 0310 	add.w	r3, r3, #16
  4038a0:	ee77 7a26 	vadd.f32	s15, s14, s13
  4038a4:	d1e3      	bne.n	40386e <arm_power_f32+0xe>
  4038a6:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  4038aa:	f011 0103 	ands.w	r1, r1, #3
  4038ae:	d007      	beq.n	4038c0 <arm_power_f32+0x60>
  4038b0:	ecb0 7a01 	vldmia	r0!, {s14}
  4038b4:	ee27 7a07 	vmul.f32	s14, s14, s14
  4038b8:	3901      	subs	r1, #1
  4038ba:	ee77 7a87 	vadd.f32	s15, s15, s14
  4038be:	d1f7      	bne.n	4038b0 <arm_power_f32+0x50>
  4038c0:	edc2 7a00 	vstr	s15, [r2]
  4038c4:	bc30      	pop	{r4, r5}
  4038c6:	4770      	bx	lr
  4038c8:	00000000 	.word	0x00000000

004038cc <arm_min_f32>:
  4038cc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4038d0:	f101 3cff 	add.w	ip, r1, #4294967295
  4038d4:	ea5f 099c 	movs.w	r9, ip, lsr #2
  4038d8:	f100 0704 	add.w	r7, r0, #4
  4038dc:	edd0 7a00 	vldr	s15, [r0]
  4038e0:	d05c      	beq.n	40399c <arm_min_f32+0xd0>
  4038e2:	463c      	mov	r4, r7
  4038e4:	464e      	mov	r6, r9
  4038e6:	2004      	movs	r0, #4
  4038e8:	2500      	movs	r5, #0
  4038ea:	edd4 6a00 	vldr	s13, [r4]
  4038ee:	eef4 6ae7 	vcmpe.f32	s13, s15
  4038f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4038f6:	ed94 7a01 	vldr	s14, [r4, #4]
  4038fa:	bf48      	it	mi
  4038fc:	eef0 7a66 	vmovmi.f32	s15, s13
  403900:	eef4 7ac7 	vcmpe.f32	s15, s14
  403904:	f1a0 0803 	sub.w	r8, r0, #3
  403908:	bf48      	it	mi
  40390a:	4645      	movmi	r5, r8
  40390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403910:	edd4 6a02 	vldr	s13, [r4, #8]
  403914:	bfc8      	it	gt
  403916:	eef0 7a47 	vmovgt.f32	s15, s14
  40391a:	eef4 7ae6 	vcmpe.f32	s15, s13
  40391e:	f1a0 0802 	sub.w	r8, r0, #2
  403922:	bfc8      	it	gt
  403924:	4645      	movgt	r5, r8
  403926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40392a:	ed94 7a03 	vldr	s14, [r4, #12]
  40392e:	bfc8      	it	gt
  403930:	eef0 7a66 	vmovgt.f32	s15, s13
  403934:	eef4 7ac7 	vcmpe.f32	s15, s14
  403938:	f100 38ff 	add.w	r8, r0, #4294967295
  40393c:	bfc8      	it	gt
  40393e:	4645      	movgt	r5, r8
  403940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403944:	bfc8      	it	gt
  403946:	4605      	movgt	r5, r0
  403948:	bfc8      	it	gt
  40394a:	eef0 7a47 	vmovgt.f32	s15, s14
  40394e:	3e01      	subs	r6, #1
  403950:	f104 0410 	add.w	r4, r4, #16
  403954:	f100 0004 	add.w	r0, r0, #4
  403958:	d1c7      	bne.n	4038ea <arm_min_f32+0x1e>
  40395a:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  40395e:	f01c 0c03 	ands.w	ip, ip, #3
  403962:	d01d      	beq.n	4039a0 <arm_min_f32+0xd4>
  403964:	ebcc 0101 	rsb	r1, ip, r1
  403968:	2000      	movs	r0, #0
  40396a:	ecb7 7a01 	vldmia	r7!, {s14}
  40396e:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403976:	bf48      	it	mi
  403978:	eef0 7a47 	vmovmi.f32	s15, s14
  40397c:	eb01 0400 	add.w	r4, r1, r0
  403980:	f100 0001 	add.w	r0, r0, #1
  403984:	bf48      	it	mi
  403986:	4625      	movmi	r5, r4
  403988:	4560      	cmp	r0, ip
  40398a:	eeb0 7a67 	vmov.f32	s14, s15
  40398e:	d1ec      	bne.n	40396a <arm_min_f32+0x9e>
  403990:	ed82 7a00 	vstr	s14, [r2]
  403994:	601d      	str	r5, [r3, #0]
  403996:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40399a:	4770      	bx	lr
  40399c:	464d      	mov	r5, r9
  40399e:	e7de      	b.n	40395e <arm_min_f32+0x92>
  4039a0:	eeb0 7a67 	vmov.f32	s14, s15
  4039a4:	e7f4      	b.n	403990 <arm_min_f32+0xc4>
  4039a6:	bf00      	nop

004039a8 <arm_max_f32>:
  4039a8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4039ac:	f101 3cff 	add.w	ip, r1, #4294967295
  4039b0:	ea5f 099c 	movs.w	r9, ip, lsr #2
  4039b4:	f100 0704 	add.w	r7, r0, #4
  4039b8:	edd0 7a00 	vldr	s15, [r0]
  4039bc:	d05c      	beq.n	403a78 <arm_max_f32+0xd0>
  4039be:	463c      	mov	r4, r7
  4039c0:	464e      	mov	r6, r9
  4039c2:	2004      	movs	r0, #4
  4039c4:	2500      	movs	r5, #0
  4039c6:	edd4 6a00 	vldr	s13, [r4]
  4039ca:	eef4 6ae7 	vcmpe.f32	s13, s15
  4039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039d2:	ed94 7a01 	vldr	s14, [r4, #4]
  4039d6:	bfc8      	it	gt
  4039d8:	eef0 7a66 	vmovgt.f32	s15, s13
  4039dc:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039e0:	f1a0 0803 	sub.w	r8, r0, #3
  4039e4:	bfc8      	it	gt
  4039e6:	4645      	movgt	r5, r8
  4039e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039ec:	edd4 6a02 	vldr	s13, [r4, #8]
  4039f0:	bf48      	it	mi
  4039f2:	eef0 7a47 	vmovmi.f32	s15, s14
  4039f6:	eef4 7ae6 	vcmpe.f32	s15, s13
  4039fa:	f1a0 0802 	sub.w	r8, r0, #2
  4039fe:	bf48      	it	mi
  403a00:	4645      	movmi	r5, r8
  403a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a06:	ed94 7a03 	vldr	s14, [r4, #12]
  403a0a:	bf48      	it	mi
  403a0c:	eef0 7a66 	vmovmi.f32	s15, s13
  403a10:	eef4 7ac7 	vcmpe.f32	s15, s14
  403a14:	f100 38ff 	add.w	r8, r0, #4294967295
  403a18:	bf48      	it	mi
  403a1a:	4645      	movmi	r5, r8
  403a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a20:	bf48      	it	mi
  403a22:	4605      	movmi	r5, r0
  403a24:	bf48      	it	mi
  403a26:	eef0 7a47 	vmovmi.f32	s15, s14
  403a2a:	3e01      	subs	r6, #1
  403a2c:	f104 0410 	add.w	r4, r4, #16
  403a30:	f100 0004 	add.w	r0, r0, #4
  403a34:	d1c7      	bne.n	4039c6 <arm_max_f32+0x1e>
  403a36:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  403a3a:	f01c 0c03 	ands.w	ip, ip, #3
  403a3e:	d01d      	beq.n	403a7c <arm_max_f32+0xd4>
  403a40:	ebcc 0101 	rsb	r1, ip, r1
  403a44:	2000      	movs	r0, #0
  403a46:	ecb7 7a01 	vldmia	r7!, {s14}
  403a4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a52:	bfc8      	it	gt
  403a54:	eef0 7a47 	vmovgt.f32	s15, s14
  403a58:	eb01 0400 	add.w	r4, r1, r0
  403a5c:	f100 0001 	add.w	r0, r0, #1
  403a60:	bfc8      	it	gt
  403a62:	4625      	movgt	r5, r4
  403a64:	4560      	cmp	r0, ip
  403a66:	eeb0 7a67 	vmov.f32	s14, s15
  403a6a:	d1ec      	bne.n	403a46 <arm_max_f32+0x9e>
  403a6c:	ed82 7a00 	vstr	s14, [r2]
  403a70:	601d      	str	r5, [r3, #0]
  403a72:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403a76:	4770      	bx	lr
  403a78:	464d      	mov	r5, r9
  403a7a:	e7de      	b.n	403a3a <arm_max_f32+0x92>
  403a7c:	eeb0 7a67 	vmov.f32	s14, s15
  403a80:	e7f4      	b.n	403a6c <arm_max_f32+0xc4>
  403a82:	bf00      	nop

00403a84 <arm_cos_f32>:
  403a84:	eddf 7a1e 	vldr	s15, [pc, #120]	; 403b00 <arm_cos_f32+0x7c>
  403a88:	ee06 0a90 	vmov	s13, r0
  403a8c:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
  403a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403a94:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  403a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403aa0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  403aa4:	d504      	bpl.n	403ab0 <arm_cos_f32+0x2c>
  403aa6:	ee17 3a10 	vmov	r3, s14
  403aaa:	3b01      	subs	r3, #1
  403aac:	ee07 3a10 	vmov	s14, r3
  403ab0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  403ab4:	eddf 6a13 	vldr	s13, [pc, #76]	; 403b04 <arm_cos_f32+0x80>
  403ab8:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403abc:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403ac0:	eefc 6ae7 	vcvt.u32.f32	s13, s15
  403ac4:	ee16 3a90 	vmov	r3, s13
  403ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403acc:	ee07 3a10 	vmov	s14, r3
  403ad0:	eef8 6a47 	vcvt.f32.u32	s13, s14
  403ad4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403ad8:	ee77 7ae6 	vsub.f32	s15, s15, s13
  403adc:	4a0a      	ldr	r2, [pc, #40]	; (403b08 <arm_cos_f32+0x84>)
  403ade:	ee37 7a67 	vsub.f32	s14, s14, s15
  403ae2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
  403ae6:	ed91 6a00 	vldr	s12, [r1]
  403aea:	edd1 6a01 	vldr	s13, [r1, #4]
  403aee:	ee27 7a06 	vmul.f32	s14, s14, s12
  403af2:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403af6:	ee77 7a27 	vadd.f32	s15, s14, s15
  403afa:	ee17 0a90 	vmov	r0, s15
  403afe:	4770      	bx	lr
  403b00:	3e22f983 	.word	0x3e22f983
  403b04:	44000000 	.word	0x44000000
  403b08:	00407a20 	.word	0x00407a20

00403b0c <arm_scale_f32>:
  403b0c:	b470      	push	{r4, r5, r6}
  403b0e:	089e      	lsrs	r6, r3, #2
  403b10:	ee07 1a90 	vmov	s15, r1
  403b14:	d023      	beq.n	403b5e <arm_scale_f32+0x52>
  403b16:	4635      	mov	r5, r6
  403b18:	4614      	mov	r4, r2
  403b1a:	4601      	mov	r1, r0
  403b1c:	edd1 5a00 	vldr	s11, [r1]
  403b20:	ed91 6a01 	vldr	s12, [r1, #4]
  403b24:	edd1 6a02 	vldr	s13, [r1, #8]
  403b28:	ed91 7a03 	vldr	s14, [r1, #12]
  403b2c:	ee65 5aa7 	vmul.f32	s11, s11, s15
  403b30:	ee26 6a27 	vmul.f32	s12, s12, s15
  403b34:	ee66 6aa7 	vmul.f32	s13, s13, s15
  403b38:	ee27 7a27 	vmul.f32	s14, s14, s15
  403b3c:	3d01      	subs	r5, #1
  403b3e:	edc4 5a00 	vstr	s11, [r4]
  403b42:	ed84 6a01 	vstr	s12, [r4, #4]
  403b46:	edc4 6a02 	vstr	s13, [r4, #8]
  403b4a:	ed84 7a03 	vstr	s14, [r4, #12]
  403b4e:	f101 0110 	add.w	r1, r1, #16
  403b52:	f104 0410 	add.w	r4, r4, #16
  403b56:	d1e1      	bne.n	403b1c <arm_scale_f32+0x10>
  403b58:	0136      	lsls	r6, r6, #4
  403b5a:	4430      	add	r0, r6
  403b5c:	4432      	add	r2, r6
  403b5e:	f013 0303 	ands.w	r3, r3, #3
  403b62:	d007      	beq.n	403b74 <arm_scale_f32+0x68>
  403b64:	ecb0 7a01 	vldmia	r0!, {s14}
  403b68:	ee27 7a27 	vmul.f32	s14, s14, s15
  403b6c:	3b01      	subs	r3, #1
  403b6e:	eca2 7a01 	vstmia	r2!, {s14}
  403b72:	d1f7      	bne.n	403b64 <arm_scale_f32+0x58>
  403b74:	bc70      	pop	{r4, r5, r6}
  403b76:	4770      	bx	lr

00403b78 <log>:
  403b78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403b7c:	b08b      	sub	sp, #44	; 0x2c
  403b7e:	4604      	mov	r4, r0
  403b80:	460d      	mov	r5, r1
  403b82:	f000 f879 	bl	403c78 <__ieee754_log>
  403b86:	4b37      	ldr	r3, [pc, #220]	; (403c64 <log+0xec>)
  403b88:	f993 6000 	ldrsb.w	r6, [r3]
  403b8c:	1c73      	adds	r3, r6, #1
  403b8e:	4680      	mov	r8, r0
  403b90:	4689      	mov	r9, r1
  403b92:	d00d      	beq.n	403bb0 <log+0x38>
  403b94:	4622      	mov	r2, r4
  403b96:	462b      	mov	r3, r5
  403b98:	4620      	mov	r0, r4
  403b9a:	4629      	mov	r1, r5
  403b9c:	f000 feba 	bl	404914 <__aeabi_dcmpun>
  403ba0:	b930      	cbnz	r0, 403bb0 <log+0x38>
  403ba2:	2200      	movs	r2, #0
  403ba4:	2300      	movs	r3, #0
  403ba6:	4620      	mov	r0, r4
  403ba8:	4629      	mov	r1, r5
  403baa:	f000 fea9 	bl	404900 <__aeabi_dcmpgt>
  403bae:	b120      	cbz	r0, 403bba <log+0x42>
  403bb0:	4640      	mov	r0, r8
  403bb2:	4649      	mov	r1, r9
  403bb4:	b00b      	add	sp, #44	; 0x2c
  403bb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403bba:	4b2b      	ldr	r3, [pc, #172]	; (403c68 <log+0xf0>)
  403bbc:	9008      	str	r0, [sp, #32]
  403bbe:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403bc2:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403bc6:	9301      	str	r3, [sp, #4]
  403bc8:	b9de      	cbnz	r6, 403c02 <log+0x8a>
  403bca:	4f28      	ldr	r7, [pc, #160]	; (403c6c <log+0xf4>)
  403bcc:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  403bd0:	4620      	mov	r0, r4
  403bd2:	4629      	mov	r1, r5
  403bd4:	2200      	movs	r2, #0
  403bd6:	2300      	movs	r3, #0
  403bd8:	e9cd 6706 	strd	r6, r7, [sp, #24]
  403bdc:	f000 fe68 	bl	4048b0 <__aeabi_dcmpeq>
  403be0:	2800      	cmp	r0, #0
  403be2:	d037      	beq.n	403c54 <log+0xdc>
  403be4:	2302      	movs	r3, #2
  403be6:	9300      	str	r3, [sp, #0]
  403be8:	4668      	mov	r0, sp
  403bea:	f000 fa39 	bl	404060 <matherr>
  403bee:	b1c8      	cbz	r0, 403c24 <log+0xac>
  403bf0:	9b08      	ldr	r3, [sp, #32]
  403bf2:	b9e3      	cbnz	r3, 403c2e <log+0xb6>
  403bf4:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403bf8:	4640      	mov	r0, r8
  403bfa:	4649      	mov	r1, r9
  403bfc:	b00b      	add	sp, #44	; 0x2c
  403bfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c02:	f8df 9070 	ldr.w	r9, [pc, #112]	; 403c74 <log+0xfc>
  403c06:	f04f 0800 	mov.w	r8, #0
  403c0a:	4620      	mov	r0, r4
  403c0c:	4629      	mov	r1, r5
  403c0e:	2200      	movs	r2, #0
  403c10:	2300      	movs	r3, #0
  403c12:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403c16:	f000 fe4b 	bl	4048b0 <__aeabi_dcmpeq>
  403c1a:	b168      	cbz	r0, 403c38 <log+0xc0>
  403c1c:	2302      	movs	r3, #2
  403c1e:	429e      	cmp	r6, r3
  403c20:	9300      	str	r3, [sp, #0]
  403c22:	d1e1      	bne.n	403be8 <log+0x70>
  403c24:	f000 fedc 	bl	4049e0 <__errno>
  403c28:	2322      	movs	r3, #34	; 0x22
  403c2a:	6003      	str	r3, [r0, #0]
  403c2c:	e7e0      	b.n	403bf0 <log+0x78>
  403c2e:	f000 fed7 	bl	4049e0 <__errno>
  403c32:	9b08      	ldr	r3, [sp, #32]
  403c34:	6003      	str	r3, [r0, #0]
  403c36:	e7dd      	b.n	403bf4 <log+0x7c>
  403c38:	2301      	movs	r3, #1
  403c3a:	2e02      	cmp	r6, #2
  403c3c:	9300      	str	r3, [sp, #0]
  403c3e:	d10b      	bne.n	403c58 <log+0xe0>
  403c40:	f000 fece 	bl	4049e0 <__errno>
  403c44:	2321      	movs	r3, #33	; 0x21
  403c46:	6003      	str	r3, [r0, #0]
  403c48:	4809      	ldr	r0, [pc, #36]	; (403c70 <log+0xf8>)
  403c4a:	f000 fa0b 	bl	404064 <nan>
  403c4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403c52:	e7cd      	b.n	403bf0 <log+0x78>
  403c54:	2301      	movs	r3, #1
  403c56:	9300      	str	r3, [sp, #0]
  403c58:	4668      	mov	r0, sp
  403c5a:	f000 fa01 	bl	404060 <matherr>
  403c5e:	2800      	cmp	r0, #0
  403c60:	d1f2      	bne.n	403c48 <log+0xd0>
  403c62:	e7ed      	b.n	403c40 <log+0xc8>
  403c64:	2040004c 	.word	0x2040004c
  403c68:	00408224 	.word	0x00408224
  403c6c:	c7efffff 	.word	0xc7efffff
  403c70:	0040823c 	.word	0x0040823c
  403c74:	fff00000 	.word	0xfff00000

00403c78 <__ieee754_log>:
  403c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c7c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403c80:	b085      	sub	sp, #20
  403c82:	4606      	mov	r6, r0
  403c84:	460f      	mov	r7, r1
  403c86:	460b      	mov	r3, r1
  403c88:	da5a      	bge.n	403d40 <__ieee754_log+0xc8>
  403c8a:	4602      	mov	r2, r0
  403c8c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  403c90:	4322      	orrs	r2, r4
  403c92:	f000 80f8 	beq.w	403e86 <__ieee754_log+0x20e>
  403c96:	2900      	cmp	r1, #0
  403c98:	f2c0 817a 	blt.w	403f90 <__ieee754_log+0x318>
  403c9c:	2200      	movs	r2, #0
  403c9e:	4bd6      	ldr	r3, [pc, #856]	; (403ff8 <__ieee754_log+0x380>)
  403ca0:	f000 fb9e 	bl	4043e0 <__aeabi_dmul>
  403ca4:	4ad5      	ldr	r2, [pc, #852]	; (403ffc <__ieee754_log+0x384>)
  403ca6:	460b      	mov	r3, r1
  403ca8:	4293      	cmp	r3, r2
  403caa:	4606      	mov	r6, r0
  403cac:	460f      	mov	r7, r1
  403cae:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  403cb2:	dc4a      	bgt.n	403d4a <__ieee754_log+0xd2>
  403cb4:	f3c3 0513 	ubfx	r5, r3, #0, #20
  403cb8:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  403cbc:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  403cc0:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  403cc4:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  403cc8:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  403ccc:	151c      	asrs	r4, r3, #20
  403cce:	ea42 0705 	orr.w	r7, r2, r5
  403cd2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  403cd6:	4464      	add	r4, ip
  403cd8:	2200      	movs	r2, #0
  403cda:	4bc9      	ldr	r3, [pc, #804]	; (404000 <__ieee754_log+0x388>)
  403cdc:	4630      	mov	r0, r6
  403cde:	4639      	mov	r1, r7
  403ce0:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  403ce4:	f000 f9c8 	bl	404078 <__aeabi_dsub>
  403ce8:	1cab      	adds	r3, r5, #2
  403cea:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403cee:	2b02      	cmp	r3, #2
  403cf0:	4682      	mov	sl, r0
  403cf2:	468b      	mov	fp, r1
  403cf4:	f04f 0200 	mov.w	r2, #0
  403cf8:	dc30      	bgt.n	403d5c <__ieee754_log+0xe4>
  403cfa:	2300      	movs	r3, #0
  403cfc:	f000 fdd8 	bl	4048b0 <__aeabi_dcmpeq>
  403d00:	2800      	cmp	r0, #0
  403d02:	f000 80c9 	beq.w	403e98 <__ieee754_log+0x220>
  403d06:	2c00      	cmp	r4, #0
  403d08:	f000 814b 	beq.w	403fa2 <__ieee754_log+0x32a>
  403d0c:	4620      	mov	r0, r4
  403d0e:	f000 fb01 	bl	404314 <__aeabi_i2d>
  403d12:	a3a5      	add	r3, pc, #660	; (adr r3, 403fa8 <__ieee754_log+0x330>)
  403d14:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d18:	4606      	mov	r6, r0
  403d1a:	460f      	mov	r7, r1
  403d1c:	f000 fb60 	bl	4043e0 <__aeabi_dmul>
  403d20:	a3a3      	add	r3, pc, #652	; (adr r3, 403fb0 <__ieee754_log+0x338>)
  403d22:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d26:	4604      	mov	r4, r0
  403d28:	460d      	mov	r5, r1
  403d2a:	4630      	mov	r0, r6
  403d2c:	4639      	mov	r1, r7
  403d2e:	f000 fb57 	bl	4043e0 <__aeabi_dmul>
  403d32:	4602      	mov	r2, r0
  403d34:	460b      	mov	r3, r1
  403d36:	4620      	mov	r0, r4
  403d38:	4629      	mov	r1, r5
  403d3a:	f000 f99f 	bl	40407c <__adddf3>
  403d3e:	e00a      	b.n	403d56 <__ieee754_log+0xde>
  403d40:	4aae      	ldr	r2, [pc, #696]	; (403ffc <__ieee754_log+0x384>)
  403d42:	4293      	cmp	r3, r2
  403d44:	f04f 0c00 	mov.w	ip, #0
  403d48:	ddb4      	ble.n	403cb4 <__ieee754_log+0x3c>
  403d4a:	4632      	mov	r2, r6
  403d4c:	463b      	mov	r3, r7
  403d4e:	4630      	mov	r0, r6
  403d50:	4639      	mov	r1, r7
  403d52:	f000 f993 	bl	40407c <__adddf3>
  403d56:	b005      	add	sp, #20
  403d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403d60:	f000 f98c 	bl	40407c <__adddf3>
  403d64:	4602      	mov	r2, r0
  403d66:	460b      	mov	r3, r1
  403d68:	4650      	mov	r0, sl
  403d6a:	4659      	mov	r1, fp
  403d6c:	f000 fc62 	bl	404634 <__aeabi_ddiv>
  403d70:	4606      	mov	r6, r0
  403d72:	4620      	mov	r0, r4
  403d74:	460f      	mov	r7, r1
  403d76:	f000 facd 	bl	404314 <__aeabi_i2d>
  403d7a:	4632      	mov	r2, r6
  403d7c:	e9cd 0100 	strd	r0, r1, [sp]
  403d80:	463b      	mov	r3, r7
  403d82:	4630      	mov	r0, r6
  403d84:	4639      	mov	r1, r7
  403d86:	e9cd 6702 	strd	r6, r7, [sp, #8]
  403d8a:	f000 fb29 	bl	4043e0 <__aeabi_dmul>
  403d8e:	4602      	mov	r2, r0
  403d90:	460b      	mov	r3, r1
  403d92:	4680      	mov	r8, r0
  403d94:	4689      	mov	r9, r1
  403d96:	f000 fb23 	bl	4043e0 <__aeabi_dmul>
  403d9a:	a387      	add	r3, pc, #540	; (adr r3, 403fb8 <__ieee754_log+0x340>)
  403d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403da0:	4606      	mov	r6, r0
  403da2:	460f      	mov	r7, r1
  403da4:	f000 fb1c 	bl	4043e0 <__aeabi_dmul>
  403da8:	a385      	add	r3, pc, #532	; (adr r3, 403fc0 <__ieee754_log+0x348>)
  403daa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dae:	f000 f965 	bl	40407c <__adddf3>
  403db2:	4632      	mov	r2, r6
  403db4:	463b      	mov	r3, r7
  403db6:	f000 fb13 	bl	4043e0 <__aeabi_dmul>
  403dba:	a383      	add	r3, pc, #524	; (adr r3, 403fc8 <__ieee754_log+0x350>)
  403dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dc0:	f000 f95c 	bl	40407c <__adddf3>
  403dc4:	4632      	mov	r2, r6
  403dc6:	463b      	mov	r3, r7
  403dc8:	f000 fb0a 	bl	4043e0 <__aeabi_dmul>
  403dcc:	a380      	add	r3, pc, #512	; (adr r3, 403fd0 <__ieee754_log+0x358>)
  403dce:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd2:	f000 f953 	bl	40407c <__adddf3>
  403dd6:	4642      	mov	r2, r8
  403dd8:	464b      	mov	r3, r9
  403dda:	f000 fb01 	bl	4043e0 <__aeabi_dmul>
  403dde:	a37e      	add	r3, pc, #504	; (adr r3, 403fd8 <__ieee754_log+0x360>)
  403de0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403de4:	4680      	mov	r8, r0
  403de6:	4689      	mov	r9, r1
  403de8:	4630      	mov	r0, r6
  403dea:	4639      	mov	r1, r7
  403dec:	f000 faf8 	bl	4043e0 <__aeabi_dmul>
  403df0:	a37b      	add	r3, pc, #492	; (adr r3, 403fe0 <__ieee754_log+0x368>)
  403df2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403df6:	f000 f941 	bl	40407c <__adddf3>
  403dfa:	4632      	mov	r2, r6
  403dfc:	463b      	mov	r3, r7
  403dfe:	f000 faef 	bl	4043e0 <__aeabi_dmul>
  403e02:	a379      	add	r3, pc, #484	; (adr r3, 403fe8 <__ieee754_log+0x370>)
  403e04:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e08:	f000 f938 	bl	40407c <__adddf3>
  403e0c:	4632      	mov	r2, r6
  403e0e:	463b      	mov	r3, r7
  403e10:	f000 fae6 	bl	4043e0 <__aeabi_dmul>
  403e14:	460b      	mov	r3, r1
  403e16:	4602      	mov	r2, r0
  403e18:	4649      	mov	r1, r9
  403e1a:	4640      	mov	r0, r8
  403e1c:	f000 f92e 	bl	40407c <__adddf3>
  403e20:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  403e24:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  403e28:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  403e2c:	3551      	adds	r5, #81	; 0x51
  403e2e:	431d      	orrs	r5, r3
  403e30:	2d00      	cmp	r5, #0
  403e32:	4680      	mov	r8, r0
  403e34:	4689      	mov	r9, r1
  403e36:	dd56      	ble.n	403ee6 <__ieee754_log+0x26e>
  403e38:	2200      	movs	r2, #0
  403e3a:	4b72      	ldr	r3, [pc, #456]	; (404004 <__ieee754_log+0x38c>)
  403e3c:	4650      	mov	r0, sl
  403e3e:	4659      	mov	r1, fp
  403e40:	f000 face 	bl	4043e0 <__aeabi_dmul>
  403e44:	4652      	mov	r2, sl
  403e46:	465b      	mov	r3, fp
  403e48:	f000 faca 	bl	4043e0 <__aeabi_dmul>
  403e4c:	4606      	mov	r6, r0
  403e4e:	460f      	mov	r7, r1
  403e50:	2c00      	cmp	r4, #0
  403e52:	d168      	bne.n	403f26 <__ieee754_log+0x2ae>
  403e54:	4632      	mov	r2, r6
  403e56:	463b      	mov	r3, r7
  403e58:	4640      	mov	r0, r8
  403e5a:	4649      	mov	r1, r9
  403e5c:	f000 f90e 	bl	40407c <__adddf3>
  403e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e64:	f000 fabc 	bl	4043e0 <__aeabi_dmul>
  403e68:	4602      	mov	r2, r0
  403e6a:	460b      	mov	r3, r1
  403e6c:	4630      	mov	r0, r6
  403e6e:	4639      	mov	r1, r7
  403e70:	f000 f902 	bl	404078 <__aeabi_dsub>
  403e74:	4602      	mov	r2, r0
  403e76:	460b      	mov	r3, r1
  403e78:	4650      	mov	r0, sl
  403e7a:	4659      	mov	r1, fp
  403e7c:	f000 f8fc 	bl	404078 <__aeabi_dsub>
  403e80:	b005      	add	sp, #20
  403e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e86:	2200      	movs	r2, #0
  403e88:	2300      	movs	r3, #0
  403e8a:	2000      	movs	r0, #0
  403e8c:	495e      	ldr	r1, [pc, #376]	; (404008 <__ieee754_log+0x390>)
  403e8e:	f000 fbd1 	bl	404634 <__aeabi_ddiv>
  403e92:	b005      	add	sp, #20
  403e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e98:	a355      	add	r3, pc, #340	; (adr r3, 403ff0 <__ieee754_log+0x378>)
  403e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e9e:	4650      	mov	r0, sl
  403ea0:	4659      	mov	r1, fp
  403ea2:	f000 fa9d 	bl	4043e0 <__aeabi_dmul>
  403ea6:	4602      	mov	r2, r0
  403ea8:	460b      	mov	r3, r1
  403eaa:	2000      	movs	r0, #0
  403eac:	4955      	ldr	r1, [pc, #340]	; (404004 <__ieee754_log+0x38c>)
  403eae:	f000 f8e3 	bl	404078 <__aeabi_dsub>
  403eb2:	4652      	mov	r2, sl
  403eb4:	4606      	mov	r6, r0
  403eb6:	460f      	mov	r7, r1
  403eb8:	465b      	mov	r3, fp
  403eba:	4650      	mov	r0, sl
  403ebc:	4659      	mov	r1, fp
  403ebe:	f000 fa8f 	bl	4043e0 <__aeabi_dmul>
  403ec2:	4602      	mov	r2, r0
  403ec4:	460b      	mov	r3, r1
  403ec6:	4630      	mov	r0, r6
  403ec8:	4639      	mov	r1, r7
  403eca:	f000 fa89 	bl	4043e0 <__aeabi_dmul>
  403ece:	4606      	mov	r6, r0
  403ed0:	460f      	mov	r7, r1
  403ed2:	2c00      	cmp	r4, #0
  403ed4:	f040 809a 	bne.w	40400c <__ieee754_log+0x394>
  403ed8:	4602      	mov	r2, r0
  403eda:	460b      	mov	r3, r1
  403edc:	4650      	mov	r0, sl
  403ede:	4659      	mov	r1, fp
  403ee0:	f000 f8ca 	bl	404078 <__aeabi_dsub>
  403ee4:	e737      	b.n	403d56 <__ieee754_log+0xde>
  403ee6:	2c00      	cmp	r4, #0
  403ee8:	f000 80a4 	beq.w	404034 <__ieee754_log+0x3bc>
  403eec:	a32e      	add	r3, pc, #184	; (adr r3, 403fa8 <__ieee754_log+0x330>)
  403eee:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ef2:	e9dd 0100 	ldrd	r0, r1, [sp]
  403ef6:	f000 fa73 	bl	4043e0 <__aeabi_dmul>
  403efa:	4642      	mov	r2, r8
  403efc:	464b      	mov	r3, r9
  403efe:	4604      	mov	r4, r0
  403f00:	460d      	mov	r5, r1
  403f02:	4650      	mov	r0, sl
  403f04:	4659      	mov	r1, fp
  403f06:	f000 f8b7 	bl	404078 <__aeabi_dsub>
  403f0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f0e:	f000 fa67 	bl	4043e0 <__aeabi_dmul>
  403f12:	a327      	add	r3, pc, #156	; (adr r3, 403fb0 <__ieee754_log+0x338>)
  403f14:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f18:	4606      	mov	r6, r0
  403f1a:	460f      	mov	r7, r1
  403f1c:	e9dd 0100 	ldrd	r0, r1, [sp]
  403f20:	f000 fa5e 	bl	4043e0 <__aeabi_dmul>
  403f24:	e021      	b.n	403f6a <__ieee754_log+0x2f2>
  403f26:	a320      	add	r3, pc, #128	; (adr r3, 403fa8 <__ieee754_log+0x330>)
  403f28:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f2c:	e9dd 0100 	ldrd	r0, r1, [sp]
  403f30:	f000 fa56 	bl	4043e0 <__aeabi_dmul>
  403f34:	4632      	mov	r2, r6
  403f36:	463b      	mov	r3, r7
  403f38:	4604      	mov	r4, r0
  403f3a:	460d      	mov	r5, r1
  403f3c:	4640      	mov	r0, r8
  403f3e:	4649      	mov	r1, r9
  403f40:	f000 f89c 	bl	40407c <__adddf3>
  403f44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f48:	f000 fa4a 	bl	4043e0 <__aeabi_dmul>
  403f4c:	a318      	add	r3, pc, #96	; (adr r3, 403fb0 <__ieee754_log+0x338>)
  403f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f52:	4680      	mov	r8, r0
  403f54:	4689      	mov	r9, r1
  403f56:	e9dd 0100 	ldrd	r0, r1, [sp]
  403f5a:	f000 fa41 	bl	4043e0 <__aeabi_dmul>
  403f5e:	4602      	mov	r2, r0
  403f60:	460b      	mov	r3, r1
  403f62:	4640      	mov	r0, r8
  403f64:	4649      	mov	r1, r9
  403f66:	f000 f889 	bl	40407c <__adddf3>
  403f6a:	4602      	mov	r2, r0
  403f6c:	460b      	mov	r3, r1
  403f6e:	4630      	mov	r0, r6
  403f70:	4639      	mov	r1, r7
  403f72:	f000 f881 	bl	404078 <__aeabi_dsub>
  403f76:	4652      	mov	r2, sl
  403f78:	465b      	mov	r3, fp
  403f7a:	f000 f87d 	bl	404078 <__aeabi_dsub>
  403f7e:	4602      	mov	r2, r0
  403f80:	460b      	mov	r3, r1
  403f82:	4620      	mov	r0, r4
  403f84:	4629      	mov	r1, r5
  403f86:	f000 f877 	bl	404078 <__aeabi_dsub>
  403f8a:	b005      	add	sp, #20
  403f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f90:	4602      	mov	r2, r0
  403f92:	460b      	mov	r3, r1
  403f94:	f000 f870 	bl	404078 <__aeabi_dsub>
  403f98:	2200      	movs	r2, #0
  403f9a:	2300      	movs	r3, #0
  403f9c:	f000 fb4a 	bl	404634 <__aeabi_ddiv>
  403fa0:	e6d9      	b.n	403d56 <__ieee754_log+0xde>
  403fa2:	2000      	movs	r0, #0
  403fa4:	2100      	movs	r1, #0
  403fa6:	e6d6      	b.n	403d56 <__ieee754_log+0xde>
  403fa8:	fee00000 	.word	0xfee00000
  403fac:	3fe62e42 	.word	0x3fe62e42
  403fb0:	35793c76 	.word	0x35793c76
  403fb4:	3dea39ef 	.word	0x3dea39ef
  403fb8:	df3e5244 	.word	0xdf3e5244
  403fbc:	3fc2f112 	.word	0x3fc2f112
  403fc0:	96cb03de 	.word	0x96cb03de
  403fc4:	3fc74664 	.word	0x3fc74664
  403fc8:	94229359 	.word	0x94229359
  403fcc:	3fd24924 	.word	0x3fd24924
  403fd0:	55555593 	.word	0x55555593
  403fd4:	3fe55555 	.word	0x3fe55555
  403fd8:	d078c69f 	.word	0xd078c69f
  403fdc:	3fc39a09 	.word	0x3fc39a09
  403fe0:	1d8e78af 	.word	0x1d8e78af
  403fe4:	3fcc71c5 	.word	0x3fcc71c5
  403fe8:	9997fa04 	.word	0x9997fa04
  403fec:	3fd99999 	.word	0x3fd99999
  403ff0:	55555555 	.word	0x55555555
  403ff4:	3fd55555 	.word	0x3fd55555
  403ff8:	43500000 	.word	0x43500000
  403ffc:	7fefffff 	.word	0x7fefffff
  404000:	3ff00000 	.word	0x3ff00000
  404004:	3fe00000 	.word	0x3fe00000
  404008:	c3500000 	.word	0xc3500000
  40400c:	4620      	mov	r0, r4
  40400e:	f000 f981 	bl	404314 <__aeabi_i2d>
  404012:	a30f      	add	r3, pc, #60	; (adr r3, 404050 <__ieee754_log+0x3d8>)
  404014:	e9d3 2300 	ldrd	r2, r3, [r3]
  404018:	4680      	mov	r8, r0
  40401a:	4689      	mov	r9, r1
  40401c:	f000 f9e0 	bl	4043e0 <__aeabi_dmul>
  404020:	a30d      	add	r3, pc, #52	; (adr r3, 404058 <__ieee754_log+0x3e0>)
  404022:	e9d3 2300 	ldrd	r2, r3, [r3]
  404026:	4604      	mov	r4, r0
  404028:	460d      	mov	r5, r1
  40402a:	4640      	mov	r0, r8
  40402c:	4649      	mov	r1, r9
  40402e:	f000 f9d7 	bl	4043e0 <__aeabi_dmul>
  404032:	e79a      	b.n	403f6a <__ieee754_log+0x2f2>
  404034:	4602      	mov	r2, r0
  404036:	460b      	mov	r3, r1
  404038:	4650      	mov	r0, sl
  40403a:	4659      	mov	r1, fp
  40403c:	f000 f81c 	bl	404078 <__aeabi_dsub>
  404040:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404044:	f000 f9cc 	bl	4043e0 <__aeabi_dmul>
  404048:	e714      	b.n	403e74 <__ieee754_log+0x1fc>
  40404a:	bf00      	nop
  40404c:	f3af 8000 	nop.w
  404050:	fee00000 	.word	0xfee00000
  404054:	3fe62e42 	.word	0x3fe62e42
  404058:	35793c76 	.word	0x35793c76
  40405c:	3dea39ef 	.word	0x3dea39ef

00404060 <matherr>:
  404060:	2000      	movs	r0, #0
  404062:	4770      	bx	lr

00404064 <nan>:
  404064:	2000      	movs	r0, #0
  404066:	4901      	ldr	r1, [pc, #4]	; (40406c <nan+0x8>)
  404068:	4770      	bx	lr
  40406a:	bf00      	nop
  40406c:	7ff80000 	.word	0x7ff80000

00404070 <__aeabi_drsub>:
  404070:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404074:	e002      	b.n	40407c <__adddf3>
  404076:	bf00      	nop

00404078 <__aeabi_dsub>:
  404078:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040407c <__adddf3>:
  40407c:	b530      	push	{r4, r5, lr}
  40407e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404082:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404086:	ea94 0f05 	teq	r4, r5
  40408a:	bf08      	it	eq
  40408c:	ea90 0f02 	teqeq	r0, r2
  404090:	bf1f      	itttt	ne
  404092:	ea54 0c00 	orrsne.w	ip, r4, r0
  404096:	ea55 0c02 	orrsne.w	ip, r5, r2
  40409a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40409e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4040a2:	f000 80e2 	beq.w	40426a <__adddf3+0x1ee>
  4040a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4040aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4040ae:	bfb8      	it	lt
  4040b0:	426d      	neglt	r5, r5
  4040b2:	dd0c      	ble.n	4040ce <__adddf3+0x52>
  4040b4:	442c      	add	r4, r5
  4040b6:	ea80 0202 	eor.w	r2, r0, r2
  4040ba:	ea81 0303 	eor.w	r3, r1, r3
  4040be:	ea82 0000 	eor.w	r0, r2, r0
  4040c2:	ea83 0101 	eor.w	r1, r3, r1
  4040c6:	ea80 0202 	eor.w	r2, r0, r2
  4040ca:	ea81 0303 	eor.w	r3, r1, r3
  4040ce:	2d36      	cmp	r5, #54	; 0x36
  4040d0:	bf88      	it	hi
  4040d2:	bd30      	pophi	{r4, r5, pc}
  4040d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4040d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4040dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4040e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4040e4:	d002      	beq.n	4040ec <__adddf3+0x70>
  4040e6:	4240      	negs	r0, r0
  4040e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4040ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4040f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4040f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4040f8:	d002      	beq.n	404100 <__adddf3+0x84>
  4040fa:	4252      	negs	r2, r2
  4040fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404100:	ea94 0f05 	teq	r4, r5
  404104:	f000 80a7 	beq.w	404256 <__adddf3+0x1da>
  404108:	f1a4 0401 	sub.w	r4, r4, #1
  40410c:	f1d5 0e20 	rsbs	lr, r5, #32
  404110:	db0d      	blt.n	40412e <__adddf3+0xb2>
  404112:	fa02 fc0e 	lsl.w	ip, r2, lr
  404116:	fa22 f205 	lsr.w	r2, r2, r5
  40411a:	1880      	adds	r0, r0, r2
  40411c:	f141 0100 	adc.w	r1, r1, #0
  404120:	fa03 f20e 	lsl.w	r2, r3, lr
  404124:	1880      	adds	r0, r0, r2
  404126:	fa43 f305 	asr.w	r3, r3, r5
  40412a:	4159      	adcs	r1, r3
  40412c:	e00e      	b.n	40414c <__adddf3+0xd0>
  40412e:	f1a5 0520 	sub.w	r5, r5, #32
  404132:	f10e 0e20 	add.w	lr, lr, #32
  404136:	2a01      	cmp	r2, #1
  404138:	fa03 fc0e 	lsl.w	ip, r3, lr
  40413c:	bf28      	it	cs
  40413e:	f04c 0c02 	orrcs.w	ip, ip, #2
  404142:	fa43 f305 	asr.w	r3, r3, r5
  404146:	18c0      	adds	r0, r0, r3
  404148:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40414c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404150:	d507      	bpl.n	404162 <__adddf3+0xe6>
  404152:	f04f 0e00 	mov.w	lr, #0
  404156:	f1dc 0c00 	rsbs	ip, ip, #0
  40415a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40415e:	eb6e 0101 	sbc.w	r1, lr, r1
  404162:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404166:	d31b      	bcc.n	4041a0 <__adddf3+0x124>
  404168:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40416c:	d30c      	bcc.n	404188 <__adddf3+0x10c>
  40416e:	0849      	lsrs	r1, r1, #1
  404170:	ea5f 0030 	movs.w	r0, r0, rrx
  404174:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404178:	f104 0401 	add.w	r4, r4, #1
  40417c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404180:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404184:	f080 809a 	bcs.w	4042bc <__adddf3+0x240>
  404188:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40418c:	bf08      	it	eq
  40418e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404192:	f150 0000 	adcs.w	r0, r0, #0
  404196:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40419a:	ea41 0105 	orr.w	r1, r1, r5
  40419e:	bd30      	pop	{r4, r5, pc}
  4041a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4041a4:	4140      	adcs	r0, r0
  4041a6:	eb41 0101 	adc.w	r1, r1, r1
  4041aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4041ae:	f1a4 0401 	sub.w	r4, r4, #1
  4041b2:	d1e9      	bne.n	404188 <__adddf3+0x10c>
  4041b4:	f091 0f00 	teq	r1, #0
  4041b8:	bf04      	itt	eq
  4041ba:	4601      	moveq	r1, r0
  4041bc:	2000      	moveq	r0, #0
  4041be:	fab1 f381 	clz	r3, r1
  4041c2:	bf08      	it	eq
  4041c4:	3320      	addeq	r3, #32
  4041c6:	f1a3 030b 	sub.w	r3, r3, #11
  4041ca:	f1b3 0220 	subs.w	r2, r3, #32
  4041ce:	da0c      	bge.n	4041ea <__adddf3+0x16e>
  4041d0:	320c      	adds	r2, #12
  4041d2:	dd08      	ble.n	4041e6 <__adddf3+0x16a>
  4041d4:	f102 0c14 	add.w	ip, r2, #20
  4041d8:	f1c2 020c 	rsb	r2, r2, #12
  4041dc:	fa01 f00c 	lsl.w	r0, r1, ip
  4041e0:	fa21 f102 	lsr.w	r1, r1, r2
  4041e4:	e00c      	b.n	404200 <__adddf3+0x184>
  4041e6:	f102 0214 	add.w	r2, r2, #20
  4041ea:	bfd8      	it	le
  4041ec:	f1c2 0c20 	rsble	ip, r2, #32
  4041f0:	fa01 f102 	lsl.w	r1, r1, r2
  4041f4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4041f8:	bfdc      	itt	le
  4041fa:	ea41 010c 	orrle.w	r1, r1, ip
  4041fe:	4090      	lslle	r0, r2
  404200:	1ae4      	subs	r4, r4, r3
  404202:	bfa2      	ittt	ge
  404204:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404208:	4329      	orrge	r1, r5
  40420a:	bd30      	popge	{r4, r5, pc}
  40420c:	ea6f 0404 	mvn.w	r4, r4
  404210:	3c1f      	subs	r4, #31
  404212:	da1c      	bge.n	40424e <__adddf3+0x1d2>
  404214:	340c      	adds	r4, #12
  404216:	dc0e      	bgt.n	404236 <__adddf3+0x1ba>
  404218:	f104 0414 	add.w	r4, r4, #20
  40421c:	f1c4 0220 	rsb	r2, r4, #32
  404220:	fa20 f004 	lsr.w	r0, r0, r4
  404224:	fa01 f302 	lsl.w	r3, r1, r2
  404228:	ea40 0003 	orr.w	r0, r0, r3
  40422c:	fa21 f304 	lsr.w	r3, r1, r4
  404230:	ea45 0103 	orr.w	r1, r5, r3
  404234:	bd30      	pop	{r4, r5, pc}
  404236:	f1c4 040c 	rsb	r4, r4, #12
  40423a:	f1c4 0220 	rsb	r2, r4, #32
  40423e:	fa20 f002 	lsr.w	r0, r0, r2
  404242:	fa01 f304 	lsl.w	r3, r1, r4
  404246:	ea40 0003 	orr.w	r0, r0, r3
  40424a:	4629      	mov	r1, r5
  40424c:	bd30      	pop	{r4, r5, pc}
  40424e:	fa21 f004 	lsr.w	r0, r1, r4
  404252:	4629      	mov	r1, r5
  404254:	bd30      	pop	{r4, r5, pc}
  404256:	f094 0f00 	teq	r4, #0
  40425a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40425e:	bf06      	itte	eq
  404260:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404264:	3401      	addeq	r4, #1
  404266:	3d01      	subne	r5, #1
  404268:	e74e      	b.n	404108 <__adddf3+0x8c>
  40426a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40426e:	bf18      	it	ne
  404270:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404274:	d029      	beq.n	4042ca <__adddf3+0x24e>
  404276:	ea94 0f05 	teq	r4, r5
  40427a:	bf08      	it	eq
  40427c:	ea90 0f02 	teqeq	r0, r2
  404280:	d005      	beq.n	40428e <__adddf3+0x212>
  404282:	ea54 0c00 	orrs.w	ip, r4, r0
  404286:	bf04      	itt	eq
  404288:	4619      	moveq	r1, r3
  40428a:	4610      	moveq	r0, r2
  40428c:	bd30      	pop	{r4, r5, pc}
  40428e:	ea91 0f03 	teq	r1, r3
  404292:	bf1e      	ittt	ne
  404294:	2100      	movne	r1, #0
  404296:	2000      	movne	r0, #0
  404298:	bd30      	popne	{r4, r5, pc}
  40429a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40429e:	d105      	bne.n	4042ac <__adddf3+0x230>
  4042a0:	0040      	lsls	r0, r0, #1
  4042a2:	4149      	adcs	r1, r1
  4042a4:	bf28      	it	cs
  4042a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4042aa:	bd30      	pop	{r4, r5, pc}
  4042ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4042b0:	bf3c      	itt	cc
  4042b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4042b6:	bd30      	popcc	{r4, r5, pc}
  4042b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4042bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4042c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4042c4:	f04f 0000 	mov.w	r0, #0
  4042c8:	bd30      	pop	{r4, r5, pc}
  4042ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4042ce:	bf1a      	itte	ne
  4042d0:	4619      	movne	r1, r3
  4042d2:	4610      	movne	r0, r2
  4042d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4042d8:	bf1c      	itt	ne
  4042da:	460b      	movne	r3, r1
  4042dc:	4602      	movne	r2, r0
  4042de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4042e2:	bf06      	itte	eq
  4042e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4042e8:	ea91 0f03 	teqeq	r1, r3
  4042ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4042f0:	bd30      	pop	{r4, r5, pc}
  4042f2:	bf00      	nop

004042f4 <__aeabi_ui2d>:
  4042f4:	f090 0f00 	teq	r0, #0
  4042f8:	bf04      	itt	eq
  4042fa:	2100      	moveq	r1, #0
  4042fc:	4770      	bxeq	lr
  4042fe:	b530      	push	{r4, r5, lr}
  404300:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404304:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404308:	f04f 0500 	mov.w	r5, #0
  40430c:	f04f 0100 	mov.w	r1, #0
  404310:	e750      	b.n	4041b4 <__adddf3+0x138>
  404312:	bf00      	nop

00404314 <__aeabi_i2d>:
  404314:	f090 0f00 	teq	r0, #0
  404318:	bf04      	itt	eq
  40431a:	2100      	moveq	r1, #0
  40431c:	4770      	bxeq	lr
  40431e:	b530      	push	{r4, r5, lr}
  404320:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404324:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404328:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40432c:	bf48      	it	mi
  40432e:	4240      	negmi	r0, r0
  404330:	f04f 0100 	mov.w	r1, #0
  404334:	e73e      	b.n	4041b4 <__adddf3+0x138>
  404336:	bf00      	nop

00404338 <__aeabi_f2d>:
  404338:	0042      	lsls	r2, r0, #1
  40433a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40433e:	ea4f 0131 	mov.w	r1, r1, rrx
  404342:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404346:	bf1f      	itttt	ne
  404348:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40434c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404350:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404354:	4770      	bxne	lr
  404356:	f092 0f00 	teq	r2, #0
  40435a:	bf14      	ite	ne
  40435c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404360:	4770      	bxeq	lr
  404362:	b530      	push	{r4, r5, lr}
  404364:	f44f 7460 	mov.w	r4, #896	; 0x380
  404368:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40436c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404370:	e720      	b.n	4041b4 <__adddf3+0x138>
  404372:	bf00      	nop

00404374 <__aeabi_ul2d>:
  404374:	ea50 0201 	orrs.w	r2, r0, r1
  404378:	bf08      	it	eq
  40437a:	4770      	bxeq	lr
  40437c:	b530      	push	{r4, r5, lr}
  40437e:	f04f 0500 	mov.w	r5, #0
  404382:	e00a      	b.n	40439a <__aeabi_l2d+0x16>

00404384 <__aeabi_l2d>:
  404384:	ea50 0201 	orrs.w	r2, r0, r1
  404388:	bf08      	it	eq
  40438a:	4770      	bxeq	lr
  40438c:	b530      	push	{r4, r5, lr}
  40438e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404392:	d502      	bpl.n	40439a <__aeabi_l2d+0x16>
  404394:	4240      	negs	r0, r0
  404396:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40439a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40439e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4043a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4043a6:	f43f aedc 	beq.w	404162 <__adddf3+0xe6>
  4043aa:	f04f 0203 	mov.w	r2, #3
  4043ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4043b2:	bf18      	it	ne
  4043b4:	3203      	addne	r2, #3
  4043b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4043ba:	bf18      	it	ne
  4043bc:	3203      	addne	r2, #3
  4043be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4043c2:	f1c2 0320 	rsb	r3, r2, #32
  4043c6:	fa00 fc03 	lsl.w	ip, r0, r3
  4043ca:	fa20 f002 	lsr.w	r0, r0, r2
  4043ce:	fa01 fe03 	lsl.w	lr, r1, r3
  4043d2:	ea40 000e 	orr.w	r0, r0, lr
  4043d6:	fa21 f102 	lsr.w	r1, r1, r2
  4043da:	4414      	add	r4, r2
  4043dc:	e6c1      	b.n	404162 <__adddf3+0xe6>
  4043de:	bf00      	nop

004043e0 <__aeabi_dmul>:
  4043e0:	b570      	push	{r4, r5, r6, lr}
  4043e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4043e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4043ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4043ee:	bf1d      	ittte	ne
  4043f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4043f4:	ea94 0f0c 	teqne	r4, ip
  4043f8:	ea95 0f0c 	teqne	r5, ip
  4043fc:	f000 f8de 	bleq	4045bc <__aeabi_dmul+0x1dc>
  404400:	442c      	add	r4, r5
  404402:	ea81 0603 	eor.w	r6, r1, r3
  404406:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40440a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40440e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404412:	bf18      	it	ne
  404414:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404418:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40441c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404420:	d038      	beq.n	404494 <__aeabi_dmul+0xb4>
  404422:	fba0 ce02 	umull	ip, lr, r0, r2
  404426:	f04f 0500 	mov.w	r5, #0
  40442a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40442e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404432:	fbe0 e503 	umlal	lr, r5, r0, r3
  404436:	f04f 0600 	mov.w	r6, #0
  40443a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40443e:	f09c 0f00 	teq	ip, #0
  404442:	bf18      	it	ne
  404444:	f04e 0e01 	orrne.w	lr, lr, #1
  404448:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40444c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404450:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404454:	d204      	bcs.n	404460 <__aeabi_dmul+0x80>
  404456:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40445a:	416d      	adcs	r5, r5
  40445c:	eb46 0606 	adc.w	r6, r6, r6
  404460:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404464:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404468:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40446c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404470:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404474:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404478:	bf88      	it	hi
  40447a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40447e:	d81e      	bhi.n	4044be <__aeabi_dmul+0xde>
  404480:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404484:	bf08      	it	eq
  404486:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40448a:	f150 0000 	adcs.w	r0, r0, #0
  40448e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404492:	bd70      	pop	{r4, r5, r6, pc}
  404494:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404498:	ea46 0101 	orr.w	r1, r6, r1
  40449c:	ea40 0002 	orr.w	r0, r0, r2
  4044a0:	ea81 0103 	eor.w	r1, r1, r3
  4044a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4044a8:	bfc2      	ittt	gt
  4044aa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4044ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4044b2:	bd70      	popgt	{r4, r5, r6, pc}
  4044b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4044b8:	f04f 0e00 	mov.w	lr, #0
  4044bc:	3c01      	subs	r4, #1
  4044be:	f300 80ab 	bgt.w	404618 <__aeabi_dmul+0x238>
  4044c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4044c6:	bfde      	ittt	le
  4044c8:	2000      	movle	r0, #0
  4044ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4044ce:	bd70      	pople	{r4, r5, r6, pc}
  4044d0:	f1c4 0400 	rsb	r4, r4, #0
  4044d4:	3c20      	subs	r4, #32
  4044d6:	da35      	bge.n	404544 <__aeabi_dmul+0x164>
  4044d8:	340c      	adds	r4, #12
  4044da:	dc1b      	bgt.n	404514 <__aeabi_dmul+0x134>
  4044dc:	f104 0414 	add.w	r4, r4, #20
  4044e0:	f1c4 0520 	rsb	r5, r4, #32
  4044e4:	fa00 f305 	lsl.w	r3, r0, r5
  4044e8:	fa20 f004 	lsr.w	r0, r0, r4
  4044ec:	fa01 f205 	lsl.w	r2, r1, r5
  4044f0:	ea40 0002 	orr.w	r0, r0, r2
  4044f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4044f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4044fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404500:	fa21 f604 	lsr.w	r6, r1, r4
  404504:	eb42 0106 	adc.w	r1, r2, r6
  404508:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40450c:	bf08      	it	eq
  40450e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404512:	bd70      	pop	{r4, r5, r6, pc}
  404514:	f1c4 040c 	rsb	r4, r4, #12
  404518:	f1c4 0520 	rsb	r5, r4, #32
  40451c:	fa00 f304 	lsl.w	r3, r0, r4
  404520:	fa20 f005 	lsr.w	r0, r0, r5
  404524:	fa01 f204 	lsl.w	r2, r1, r4
  404528:	ea40 0002 	orr.w	r0, r0, r2
  40452c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404530:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404534:	f141 0100 	adc.w	r1, r1, #0
  404538:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40453c:	bf08      	it	eq
  40453e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404542:	bd70      	pop	{r4, r5, r6, pc}
  404544:	f1c4 0520 	rsb	r5, r4, #32
  404548:	fa00 f205 	lsl.w	r2, r0, r5
  40454c:	ea4e 0e02 	orr.w	lr, lr, r2
  404550:	fa20 f304 	lsr.w	r3, r0, r4
  404554:	fa01 f205 	lsl.w	r2, r1, r5
  404558:	ea43 0302 	orr.w	r3, r3, r2
  40455c:	fa21 f004 	lsr.w	r0, r1, r4
  404560:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404564:	fa21 f204 	lsr.w	r2, r1, r4
  404568:	ea20 0002 	bic.w	r0, r0, r2
  40456c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404570:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404574:	bf08      	it	eq
  404576:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40457a:	bd70      	pop	{r4, r5, r6, pc}
  40457c:	f094 0f00 	teq	r4, #0
  404580:	d10f      	bne.n	4045a2 <__aeabi_dmul+0x1c2>
  404582:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404586:	0040      	lsls	r0, r0, #1
  404588:	eb41 0101 	adc.w	r1, r1, r1
  40458c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404590:	bf08      	it	eq
  404592:	3c01      	subeq	r4, #1
  404594:	d0f7      	beq.n	404586 <__aeabi_dmul+0x1a6>
  404596:	ea41 0106 	orr.w	r1, r1, r6
  40459a:	f095 0f00 	teq	r5, #0
  40459e:	bf18      	it	ne
  4045a0:	4770      	bxne	lr
  4045a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4045a6:	0052      	lsls	r2, r2, #1
  4045a8:	eb43 0303 	adc.w	r3, r3, r3
  4045ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4045b0:	bf08      	it	eq
  4045b2:	3d01      	subeq	r5, #1
  4045b4:	d0f7      	beq.n	4045a6 <__aeabi_dmul+0x1c6>
  4045b6:	ea43 0306 	orr.w	r3, r3, r6
  4045ba:	4770      	bx	lr
  4045bc:	ea94 0f0c 	teq	r4, ip
  4045c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4045c4:	bf18      	it	ne
  4045c6:	ea95 0f0c 	teqne	r5, ip
  4045ca:	d00c      	beq.n	4045e6 <__aeabi_dmul+0x206>
  4045cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4045d0:	bf18      	it	ne
  4045d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4045d6:	d1d1      	bne.n	40457c <__aeabi_dmul+0x19c>
  4045d8:	ea81 0103 	eor.w	r1, r1, r3
  4045dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4045e0:	f04f 0000 	mov.w	r0, #0
  4045e4:	bd70      	pop	{r4, r5, r6, pc}
  4045e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4045ea:	bf06      	itte	eq
  4045ec:	4610      	moveq	r0, r2
  4045ee:	4619      	moveq	r1, r3
  4045f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4045f4:	d019      	beq.n	40462a <__aeabi_dmul+0x24a>
  4045f6:	ea94 0f0c 	teq	r4, ip
  4045fa:	d102      	bne.n	404602 <__aeabi_dmul+0x222>
  4045fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404600:	d113      	bne.n	40462a <__aeabi_dmul+0x24a>
  404602:	ea95 0f0c 	teq	r5, ip
  404606:	d105      	bne.n	404614 <__aeabi_dmul+0x234>
  404608:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40460c:	bf1c      	itt	ne
  40460e:	4610      	movne	r0, r2
  404610:	4619      	movne	r1, r3
  404612:	d10a      	bne.n	40462a <__aeabi_dmul+0x24a>
  404614:	ea81 0103 	eor.w	r1, r1, r3
  404618:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40461c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404620:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404624:	f04f 0000 	mov.w	r0, #0
  404628:	bd70      	pop	{r4, r5, r6, pc}
  40462a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40462e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404632:	bd70      	pop	{r4, r5, r6, pc}

00404634 <__aeabi_ddiv>:
  404634:	b570      	push	{r4, r5, r6, lr}
  404636:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40463a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40463e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404642:	bf1d      	ittte	ne
  404644:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404648:	ea94 0f0c 	teqne	r4, ip
  40464c:	ea95 0f0c 	teqne	r5, ip
  404650:	f000 f8a7 	bleq	4047a2 <__aeabi_ddiv+0x16e>
  404654:	eba4 0405 	sub.w	r4, r4, r5
  404658:	ea81 0e03 	eor.w	lr, r1, r3
  40465c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404660:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404664:	f000 8088 	beq.w	404778 <__aeabi_ddiv+0x144>
  404668:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40466c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404670:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404674:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404678:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40467c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404680:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404684:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404688:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40468c:	429d      	cmp	r5, r3
  40468e:	bf08      	it	eq
  404690:	4296      	cmpeq	r6, r2
  404692:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404696:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40469a:	d202      	bcs.n	4046a2 <__aeabi_ddiv+0x6e>
  40469c:	085b      	lsrs	r3, r3, #1
  40469e:	ea4f 0232 	mov.w	r2, r2, rrx
  4046a2:	1ab6      	subs	r6, r6, r2
  4046a4:	eb65 0503 	sbc.w	r5, r5, r3
  4046a8:	085b      	lsrs	r3, r3, #1
  4046aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4046ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4046b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4046b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4046ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4046be:	bf22      	ittt	cs
  4046c0:	1ab6      	subcs	r6, r6, r2
  4046c2:	4675      	movcs	r5, lr
  4046c4:	ea40 000c 	orrcs.w	r0, r0, ip
  4046c8:	085b      	lsrs	r3, r3, #1
  4046ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4046ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4046d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4046d6:	bf22      	ittt	cs
  4046d8:	1ab6      	subcs	r6, r6, r2
  4046da:	4675      	movcs	r5, lr
  4046dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4046e0:	085b      	lsrs	r3, r3, #1
  4046e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4046e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4046ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4046ee:	bf22      	ittt	cs
  4046f0:	1ab6      	subcs	r6, r6, r2
  4046f2:	4675      	movcs	r5, lr
  4046f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4046f8:	085b      	lsrs	r3, r3, #1
  4046fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4046fe:	ebb6 0e02 	subs.w	lr, r6, r2
  404702:	eb75 0e03 	sbcs.w	lr, r5, r3
  404706:	bf22      	ittt	cs
  404708:	1ab6      	subcs	r6, r6, r2
  40470a:	4675      	movcs	r5, lr
  40470c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404710:	ea55 0e06 	orrs.w	lr, r5, r6
  404714:	d018      	beq.n	404748 <__aeabi_ddiv+0x114>
  404716:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40471a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40471e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404722:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404726:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40472a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40472e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404732:	d1c0      	bne.n	4046b6 <__aeabi_ddiv+0x82>
  404734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404738:	d10b      	bne.n	404752 <__aeabi_ddiv+0x11e>
  40473a:	ea41 0100 	orr.w	r1, r1, r0
  40473e:	f04f 0000 	mov.w	r0, #0
  404742:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404746:	e7b6      	b.n	4046b6 <__aeabi_ddiv+0x82>
  404748:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40474c:	bf04      	itt	eq
  40474e:	4301      	orreq	r1, r0
  404750:	2000      	moveq	r0, #0
  404752:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404756:	bf88      	it	hi
  404758:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40475c:	f63f aeaf 	bhi.w	4044be <__aeabi_dmul+0xde>
  404760:	ebb5 0c03 	subs.w	ip, r5, r3
  404764:	bf04      	itt	eq
  404766:	ebb6 0c02 	subseq.w	ip, r6, r2
  40476a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40476e:	f150 0000 	adcs.w	r0, r0, #0
  404772:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404776:	bd70      	pop	{r4, r5, r6, pc}
  404778:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40477c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404780:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404784:	bfc2      	ittt	gt
  404786:	ebd4 050c 	rsbsgt	r5, r4, ip
  40478a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40478e:	bd70      	popgt	{r4, r5, r6, pc}
  404790:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404794:	f04f 0e00 	mov.w	lr, #0
  404798:	3c01      	subs	r4, #1
  40479a:	e690      	b.n	4044be <__aeabi_dmul+0xde>
  40479c:	ea45 0e06 	orr.w	lr, r5, r6
  4047a0:	e68d      	b.n	4044be <__aeabi_dmul+0xde>
  4047a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4047a6:	ea94 0f0c 	teq	r4, ip
  4047aa:	bf08      	it	eq
  4047ac:	ea95 0f0c 	teqeq	r5, ip
  4047b0:	f43f af3b 	beq.w	40462a <__aeabi_dmul+0x24a>
  4047b4:	ea94 0f0c 	teq	r4, ip
  4047b8:	d10a      	bne.n	4047d0 <__aeabi_ddiv+0x19c>
  4047ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4047be:	f47f af34 	bne.w	40462a <__aeabi_dmul+0x24a>
  4047c2:	ea95 0f0c 	teq	r5, ip
  4047c6:	f47f af25 	bne.w	404614 <__aeabi_dmul+0x234>
  4047ca:	4610      	mov	r0, r2
  4047cc:	4619      	mov	r1, r3
  4047ce:	e72c      	b.n	40462a <__aeabi_dmul+0x24a>
  4047d0:	ea95 0f0c 	teq	r5, ip
  4047d4:	d106      	bne.n	4047e4 <__aeabi_ddiv+0x1b0>
  4047d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4047da:	f43f aefd 	beq.w	4045d8 <__aeabi_dmul+0x1f8>
  4047de:	4610      	mov	r0, r2
  4047e0:	4619      	mov	r1, r3
  4047e2:	e722      	b.n	40462a <__aeabi_dmul+0x24a>
  4047e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4047e8:	bf18      	it	ne
  4047ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4047ee:	f47f aec5 	bne.w	40457c <__aeabi_dmul+0x19c>
  4047f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4047f6:	f47f af0d 	bne.w	404614 <__aeabi_dmul+0x234>
  4047fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4047fe:	f47f aeeb 	bne.w	4045d8 <__aeabi_dmul+0x1f8>
  404802:	e712      	b.n	40462a <__aeabi_dmul+0x24a>

00404804 <__gedf2>:
  404804:	f04f 3cff 	mov.w	ip, #4294967295
  404808:	e006      	b.n	404818 <__cmpdf2+0x4>
  40480a:	bf00      	nop

0040480c <__ledf2>:
  40480c:	f04f 0c01 	mov.w	ip, #1
  404810:	e002      	b.n	404818 <__cmpdf2+0x4>
  404812:	bf00      	nop

00404814 <__cmpdf2>:
  404814:	f04f 0c01 	mov.w	ip, #1
  404818:	f84d cd04 	str.w	ip, [sp, #-4]!
  40481c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404820:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404824:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404828:	bf18      	it	ne
  40482a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40482e:	d01b      	beq.n	404868 <__cmpdf2+0x54>
  404830:	b001      	add	sp, #4
  404832:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404836:	bf0c      	ite	eq
  404838:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40483c:	ea91 0f03 	teqne	r1, r3
  404840:	bf02      	ittt	eq
  404842:	ea90 0f02 	teqeq	r0, r2
  404846:	2000      	moveq	r0, #0
  404848:	4770      	bxeq	lr
  40484a:	f110 0f00 	cmn.w	r0, #0
  40484e:	ea91 0f03 	teq	r1, r3
  404852:	bf58      	it	pl
  404854:	4299      	cmppl	r1, r3
  404856:	bf08      	it	eq
  404858:	4290      	cmpeq	r0, r2
  40485a:	bf2c      	ite	cs
  40485c:	17d8      	asrcs	r0, r3, #31
  40485e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404862:	f040 0001 	orr.w	r0, r0, #1
  404866:	4770      	bx	lr
  404868:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40486c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404870:	d102      	bne.n	404878 <__cmpdf2+0x64>
  404872:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404876:	d107      	bne.n	404888 <__cmpdf2+0x74>
  404878:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40487c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404880:	d1d6      	bne.n	404830 <__cmpdf2+0x1c>
  404882:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404886:	d0d3      	beq.n	404830 <__cmpdf2+0x1c>
  404888:	f85d 0b04 	ldr.w	r0, [sp], #4
  40488c:	4770      	bx	lr
  40488e:	bf00      	nop

00404890 <__aeabi_cdrcmple>:
  404890:	4684      	mov	ip, r0
  404892:	4610      	mov	r0, r2
  404894:	4662      	mov	r2, ip
  404896:	468c      	mov	ip, r1
  404898:	4619      	mov	r1, r3
  40489a:	4663      	mov	r3, ip
  40489c:	e000      	b.n	4048a0 <__aeabi_cdcmpeq>
  40489e:	bf00      	nop

004048a0 <__aeabi_cdcmpeq>:
  4048a0:	b501      	push	{r0, lr}
  4048a2:	f7ff ffb7 	bl	404814 <__cmpdf2>
  4048a6:	2800      	cmp	r0, #0
  4048a8:	bf48      	it	mi
  4048aa:	f110 0f00 	cmnmi.w	r0, #0
  4048ae:	bd01      	pop	{r0, pc}

004048b0 <__aeabi_dcmpeq>:
  4048b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4048b4:	f7ff fff4 	bl	4048a0 <__aeabi_cdcmpeq>
  4048b8:	bf0c      	ite	eq
  4048ba:	2001      	moveq	r0, #1
  4048bc:	2000      	movne	r0, #0
  4048be:	f85d fb08 	ldr.w	pc, [sp], #8
  4048c2:	bf00      	nop

004048c4 <__aeabi_dcmplt>:
  4048c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4048c8:	f7ff ffea 	bl	4048a0 <__aeabi_cdcmpeq>
  4048cc:	bf34      	ite	cc
  4048ce:	2001      	movcc	r0, #1
  4048d0:	2000      	movcs	r0, #0
  4048d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4048d6:	bf00      	nop

004048d8 <__aeabi_dcmple>:
  4048d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4048dc:	f7ff ffe0 	bl	4048a0 <__aeabi_cdcmpeq>
  4048e0:	bf94      	ite	ls
  4048e2:	2001      	movls	r0, #1
  4048e4:	2000      	movhi	r0, #0
  4048e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4048ea:	bf00      	nop

004048ec <__aeabi_dcmpge>:
  4048ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4048f0:	f7ff ffce 	bl	404890 <__aeabi_cdrcmple>
  4048f4:	bf94      	ite	ls
  4048f6:	2001      	movls	r0, #1
  4048f8:	2000      	movhi	r0, #0
  4048fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4048fe:	bf00      	nop

00404900 <__aeabi_dcmpgt>:
  404900:	f84d ed08 	str.w	lr, [sp, #-8]!
  404904:	f7ff ffc4 	bl	404890 <__aeabi_cdrcmple>
  404908:	bf34      	ite	cc
  40490a:	2001      	movcc	r0, #1
  40490c:	2000      	movcs	r0, #0
  40490e:	f85d fb08 	ldr.w	pc, [sp], #8
  404912:	bf00      	nop

00404914 <__aeabi_dcmpun>:
  404914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40491c:	d102      	bne.n	404924 <__aeabi_dcmpun+0x10>
  40491e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404922:	d10a      	bne.n	40493a <__aeabi_dcmpun+0x26>
  404924:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40492c:	d102      	bne.n	404934 <__aeabi_dcmpun+0x20>
  40492e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404932:	d102      	bne.n	40493a <__aeabi_dcmpun+0x26>
  404934:	f04f 0000 	mov.w	r0, #0
  404938:	4770      	bx	lr
  40493a:	f04f 0001 	mov.w	r0, #1
  40493e:	4770      	bx	lr

00404940 <__aeabi_d2f>:
  404940:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404944:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404948:	bf24      	itt	cs
  40494a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40494e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404952:	d90d      	bls.n	404970 <__aeabi_d2f+0x30>
  404954:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404958:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40495c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404960:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404964:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404968:	bf08      	it	eq
  40496a:	f020 0001 	biceq.w	r0, r0, #1
  40496e:	4770      	bx	lr
  404970:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404974:	d121      	bne.n	4049ba <__aeabi_d2f+0x7a>
  404976:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40497a:	bfbc      	itt	lt
  40497c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404980:	4770      	bxlt	lr
  404982:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404986:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40498a:	f1c2 0218 	rsb	r2, r2, #24
  40498e:	f1c2 0c20 	rsb	ip, r2, #32
  404992:	fa10 f30c 	lsls.w	r3, r0, ip
  404996:	fa20 f002 	lsr.w	r0, r0, r2
  40499a:	bf18      	it	ne
  40499c:	f040 0001 	orrne.w	r0, r0, #1
  4049a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4049a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4049a8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4049ac:	ea40 000c 	orr.w	r0, r0, ip
  4049b0:	fa23 f302 	lsr.w	r3, r3, r2
  4049b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4049b8:	e7cc      	b.n	404954 <__aeabi_d2f+0x14>
  4049ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4049be:	d107      	bne.n	4049d0 <__aeabi_d2f+0x90>
  4049c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4049c4:	bf1e      	ittt	ne
  4049c6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4049ca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4049ce:	4770      	bxne	lr
  4049d0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4049d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4049d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4049dc:	4770      	bx	lr
  4049de:	bf00      	nop

004049e0 <__errno>:
  4049e0:	4b01      	ldr	r3, [pc, #4]	; (4049e8 <__errno+0x8>)
  4049e2:	6818      	ldr	r0, [r3, #0]
  4049e4:	4770      	bx	lr
  4049e6:	bf00      	nop
  4049e8:	20400050 	.word	0x20400050

004049ec <__libc_init_array>:
  4049ec:	b570      	push	{r4, r5, r6, lr}
  4049ee:	4e0f      	ldr	r6, [pc, #60]	; (404a2c <__libc_init_array+0x40>)
  4049f0:	4d0f      	ldr	r5, [pc, #60]	; (404a30 <__libc_init_array+0x44>)
  4049f2:	1b76      	subs	r6, r6, r5
  4049f4:	10b6      	asrs	r6, r6, #2
  4049f6:	bf18      	it	ne
  4049f8:	2400      	movne	r4, #0
  4049fa:	d005      	beq.n	404a08 <__libc_init_array+0x1c>
  4049fc:	3401      	adds	r4, #1
  4049fe:	f855 3b04 	ldr.w	r3, [r5], #4
  404a02:	4798      	blx	r3
  404a04:	42a6      	cmp	r6, r4
  404a06:	d1f9      	bne.n	4049fc <__libc_init_array+0x10>
  404a08:	4e0a      	ldr	r6, [pc, #40]	; (404a34 <__libc_init_array+0x48>)
  404a0a:	4d0b      	ldr	r5, [pc, #44]	; (404a38 <__libc_init_array+0x4c>)
  404a0c:	1b76      	subs	r6, r6, r5
  404a0e:	f003 fcbf 	bl	408390 <_init>
  404a12:	10b6      	asrs	r6, r6, #2
  404a14:	bf18      	it	ne
  404a16:	2400      	movne	r4, #0
  404a18:	d006      	beq.n	404a28 <__libc_init_array+0x3c>
  404a1a:	3401      	adds	r4, #1
  404a1c:	f855 3b04 	ldr.w	r3, [r5], #4
  404a20:	4798      	blx	r3
  404a22:	42a6      	cmp	r6, r4
  404a24:	d1f9      	bne.n	404a1a <__libc_init_array+0x2e>
  404a26:	bd70      	pop	{r4, r5, r6, pc}
  404a28:	bd70      	pop	{r4, r5, r6, pc}
  404a2a:	bf00      	nop
  404a2c:	0040839c 	.word	0x0040839c
  404a30:	0040839c 	.word	0x0040839c
  404a34:	004083a4 	.word	0x004083a4
  404a38:	0040839c 	.word	0x0040839c

00404a3c <iprintf>:
  404a3c:	b40f      	push	{r0, r1, r2, r3}
  404a3e:	b500      	push	{lr}
  404a40:	4907      	ldr	r1, [pc, #28]	; (404a60 <iprintf+0x24>)
  404a42:	b083      	sub	sp, #12
  404a44:	ab04      	add	r3, sp, #16
  404a46:	6808      	ldr	r0, [r1, #0]
  404a48:	f853 2b04 	ldr.w	r2, [r3], #4
  404a4c:	6881      	ldr	r1, [r0, #8]
  404a4e:	9301      	str	r3, [sp, #4]
  404a50:	f000 fc06 	bl	405260 <_vfiprintf_r>
  404a54:	b003      	add	sp, #12
  404a56:	f85d eb04 	ldr.w	lr, [sp], #4
  404a5a:	b004      	add	sp, #16
  404a5c:	4770      	bx	lr
  404a5e:	bf00      	nop
  404a60:	20400050 	.word	0x20400050

00404a64 <malloc>:
  404a64:	4b02      	ldr	r3, [pc, #8]	; (404a70 <malloc+0xc>)
  404a66:	4601      	mov	r1, r0
  404a68:	6818      	ldr	r0, [r3, #0]
  404a6a:	f000 b803 	b.w	404a74 <_malloc_r>
  404a6e:	bf00      	nop
  404a70:	20400050 	.word	0x20400050

00404a74 <_malloc_r>:
  404a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a78:	f101 060b 	add.w	r6, r1, #11
  404a7c:	2e16      	cmp	r6, #22
  404a7e:	b083      	sub	sp, #12
  404a80:	4605      	mov	r5, r0
  404a82:	f240 809e 	bls.w	404bc2 <_malloc_r+0x14e>
  404a86:	f036 0607 	bics.w	r6, r6, #7
  404a8a:	f100 80bd 	bmi.w	404c08 <_malloc_r+0x194>
  404a8e:	42b1      	cmp	r1, r6
  404a90:	f200 80ba 	bhi.w	404c08 <_malloc_r+0x194>
  404a94:	f000 fb86 	bl	4051a4 <__malloc_lock>
  404a98:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404a9c:	f0c0 8293 	bcc.w	404fc6 <_malloc_r+0x552>
  404aa0:	0a73      	lsrs	r3, r6, #9
  404aa2:	f000 80b8 	beq.w	404c16 <_malloc_r+0x1a2>
  404aa6:	2b04      	cmp	r3, #4
  404aa8:	f200 8179 	bhi.w	404d9e <_malloc_r+0x32a>
  404aac:	09b3      	lsrs	r3, r6, #6
  404aae:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404ab2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404ab6:	00c3      	lsls	r3, r0, #3
  404ab8:	4fbf      	ldr	r7, [pc, #764]	; (404db8 <_malloc_r+0x344>)
  404aba:	443b      	add	r3, r7
  404abc:	f1a3 0108 	sub.w	r1, r3, #8
  404ac0:	685c      	ldr	r4, [r3, #4]
  404ac2:	42a1      	cmp	r1, r4
  404ac4:	d106      	bne.n	404ad4 <_malloc_r+0x60>
  404ac6:	e00c      	b.n	404ae2 <_malloc_r+0x6e>
  404ac8:	2a00      	cmp	r2, #0
  404aca:	f280 80aa 	bge.w	404c22 <_malloc_r+0x1ae>
  404ace:	68e4      	ldr	r4, [r4, #12]
  404ad0:	42a1      	cmp	r1, r4
  404ad2:	d006      	beq.n	404ae2 <_malloc_r+0x6e>
  404ad4:	6863      	ldr	r3, [r4, #4]
  404ad6:	f023 0303 	bic.w	r3, r3, #3
  404ada:	1b9a      	subs	r2, r3, r6
  404adc:	2a0f      	cmp	r2, #15
  404ade:	ddf3      	ble.n	404ac8 <_malloc_r+0x54>
  404ae0:	4670      	mov	r0, lr
  404ae2:	693c      	ldr	r4, [r7, #16]
  404ae4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404dcc <_malloc_r+0x358>
  404ae8:	4574      	cmp	r4, lr
  404aea:	f000 81ab 	beq.w	404e44 <_malloc_r+0x3d0>
  404aee:	6863      	ldr	r3, [r4, #4]
  404af0:	f023 0303 	bic.w	r3, r3, #3
  404af4:	1b9a      	subs	r2, r3, r6
  404af6:	2a0f      	cmp	r2, #15
  404af8:	f300 8190 	bgt.w	404e1c <_malloc_r+0x3a8>
  404afc:	2a00      	cmp	r2, #0
  404afe:	f8c7 e014 	str.w	lr, [r7, #20]
  404b02:	f8c7 e010 	str.w	lr, [r7, #16]
  404b06:	f280 809d 	bge.w	404c44 <_malloc_r+0x1d0>
  404b0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b0e:	f080 8161 	bcs.w	404dd4 <_malloc_r+0x360>
  404b12:	08db      	lsrs	r3, r3, #3
  404b14:	f103 0c01 	add.w	ip, r3, #1
  404b18:	1099      	asrs	r1, r3, #2
  404b1a:	687a      	ldr	r2, [r7, #4]
  404b1c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404b20:	f8c4 8008 	str.w	r8, [r4, #8]
  404b24:	2301      	movs	r3, #1
  404b26:	408b      	lsls	r3, r1
  404b28:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404b2c:	4313      	orrs	r3, r2
  404b2e:	3908      	subs	r1, #8
  404b30:	60e1      	str	r1, [r4, #12]
  404b32:	607b      	str	r3, [r7, #4]
  404b34:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404b38:	f8c8 400c 	str.w	r4, [r8, #12]
  404b3c:	1082      	asrs	r2, r0, #2
  404b3e:	2401      	movs	r4, #1
  404b40:	4094      	lsls	r4, r2
  404b42:	429c      	cmp	r4, r3
  404b44:	f200 808b 	bhi.w	404c5e <_malloc_r+0x1ea>
  404b48:	421c      	tst	r4, r3
  404b4a:	d106      	bne.n	404b5a <_malloc_r+0xe6>
  404b4c:	f020 0003 	bic.w	r0, r0, #3
  404b50:	0064      	lsls	r4, r4, #1
  404b52:	421c      	tst	r4, r3
  404b54:	f100 0004 	add.w	r0, r0, #4
  404b58:	d0fa      	beq.n	404b50 <_malloc_r+0xdc>
  404b5a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404b5e:	46cc      	mov	ip, r9
  404b60:	4680      	mov	r8, r0
  404b62:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404b66:	459c      	cmp	ip, r3
  404b68:	d107      	bne.n	404b7a <_malloc_r+0x106>
  404b6a:	e16d      	b.n	404e48 <_malloc_r+0x3d4>
  404b6c:	2a00      	cmp	r2, #0
  404b6e:	f280 817b 	bge.w	404e68 <_malloc_r+0x3f4>
  404b72:	68db      	ldr	r3, [r3, #12]
  404b74:	459c      	cmp	ip, r3
  404b76:	f000 8167 	beq.w	404e48 <_malloc_r+0x3d4>
  404b7a:	6859      	ldr	r1, [r3, #4]
  404b7c:	f021 0103 	bic.w	r1, r1, #3
  404b80:	1b8a      	subs	r2, r1, r6
  404b82:	2a0f      	cmp	r2, #15
  404b84:	ddf2      	ble.n	404b6c <_malloc_r+0xf8>
  404b86:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404b8a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404b8e:	9300      	str	r3, [sp, #0]
  404b90:	199c      	adds	r4, r3, r6
  404b92:	4628      	mov	r0, r5
  404b94:	f046 0601 	orr.w	r6, r6, #1
  404b98:	f042 0501 	orr.w	r5, r2, #1
  404b9c:	605e      	str	r6, [r3, #4]
  404b9e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404ba2:	f8cc 8008 	str.w	r8, [ip, #8]
  404ba6:	617c      	str	r4, [r7, #20]
  404ba8:	613c      	str	r4, [r7, #16]
  404baa:	f8c4 e00c 	str.w	lr, [r4, #12]
  404bae:	f8c4 e008 	str.w	lr, [r4, #8]
  404bb2:	6065      	str	r5, [r4, #4]
  404bb4:	505a      	str	r2, [r3, r1]
  404bb6:	f000 fafb 	bl	4051b0 <__malloc_unlock>
  404bba:	9b00      	ldr	r3, [sp, #0]
  404bbc:	f103 0408 	add.w	r4, r3, #8
  404bc0:	e01e      	b.n	404c00 <_malloc_r+0x18c>
  404bc2:	2910      	cmp	r1, #16
  404bc4:	d820      	bhi.n	404c08 <_malloc_r+0x194>
  404bc6:	f000 faed 	bl	4051a4 <__malloc_lock>
  404bca:	2610      	movs	r6, #16
  404bcc:	2318      	movs	r3, #24
  404bce:	2002      	movs	r0, #2
  404bd0:	4f79      	ldr	r7, [pc, #484]	; (404db8 <_malloc_r+0x344>)
  404bd2:	443b      	add	r3, r7
  404bd4:	f1a3 0208 	sub.w	r2, r3, #8
  404bd8:	685c      	ldr	r4, [r3, #4]
  404bda:	4294      	cmp	r4, r2
  404bdc:	f000 813d 	beq.w	404e5a <_malloc_r+0x3e6>
  404be0:	6863      	ldr	r3, [r4, #4]
  404be2:	68e1      	ldr	r1, [r4, #12]
  404be4:	68a6      	ldr	r6, [r4, #8]
  404be6:	f023 0303 	bic.w	r3, r3, #3
  404bea:	4423      	add	r3, r4
  404bec:	4628      	mov	r0, r5
  404bee:	685a      	ldr	r2, [r3, #4]
  404bf0:	60f1      	str	r1, [r6, #12]
  404bf2:	f042 0201 	orr.w	r2, r2, #1
  404bf6:	608e      	str	r6, [r1, #8]
  404bf8:	605a      	str	r2, [r3, #4]
  404bfa:	f000 fad9 	bl	4051b0 <__malloc_unlock>
  404bfe:	3408      	adds	r4, #8
  404c00:	4620      	mov	r0, r4
  404c02:	b003      	add	sp, #12
  404c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c08:	2400      	movs	r4, #0
  404c0a:	230c      	movs	r3, #12
  404c0c:	4620      	mov	r0, r4
  404c0e:	602b      	str	r3, [r5, #0]
  404c10:	b003      	add	sp, #12
  404c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c16:	2040      	movs	r0, #64	; 0x40
  404c18:	f44f 7300 	mov.w	r3, #512	; 0x200
  404c1c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404c20:	e74a      	b.n	404ab8 <_malloc_r+0x44>
  404c22:	4423      	add	r3, r4
  404c24:	68e1      	ldr	r1, [r4, #12]
  404c26:	685a      	ldr	r2, [r3, #4]
  404c28:	68a6      	ldr	r6, [r4, #8]
  404c2a:	f042 0201 	orr.w	r2, r2, #1
  404c2e:	60f1      	str	r1, [r6, #12]
  404c30:	4628      	mov	r0, r5
  404c32:	608e      	str	r6, [r1, #8]
  404c34:	605a      	str	r2, [r3, #4]
  404c36:	f000 fabb 	bl	4051b0 <__malloc_unlock>
  404c3a:	3408      	adds	r4, #8
  404c3c:	4620      	mov	r0, r4
  404c3e:	b003      	add	sp, #12
  404c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c44:	4423      	add	r3, r4
  404c46:	4628      	mov	r0, r5
  404c48:	685a      	ldr	r2, [r3, #4]
  404c4a:	f042 0201 	orr.w	r2, r2, #1
  404c4e:	605a      	str	r2, [r3, #4]
  404c50:	f000 faae 	bl	4051b0 <__malloc_unlock>
  404c54:	3408      	adds	r4, #8
  404c56:	4620      	mov	r0, r4
  404c58:	b003      	add	sp, #12
  404c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c5e:	68bc      	ldr	r4, [r7, #8]
  404c60:	6863      	ldr	r3, [r4, #4]
  404c62:	f023 0803 	bic.w	r8, r3, #3
  404c66:	45b0      	cmp	r8, r6
  404c68:	d304      	bcc.n	404c74 <_malloc_r+0x200>
  404c6a:	eba8 0306 	sub.w	r3, r8, r6
  404c6e:	2b0f      	cmp	r3, #15
  404c70:	f300 8085 	bgt.w	404d7e <_malloc_r+0x30a>
  404c74:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404dd0 <_malloc_r+0x35c>
  404c78:	4b50      	ldr	r3, [pc, #320]	; (404dbc <_malloc_r+0x348>)
  404c7a:	f8d9 2000 	ldr.w	r2, [r9]
  404c7e:	681b      	ldr	r3, [r3, #0]
  404c80:	3201      	adds	r2, #1
  404c82:	4433      	add	r3, r6
  404c84:	eb04 0a08 	add.w	sl, r4, r8
  404c88:	f000 8155 	beq.w	404f36 <_malloc_r+0x4c2>
  404c8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404c90:	330f      	adds	r3, #15
  404c92:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404c96:	f02b 0b0f 	bic.w	fp, fp, #15
  404c9a:	4659      	mov	r1, fp
  404c9c:	4628      	mov	r0, r5
  404c9e:	f000 fa8d 	bl	4051bc <_sbrk_r>
  404ca2:	1c41      	adds	r1, r0, #1
  404ca4:	4602      	mov	r2, r0
  404ca6:	f000 80fc 	beq.w	404ea2 <_malloc_r+0x42e>
  404caa:	4582      	cmp	sl, r0
  404cac:	f200 80f7 	bhi.w	404e9e <_malloc_r+0x42a>
  404cb0:	4b43      	ldr	r3, [pc, #268]	; (404dc0 <_malloc_r+0x34c>)
  404cb2:	6819      	ldr	r1, [r3, #0]
  404cb4:	4459      	add	r1, fp
  404cb6:	6019      	str	r1, [r3, #0]
  404cb8:	f000 814d 	beq.w	404f56 <_malloc_r+0x4e2>
  404cbc:	f8d9 0000 	ldr.w	r0, [r9]
  404cc0:	3001      	adds	r0, #1
  404cc2:	bf1b      	ittet	ne
  404cc4:	eba2 0a0a 	subne.w	sl, r2, sl
  404cc8:	4451      	addne	r1, sl
  404cca:	f8c9 2000 	streq.w	r2, [r9]
  404cce:	6019      	strne	r1, [r3, #0]
  404cd0:	f012 0107 	ands.w	r1, r2, #7
  404cd4:	f000 8115 	beq.w	404f02 <_malloc_r+0x48e>
  404cd8:	f1c1 0008 	rsb	r0, r1, #8
  404cdc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404ce0:	4402      	add	r2, r0
  404ce2:	3108      	adds	r1, #8
  404ce4:	eb02 090b 	add.w	r9, r2, fp
  404ce8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404cec:	eba1 0909 	sub.w	r9, r1, r9
  404cf0:	4649      	mov	r1, r9
  404cf2:	4628      	mov	r0, r5
  404cf4:	9301      	str	r3, [sp, #4]
  404cf6:	9200      	str	r2, [sp, #0]
  404cf8:	f000 fa60 	bl	4051bc <_sbrk_r>
  404cfc:	1c43      	adds	r3, r0, #1
  404cfe:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404d02:	f000 8143 	beq.w	404f8c <_malloc_r+0x518>
  404d06:	1a80      	subs	r0, r0, r2
  404d08:	4448      	add	r0, r9
  404d0a:	f040 0001 	orr.w	r0, r0, #1
  404d0e:	6819      	ldr	r1, [r3, #0]
  404d10:	60ba      	str	r2, [r7, #8]
  404d12:	4449      	add	r1, r9
  404d14:	42bc      	cmp	r4, r7
  404d16:	6050      	str	r0, [r2, #4]
  404d18:	6019      	str	r1, [r3, #0]
  404d1a:	d017      	beq.n	404d4c <_malloc_r+0x2d8>
  404d1c:	f1b8 0f0f 	cmp.w	r8, #15
  404d20:	f240 80fb 	bls.w	404f1a <_malloc_r+0x4a6>
  404d24:	6860      	ldr	r0, [r4, #4]
  404d26:	f1a8 020c 	sub.w	r2, r8, #12
  404d2a:	f022 0207 	bic.w	r2, r2, #7
  404d2e:	eb04 0e02 	add.w	lr, r4, r2
  404d32:	f000 0001 	and.w	r0, r0, #1
  404d36:	f04f 0c05 	mov.w	ip, #5
  404d3a:	4310      	orrs	r0, r2
  404d3c:	2a0f      	cmp	r2, #15
  404d3e:	6060      	str	r0, [r4, #4]
  404d40:	f8ce c004 	str.w	ip, [lr, #4]
  404d44:	f8ce c008 	str.w	ip, [lr, #8]
  404d48:	f200 8117 	bhi.w	404f7a <_malloc_r+0x506>
  404d4c:	4b1d      	ldr	r3, [pc, #116]	; (404dc4 <_malloc_r+0x350>)
  404d4e:	68bc      	ldr	r4, [r7, #8]
  404d50:	681a      	ldr	r2, [r3, #0]
  404d52:	4291      	cmp	r1, r2
  404d54:	bf88      	it	hi
  404d56:	6019      	strhi	r1, [r3, #0]
  404d58:	4b1b      	ldr	r3, [pc, #108]	; (404dc8 <_malloc_r+0x354>)
  404d5a:	681a      	ldr	r2, [r3, #0]
  404d5c:	4291      	cmp	r1, r2
  404d5e:	6862      	ldr	r2, [r4, #4]
  404d60:	bf88      	it	hi
  404d62:	6019      	strhi	r1, [r3, #0]
  404d64:	f022 0203 	bic.w	r2, r2, #3
  404d68:	4296      	cmp	r6, r2
  404d6a:	eba2 0306 	sub.w	r3, r2, r6
  404d6e:	d801      	bhi.n	404d74 <_malloc_r+0x300>
  404d70:	2b0f      	cmp	r3, #15
  404d72:	dc04      	bgt.n	404d7e <_malloc_r+0x30a>
  404d74:	4628      	mov	r0, r5
  404d76:	f000 fa1b 	bl	4051b0 <__malloc_unlock>
  404d7a:	2400      	movs	r4, #0
  404d7c:	e740      	b.n	404c00 <_malloc_r+0x18c>
  404d7e:	19a2      	adds	r2, r4, r6
  404d80:	f043 0301 	orr.w	r3, r3, #1
  404d84:	f046 0601 	orr.w	r6, r6, #1
  404d88:	6066      	str	r6, [r4, #4]
  404d8a:	4628      	mov	r0, r5
  404d8c:	60ba      	str	r2, [r7, #8]
  404d8e:	6053      	str	r3, [r2, #4]
  404d90:	f000 fa0e 	bl	4051b0 <__malloc_unlock>
  404d94:	3408      	adds	r4, #8
  404d96:	4620      	mov	r0, r4
  404d98:	b003      	add	sp, #12
  404d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d9e:	2b14      	cmp	r3, #20
  404da0:	d971      	bls.n	404e86 <_malloc_r+0x412>
  404da2:	2b54      	cmp	r3, #84	; 0x54
  404da4:	f200 80a3 	bhi.w	404eee <_malloc_r+0x47a>
  404da8:	0b33      	lsrs	r3, r6, #12
  404daa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404dae:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404db2:	00c3      	lsls	r3, r0, #3
  404db4:	e680      	b.n	404ab8 <_malloc_r+0x44>
  404db6:	bf00      	nop
  404db8:	20400480 	.word	0x20400480
  404dbc:	2044503c 	.word	0x2044503c
  404dc0:	2044500c 	.word	0x2044500c
  404dc4:	20445034 	.word	0x20445034
  404dc8:	20445038 	.word	0x20445038
  404dcc:	20400488 	.word	0x20400488
  404dd0:	20400888 	.word	0x20400888
  404dd4:	0a5a      	lsrs	r2, r3, #9
  404dd6:	2a04      	cmp	r2, #4
  404dd8:	d95b      	bls.n	404e92 <_malloc_r+0x41e>
  404dda:	2a14      	cmp	r2, #20
  404ddc:	f200 80ae 	bhi.w	404f3c <_malloc_r+0x4c8>
  404de0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404de4:	00c9      	lsls	r1, r1, #3
  404de6:	325b      	adds	r2, #91	; 0x5b
  404de8:	eb07 0c01 	add.w	ip, r7, r1
  404dec:	5879      	ldr	r1, [r7, r1]
  404dee:	f1ac 0c08 	sub.w	ip, ip, #8
  404df2:	458c      	cmp	ip, r1
  404df4:	f000 8088 	beq.w	404f08 <_malloc_r+0x494>
  404df8:	684a      	ldr	r2, [r1, #4]
  404dfa:	f022 0203 	bic.w	r2, r2, #3
  404dfe:	4293      	cmp	r3, r2
  404e00:	d273      	bcs.n	404eea <_malloc_r+0x476>
  404e02:	6889      	ldr	r1, [r1, #8]
  404e04:	458c      	cmp	ip, r1
  404e06:	d1f7      	bne.n	404df8 <_malloc_r+0x384>
  404e08:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404e0c:	687b      	ldr	r3, [r7, #4]
  404e0e:	60e2      	str	r2, [r4, #12]
  404e10:	f8c4 c008 	str.w	ip, [r4, #8]
  404e14:	6094      	str	r4, [r2, #8]
  404e16:	f8cc 400c 	str.w	r4, [ip, #12]
  404e1a:	e68f      	b.n	404b3c <_malloc_r+0xc8>
  404e1c:	19a1      	adds	r1, r4, r6
  404e1e:	f046 0c01 	orr.w	ip, r6, #1
  404e22:	f042 0601 	orr.w	r6, r2, #1
  404e26:	f8c4 c004 	str.w	ip, [r4, #4]
  404e2a:	4628      	mov	r0, r5
  404e2c:	6179      	str	r1, [r7, #20]
  404e2e:	6139      	str	r1, [r7, #16]
  404e30:	f8c1 e00c 	str.w	lr, [r1, #12]
  404e34:	f8c1 e008 	str.w	lr, [r1, #8]
  404e38:	604e      	str	r6, [r1, #4]
  404e3a:	50e2      	str	r2, [r4, r3]
  404e3c:	f000 f9b8 	bl	4051b0 <__malloc_unlock>
  404e40:	3408      	adds	r4, #8
  404e42:	e6dd      	b.n	404c00 <_malloc_r+0x18c>
  404e44:	687b      	ldr	r3, [r7, #4]
  404e46:	e679      	b.n	404b3c <_malloc_r+0xc8>
  404e48:	f108 0801 	add.w	r8, r8, #1
  404e4c:	f018 0f03 	tst.w	r8, #3
  404e50:	f10c 0c08 	add.w	ip, ip, #8
  404e54:	f47f ae85 	bne.w	404b62 <_malloc_r+0xee>
  404e58:	e02d      	b.n	404eb6 <_malloc_r+0x442>
  404e5a:	68dc      	ldr	r4, [r3, #12]
  404e5c:	42a3      	cmp	r3, r4
  404e5e:	bf08      	it	eq
  404e60:	3002      	addeq	r0, #2
  404e62:	f43f ae3e 	beq.w	404ae2 <_malloc_r+0x6e>
  404e66:	e6bb      	b.n	404be0 <_malloc_r+0x16c>
  404e68:	4419      	add	r1, r3
  404e6a:	461c      	mov	r4, r3
  404e6c:	684a      	ldr	r2, [r1, #4]
  404e6e:	68db      	ldr	r3, [r3, #12]
  404e70:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404e74:	f042 0201 	orr.w	r2, r2, #1
  404e78:	604a      	str	r2, [r1, #4]
  404e7a:	4628      	mov	r0, r5
  404e7c:	60f3      	str	r3, [r6, #12]
  404e7e:	609e      	str	r6, [r3, #8]
  404e80:	f000 f996 	bl	4051b0 <__malloc_unlock>
  404e84:	e6bc      	b.n	404c00 <_malloc_r+0x18c>
  404e86:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404e8a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404e8e:	00c3      	lsls	r3, r0, #3
  404e90:	e612      	b.n	404ab8 <_malloc_r+0x44>
  404e92:	099a      	lsrs	r2, r3, #6
  404e94:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404e98:	00c9      	lsls	r1, r1, #3
  404e9a:	3238      	adds	r2, #56	; 0x38
  404e9c:	e7a4      	b.n	404de8 <_malloc_r+0x374>
  404e9e:	42bc      	cmp	r4, r7
  404ea0:	d054      	beq.n	404f4c <_malloc_r+0x4d8>
  404ea2:	68bc      	ldr	r4, [r7, #8]
  404ea4:	6862      	ldr	r2, [r4, #4]
  404ea6:	f022 0203 	bic.w	r2, r2, #3
  404eaa:	e75d      	b.n	404d68 <_malloc_r+0x2f4>
  404eac:	f859 3908 	ldr.w	r3, [r9], #-8
  404eb0:	4599      	cmp	r9, r3
  404eb2:	f040 8086 	bne.w	404fc2 <_malloc_r+0x54e>
  404eb6:	f010 0f03 	tst.w	r0, #3
  404eba:	f100 30ff 	add.w	r0, r0, #4294967295
  404ebe:	d1f5      	bne.n	404eac <_malloc_r+0x438>
  404ec0:	687b      	ldr	r3, [r7, #4]
  404ec2:	ea23 0304 	bic.w	r3, r3, r4
  404ec6:	607b      	str	r3, [r7, #4]
  404ec8:	0064      	lsls	r4, r4, #1
  404eca:	429c      	cmp	r4, r3
  404ecc:	f63f aec7 	bhi.w	404c5e <_malloc_r+0x1ea>
  404ed0:	2c00      	cmp	r4, #0
  404ed2:	f43f aec4 	beq.w	404c5e <_malloc_r+0x1ea>
  404ed6:	421c      	tst	r4, r3
  404ed8:	4640      	mov	r0, r8
  404eda:	f47f ae3e 	bne.w	404b5a <_malloc_r+0xe6>
  404ede:	0064      	lsls	r4, r4, #1
  404ee0:	421c      	tst	r4, r3
  404ee2:	f100 0004 	add.w	r0, r0, #4
  404ee6:	d0fa      	beq.n	404ede <_malloc_r+0x46a>
  404ee8:	e637      	b.n	404b5a <_malloc_r+0xe6>
  404eea:	468c      	mov	ip, r1
  404eec:	e78c      	b.n	404e08 <_malloc_r+0x394>
  404eee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404ef2:	d815      	bhi.n	404f20 <_malloc_r+0x4ac>
  404ef4:	0bf3      	lsrs	r3, r6, #15
  404ef6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404efa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404efe:	00c3      	lsls	r3, r0, #3
  404f00:	e5da      	b.n	404ab8 <_malloc_r+0x44>
  404f02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404f06:	e6ed      	b.n	404ce4 <_malloc_r+0x270>
  404f08:	687b      	ldr	r3, [r7, #4]
  404f0a:	1092      	asrs	r2, r2, #2
  404f0c:	2101      	movs	r1, #1
  404f0e:	fa01 f202 	lsl.w	r2, r1, r2
  404f12:	4313      	orrs	r3, r2
  404f14:	607b      	str	r3, [r7, #4]
  404f16:	4662      	mov	r2, ip
  404f18:	e779      	b.n	404e0e <_malloc_r+0x39a>
  404f1a:	2301      	movs	r3, #1
  404f1c:	6053      	str	r3, [r2, #4]
  404f1e:	e729      	b.n	404d74 <_malloc_r+0x300>
  404f20:	f240 5254 	movw	r2, #1364	; 0x554
  404f24:	4293      	cmp	r3, r2
  404f26:	d822      	bhi.n	404f6e <_malloc_r+0x4fa>
  404f28:	0cb3      	lsrs	r3, r6, #18
  404f2a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404f2e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404f32:	00c3      	lsls	r3, r0, #3
  404f34:	e5c0      	b.n	404ab8 <_malloc_r+0x44>
  404f36:	f103 0b10 	add.w	fp, r3, #16
  404f3a:	e6ae      	b.n	404c9a <_malloc_r+0x226>
  404f3c:	2a54      	cmp	r2, #84	; 0x54
  404f3e:	d829      	bhi.n	404f94 <_malloc_r+0x520>
  404f40:	0b1a      	lsrs	r2, r3, #12
  404f42:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404f46:	00c9      	lsls	r1, r1, #3
  404f48:	326e      	adds	r2, #110	; 0x6e
  404f4a:	e74d      	b.n	404de8 <_malloc_r+0x374>
  404f4c:	4b20      	ldr	r3, [pc, #128]	; (404fd0 <_malloc_r+0x55c>)
  404f4e:	6819      	ldr	r1, [r3, #0]
  404f50:	4459      	add	r1, fp
  404f52:	6019      	str	r1, [r3, #0]
  404f54:	e6b2      	b.n	404cbc <_malloc_r+0x248>
  404f56:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404f5a:	2800      	cmp	r0, #0
  404f5c:	f47f aeae 	bne.w	404cbc <_malloc_r+0x248>
  404f60:	eb08 030b 	add.w	r3, r8, fp
  404f64:	68ba      	ldr	r2, [r7, #8]
  404f66:	f043 0301 	orr.w	r3, r3, #1
  404f6a:	6053      	str	r3, [r2, #4]
  404f6c:	e6ee      	b.n	404d4c <_malloc_r+0x2d8>
  404f6e:	207f      	movs	r0, #127	; 0x7f
  404f70:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404f74:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404f78:	e59e      	b.n	404ab8 <_malloc_r+0x44>
  404f7a:	f104 0108 	add.w	r1, r4, #8
  404f7e:	4628      	mov	r0, r5
  404f80:	9300      	str	r3, [sp, #0]
  404f82:	f001 fa89 	bl	406498 <_free_r>
  404f86:	9b00      	ldr	r3, [sp, #0]
  404f88:	6819      	ldr	r1, [r3, #0]
  404f8a:	e6df      	b.n	404d4c <_malloc_r+0x2d8>
  404f8c:	2001      	movs	r0, #1
  404f8e:	f04f 0900 	mov.w	r9, #0
  404f92:	e6bc      	b.n	404d0e <_malloc_r+0x29a>
  404f94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404f98:	d805      	bhi.n	404fa6 <_malloc_r+0x532>
  404f9a:	0bda      	lsrs	r2, r3, #15
  404f9c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404fa0:	00c9      	lsls	r1, r1, #3
  404fa2:	3277      	adds	r2, #119	; 0x77
  404fa4:	e720      	b.n	404de8 <_malloc_r+0x374>
  404fa6:	f240 5154 	movw	r1, #1364	; 0x554
  404faa:	428a      	cmp	r2, r1
  404fac:	d805      	bhi.n	404fba <_malloc_r+0x546>
  404fae:	0c9a      	lsrs	r2, r3, #18
  404fb0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404fb4:	00c9      	lsls	r1, r1, #3
  404fb6:	327c      	adds	r2, #124	; 0x7c
  404fb8:	e716      	b.n	404de8 <_malloc_r+0x374>
  404fba:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404fbe:	227e      	movs	r2, #126	; 0x7e
  404fc0:	e712      	b.n	404de8 <_malloc_r+0x374>
  404fc2:	687b      	ldr	r3, [r7, #4]
  404fc4:	e780      	b.n	404ec8 <_malloc_r+0x454>
  404fc6:	08f0      	lsrs	r0, r6, #3
  404fc8:	f106 0308 	add.w	r3, r6, #8
  404fcc:	e600      	b.n	404bd0 <_malloc_r+0x15c>
  404fce:	bf00      	nop
  404fd0:	2044500c 	.word	0x2044500c

00404fd4 <memcpy>:
  404fd4:	4684      	mov	ip, r0
  404fd6:	ea41 0300 	orr.w	r3, r1, r0
  404fda:	f013 0303 	ands.w	r3, r3, #3
  404fde:	d16d      	bne.n	4050bc <memcpy+0xe8>
  404fe0:	3a40      	subs	r2, #64	; 0x40
  404fe2:	d341      	bcc.n	405068 <memcpy+0x94>
  404fe4:	f851 3b04 	ldr.w	r3, [r1], #4
  404fe8:	f840 3b04 	str.w	r3, [r0], #4
  404fec:	f851 3b04 	ldr.w	r3, [r1], #4
  404ff0:	f840 3b04 	str.w	r3, [r0], #4
  404ff4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ff8:	f840 3b04 	str.w	r3, [r0], #4
  404ffc:	f851 3b04 	ldr.w	r3, [r1], #4
  405000:	f840 3b04 	str.w	r3, [r0], #4
  405004:	f851 3b04 	ldr.w	r3, [r1], #4
  405008:	f840 3b04 	str.w	r3, [r0], #4
  40500c:	f851 3b04 	ldr.w	r3, [r1], #4
  405010:	f840 3b04 	str.w	r3, [r0], #4
  405014:	f851 3b04 	ldr.w	r3, [r1], #4
  405018:	f840 3b04 	str.w	r3, [r0], #4
  40501c:	f851 3b04 	ldr.w	r3, [r1], #4
  405020:	f840 3b04 	str.w	r3, [r0], #4
  405024:	f851 3b04 	ldr.w	r3, [r1], #4
  405028:	f840 3b04 	str.w	r3, [r0], #4
  40502c:	f851 3b04 	ldr.w	r3, [r1], #4
  405030:	f840 3b04 	str.w	r3, [r0], #4
  405034:	f851 3b04 	ldr.w	r3, [r1], #4
  405038:	f840 3b04 	str.w	r3, [r0], #4
  40503c:	f851 3b04 	ldr.w	r3, [r1], #4
  405040:	f840 3b04 	str.w	r3, [r0], #4
  405044:	f851 3b04 	ldr.w	r3, [r1], #4
  405048:	f840 3b04 	str.w	r3, [r0], #4
  40504c:	f851 3b04 	ldr.w	r3, [r1], #4
  405050:	f840 3b04 	str.w	r3, [r0], #4
  405054:	f851 3b04 	ldr.w	r3, [r1], #4
  405058:	f840 3b04 	str.w	r3, [r0], #4
  40505c:	f851 3b04 	ldr.w	r3, [r1], #4
  405060:	f840 3b04 	str.w	r3, [r0], #4
  405064:	3a40      	subs	r2, #64	; 0x40
  405066:	d2bd      	bcs.n	404fe4 <memcpy+0x10>
  405068:	3230      	adds	r2, #48	; 0x30
  40506a:	d311      	bcc.n	405090 <memcpy+0xbc>
  40506c:	f851 3b04 	ldr.w	r3, [r1], #4
  405070:	f840 3b04 	str.w	r3, [r0], #4
  405074:	f851 3b04 	ldr.w	r3, [r1], #4
  405078:	f840 3b04 	str.w	r3, [r0], #4
  40507c:	f851 3b04 	ldr.w	r3, [r1], #4
  405080:	f840 3b04 	str.w	r3, [r0], #4
  405084:	f851 3b04 	ldr.w	r3, [r1], #4
  405088:	f840 3b04 	str.w	r3, [r0], #4
  40508c:	3a10      	subs	r2, #16
  40508e:	d2ed      	bcs.n	40506c <memcpy+0x98>
  405090:	320c      	adds	r2, #12
  405092:	d305      	bcc.n	4050a0 <memcpy+0xcc>
  405094:	f851 3b04 	ldr.w	r3, [r1], #4
  405098:	f840 3b04 	str.w	r3, [r0], #4
  40509c:	3a04      	subs	r2, #4
  40509e:	d2f9      	bcs.n	405094 <memcpy+0xc0>
  4050a0:	3204      	adds	r2, #4
  4050a2:	d008      	beq.n	4050b6 <memcpy+0xe2>
  4050a4:	07d2      	lsls	r2, r2, #31
  4050a6:	bf1c      	itt	ne
  4050a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4050ac:	f800 3b01 	strbne.w	r3, [r0], #1
  4050b0:	d301      	bcc.n	4050b6 <memcpy+0xe2>
  4050b2:	880b      	ldrh	r3, [r1, #0]
  4050b4:	8003      	strh	r3, [r0, #0]
  4050b6:	4660      	mov	r0, ip
  4050b8:	4770      	bx	lr
  4050ba:	bf00      	nop
  4050bc:	2a08      	cmp	r2, #8
  4050be:	d313      	bcc.n	4050e8 <memcpy+0x114>
  4050c0:	078b      	lsls	r3, r1, #30
  4050c2:	d08d      	beq.n	404fe0 <memcpy+0xc>
  4050c4:	f010 0303 	ands.w	r3, r0, #3
  4050c8:	d08a      	beq.n	404fe0 <memcpy+0xc>
  4050ca:	f1c3 0304 	rsb	r3, r3, #4
  4050ce:	1ad2      	subs	r2, r2, r3
  4050d0:	07db      	lsls	r3, r3, #31
  4050d2:	bf1c      	itt	ne
  4050d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4050d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4050dc:	d380      	bcc.n	404fe0 <memcpy+0xc>
  4050de:	f831 3b02 	ldrh.w	r3, [r1], #2
  4050e2:	f820 3b02 	strh.w	r3, [r0], #2
  4050e6:	e77b      	b.n	404fe0 <memcpy+0xc>
  4050e8:	3a04      	subs	r2, #4
  4050ea:	d3d9      	bcc.n	4050a0 <memcpy+0xcc>
  4050ec:	3a01      	subs	r2, #1
  4050ee:	f811 3b01 	ldrb.w	r3, [r1], #1
  4050f2:	f800 3b01 	strb.w	r3, [r0], #1
  4050f6:	d2f9      	bcs.n	4050ec <memcpy+0x118>
  4050f8:	780b      	ldrb	r3, [r1, #0]
  4050fa:	7003      	strb	r3, [r0, #0]
  4050fc:	784b      	ldrb	r3, [r1, #1]
  4050fe:	7043      	strb	r3, [r0, #1]
  405100:	788b      	ldrb	r3, [r1, #2]
  405102:	7083      	strb	r3, [r0, #2]
  405104:	4660      	mov	r0, ip
  405106:	4770      	bx	lr

00405108 <memset>:
  405108:	b470      	push	{r4, r5, r6}
  40510a:	0786      	lsls	r6, r0, #30
  40510c:	d046      	beq.n	40519c <memset+0x94>
  40510e:	1e54      	subs	r4, r2, #1
  405110:	2a00      	cmp	r2, #0
  405112:	d041      	beq.n	405198 <memset+0x90>
  405114:	b2ca      	uxtb	r2, r1
  405116:	4603      	mov	r3, r0
  405118:	e002      	b.n	405120 <memset+0x18>
  40511a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40511e:	d33b      	bcc.n	405198 <memset+0x90>
  405120:	f803 2b01 	strb.w	r2, [r3], #1
  405124:	079d      	lsls	r5, r3, #30
  405126:	d1f8      	bne.n	40511a <memset+0x12>
  405128:	2c03      	cmp	r4, #3
  40512a:	d92e      	bls.n	40518a <memset+0x82>
  40512c:	b2cd      	uxtb	r5, r1
  40512e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405132:	2c0f      	cmp	r4, #15
  405134:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  405138:	d919      	bls.n	40516e <memset+0x66>
  40513a:	f103 0210 	add.w	r2, r3, #16
  40513e:	4626      	mov	r6, r4
  405140:	3e10      	subs	r6, #16
  405142:	2e0f      	cmp	r6, #15
  405144:	f842 5c10 	str.w	r5, [r2, #-16]
  405148:	f842 5c0c 	str.w	r5, [r2, #-12]
  40514c:	f842 5c08 	str.w	r5, [r2, #-8]
  405150:	f842 5c04 	str.w	r5, [r2, #-4]
  405154:	f102 0210 	add.w	r2, r2, #16
  405158:	d8f2      	bhi.n	405140 <memset+0x38>
  40515a:	f1a4 0210 	sub.w	r2, r4, #16
  40515e:	f022 020f 	bic.w	r2, r2, #15
  405162:	f004 040f 	and.w	r4, r4, #15
  405166:	3210      	adds	r2, #16
  405168:	2c03      	cmp	r4, #3
  40516a:	4413      	add	r3, r2
  40516c:	d90d      	bls.n	40518a <memset+0x82>
  40516e:	461e      	mov	r6, r3
  405170:	4622      	mov	r2, r4
  405172:	3a04      	subs	r2, #4
  405174:	2a03      	cmp	r2, #3
  405176:	f846 5b04 	str.w	r5, [r6], #4
  40517a:	d8fa      	bhi.n	405172 <memset+0x6a>
  40517c:	1f22      	subs	r2, r4, #4
  40517e:	f022 0203 	bic.w	r2, r2, #3
  405182:	3204      	adds	r2, #4
  405184:	4413      	add	r3, r2
  405186:	f004 0403 	and.w	r4, r4, #3
  40518a:	b12c      	cbz	r4, 405198 <memset+0x90>
  40518c:	b2c9      	uxtb	r1, r1
  40518e:	441c      	add	r4, r3
  405190:	f803 1b01 	strb.w	r1, [r3], #1
  405194:	429c      	cmp	r4, r3
  405196:	d1fb      	bne.n	405190 <memset+0x88>
  405198:	bc70      	pop	{r4, r5, r6}
  40519a:	4770      	bx	lr
  40519c:	4614      	mov	r4, r2
  40519e:	4603      	mov	r3, r0
  4051a0:	e7c2      	b.n	405128 <memset+0x20>
  4051a2:	bf00      	nop

004051a4 <__malloc_lock>:
  4051a4:	4801      	ldr	r0, [pc, #4]	; (4051ac <__malloc_lock+0x8>)
  4051a6:	f001 bc11 	b.w	4069cc <__retarget_lock_acquire_recursive>
  4051aa:	bf00      	nop
  4051ac:	2044a8a0 	.word	0x2044a8a0

004051b0 <__malloc_unlock>:
  4051b0:	4801      	ldr	r0, [pc, #4]	; (4051b8 <__malloc_unlock+0x8>)
  4051b2:	f001 bc0d 	b.w	4069d0 <__retarget_lock_release_recursive>
  4051b6:	bf00      	nop
  4051b8:	2044a8a0 	.word	0x2044a8a0

004051bc <_sbrk_r>:
  4051bc:	b538      	push	{r3, r4, r5, lr}
  4051be:	4c07      	ldr	r4, [pc, #28]	; (4051dc <_sbrk_r+0x20>)
  4051c0:	2300      	movs	r3, #0
  4051c2:	4605      	mov	r5, r0
  4051c4:	4608      	mov	r0, r1
  4051c6:	6023      	str	r3, [r4, #0]
  4051c8:	f7fd f990 	bl	4024ec <_sbrk>
  4051cc:	1c43      	adds	r3, r0, #1
  4051ce:	d000      	beq.n	4051d2 <_sbrk_r+0x16>
  4051d0:	bd38      	pop	{r3, r4, r5, pc}
  4051d2:	6823      	ldr	r3, [r4, #0]
  4051d4:	2b00      	cmp	r3, #0
  4051d6:	d0fb      	beq.n	4051d0 <_sbrk_r+0x14>
  4051d8:	602b      	str	r3, [r5, #0]
  4051da:	bd38      	pop	{r3, r4, r5, pc}
  4051dc:	2044a8b4 	.word	0x2044a8b4

004051e0 <__sprint_r.part.0>:
  4051e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051e4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4051e6:	049c      	lsls	r4, r3, #18
  4051e8:	4693      	mov	fp, r2
  4051ea:	d52f      	bpl.n	40524c <__sprint_r.part.0+0x6c>
  4051ec:	6893      	ldr	r3, [r2, #8]
  4051ee:	6812      	ldr	r2, [r2, #0]
  4051f0:	b353      	cbz	r3, 405248 <__sprint_r.part.0+0x68>
  4051f2:	460e      	mov	r6, r1
  4051f4:	4607      	mov	r7, r0
  4051f6:	f102 0908 	add.w	r9, r2, #8
  4051fa:	e919 0420 	ldmdb	r9, {r5, sl}
  4051fe:	ea5f 089a 	movs.w	r8, sl, lsr #2
  405202:	d017      	beq.n	405234 <__sprint_r.part.0+0x54>
  405204:	3d04      	subs	r5, #4
  405206:	2400      	movs	r4, #0
  405208:	e001      	b.n	40520e <__sprint_r.part.0+0x2e>
  40520a:	45a0      	cmp	r8, r4
  40520c:	d010      	beq.n	405230 <__sprint_r.part.0+0x50>
  40520e:	4632      	mov	r2, r6
  405210:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405214:	4638      	mov	r0, r7
  405216:	f001 f8bb 	bl	406390 <_fputwc_r>
  40521a:	1c43      	adds	r3, r0, #1
  40521c:	f104 0401 	add.w	r4, r4, #1
  405220:	d1f3      	bne.n	40520a <__sprint_r.part.0+0x2a>
  405222:	2300      	movs	r3, #0
  405224:	f8cb 3008 	str.w	r3, [fp, #8]
  405228:	f8cb 3004 	str.w	r3, [fp, #4]
  40522c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405230:	f8db 3008 	ldr.w	r3, [fp, #8]
  405234:	f02a 0a03 	bic.w	sl, sl, #3
  405238:	eba3 030a 	sub.w	r3, r3, sl
  40523c:	f8cb 3008 	str.w	r3, [fp, #8]
  405240:	f109 0908 	add.w	r9, r9, #8
  405244:	2b00      	cmp	r3, #0
  405246:	d1d8      	bne.n	4051fa <__sprint_r.part.0+0x1a>
  405248:	2000      	movs	r0, #0
  40524a:	e7ea      	b.n	405222 <__sprint_r.part.0+0x42>
  40524c:	f001 fa0a 	bl	406664 <__sfvwrite_r>
  405250:	2300      	movs	r3, #0
  405252:	f8cb 3008 	str.w	r3, [fp, #8]
  405256:	f8cb 3004 	str.w	r3, [fp, #4]
  40525a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40525e:	bf00      	nop

00405260 <_vfiprintf_r>:
  405260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405264:	b0ad      	sub	sp, #180	; 0xb4
  405266:	461d      	mov	r5, r3
  405268:	468b      	mov	fp, r1
  40526a:	4690      	mov	r8, r2
  40526c:	9307      	str	r3, [sp, #28]
  40526e:	9006      	str	r0, [sp, #24]
  405270:	b118      	cbz	r0, 40527a <_vfiprintf_r+0x1a>
  405272:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405274:	2b00      	cmp	r3, #0
  405276:	f000 80f3 	beq.w	405460 <_vfiprintf_r+0x200>
  40527a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40527e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405282:	07df      	lsls	r7, r3, #31
  405284:	b281      	uxth	r1, r0
  405286:	d402      	bmi.n	40528e <_vfiprintf_r+0x2e>
  405288:	058e      	lsls	r6, r1, #22
  40528a:	f140 80fc 	bpl.w	405486 <_vfiprintf_r+0x226>
  40528e:	048c      	lsls	r4, r1, #18
  405290:	d40a      	bmi.n	4052a8 <_vfiprintf_r+0x48>
  405292:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405296:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  40529a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40529e:	f8ab 100c 	strh.w	r1, [fp, #12]
  4052a2:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4052a6:	b289      	uxth	r1, r1
  4052a8:	0708      	lsls	r0, r1, #28
  4052aa:	f140 80b3 	bpl.w	405414 <_vfiprintf_r+0x1b4>
  4052ae:	f8db 3010 	ldr.w	r3, [fp, #16]
  4052b2:	2b00      	cmp	r3, #0
  4052b4:	f000 80ae 	beq.w	405414 <_vfiprintf_r+0x1b4>
  4052b8:	f001 031a 	and.w	r3, r1, #26
  4052bc:	2b0a      	cmp	r3, #10
  4052be:	f000 80b5 	beq.w	40542c <_vfiprintf_r+0x1cc>
  4052c2:	2300      	movs	r3, #0
  4052c4:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4052c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4052ca:	9311      	str	r3, [sp, #68]	; 0x44
  4052cc:	9310      	str	r3, [sp, #64]	; 0x40
  4052ce:	9303      	str	r3, [sp, #12]
  4052d0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4052d4:	46ca      	mov	sl, r9
  4052d6:	f8cd b010 	str.w	fp, [sp, #16]
  4052da:	f898 3000 	ldrb.w	r3, [r8]
  4052de:	4644      	mov	r4, r8
  4052e0:	b1fb      	cbz	r3, 405322 <_vfiprintf_r+0xc2>
  4052e2:	2b25      	cmp	r3, #37	; 0x25
  4052e4:	d102      	bne.n	4052ec <_vfiprintf_r+0x8c>
  4052e6:	e01c      	b.n	405322 <_vfiprintf_r+0xc2>
  4052e8:	2b25      	cmp	r3, #37	; 0x25
  4052ea:	d003      	beq.n	4052f4 <_vfiprintf_r+0x94>
  4052ec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4052f0:	2b00      	cmp	r3, #0
  4052f2:	d1f9      	bne.n	4052e8 <_vfiprintf_r+0x88>
  4052f4:	eba4 0508 	sub.w	r5, r4, r8
  4052f8:	b19d      	cbz	r5, 405322 <_vfiprintf_r+0xc2>
  4052fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4052fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052fe:	f8ca 8000 	str.w	r8, [sl]
  405302:	3301      	adds	r3, #1
  405304:	442a      	add	r2, r5
  405306:	2b07      	cmp	r3, #7
  405308:	f8ca 5004 	str.w	r5, [sl, #4]
  40530c:	9211      	str	r2, [sp, #68]	; 0x44
  40530e:	9310      	str	r3, [sp, #64]	; 0x40
  405310:	dd7a      	ble.n	405408 <_vfiprintf_r+0x1a8>
  405312:	2a00      	cmp	r2, #0
  405314:	f040 84b0 	bne.w	405c78 <_vfiprintf_r+0xa18>
  405318:	9b03      	ldr	r3, [sp, #12]
  40531a:	9210      	str	r2, [sp, #64]	; 0x40
  40531c:	442b      	add	r3, r5
  40531e:	46ca      	mov	sl, r9
  405320:	9303      	str	r3, [sp, #12]
  405322:	7823      	ldrb	r3, [r4, #0]
  405324:	2b00      	cmp	r3, #0
  405326:	f000 83e0 	beq.w	405aea <_vfiprintf_r+0x88a>
  40532a:	2000      	movs	r0, #0
  40532c:	f04f 0300 	mov.w	r3, #0
  405330:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405334:	f104 0801 	add.w	r8, r4, #1
  405338:	7862      	ldrb	r2, [r4, #1]
  40533a:	4605      	mov	r5, r0
  40533c:	4606      	mov	r6, r0
  40533e:	4603      	mov	r3, r0
  405340:	f04f 34ff 	mov.w	r4, #4294967295
  405344:	f108 0801 	add.w	r8, r8, #1
  405348:	f1a2 0120 	sub.w	r1, r2, #32
  40534c:	2958      	cmp	r1, #88	; 0x58
  40534e:	f200 82de 	bhi.w	40590e <_vfiprintf_r+0x6ae>
  405352:	e8df f011 	tbh	[pc, r1, lsl #1]
  405356:	0221      	.short	0x0221
  405358:	02dc02dc 	.word	0x02dc02dc
  40535c:	02dc0229 	.word	0x02dc0229
  405360:	02dc02dc 	.word	0x02dc02dc
  405364:	02dc02dc 	.word	0x02dc02dc
  405368:	028902dc 	.word	0x028902dc
  40536c:	02dc0295 	.word	0x02dc0295
  405370:	02bd00a2 	.word	0x02bd00a2
  405374:	019f02dc 	.word	0x019f02dc
  405378:	01a401a4 	.word	0x01a401a4
  40537c:	01a401a4 	.word	0x01a401a4
  405380:	01a401a4 	.word	0x01a401a4
  405384:	01a401a4 	.word	0x01a401a4
  405388:	02dc01a4 	.word	0x02dc01a4
  40538c:	02dc02dc 	.word	0x02dc02dc
  405390:	02dc02dc 	.word	0x02dc02dc
  405394:	02dc02dc 	.word	0x02dc02dc
  405398:	02dc02dc 	.word	0x02dc02dc
  40539c:	01b202dc 	.word	0x01b202dc
  4053a0:	02dc02dc 	.word	0x02dc02dc
  4053a4:	02dc02dc 	.word	0x02dc02dc
  4053a8:	02dc02dc 	.word	0x02dc02dc
  4053ac:	02dc02dc 	.word	0x02dc02dc
  4053b0:	02dc02dc 	.word	0x02dc02dc
  4053b4:	02dc0197 	.word	0x02dc0197
  4053b8:	02dc02dc 	.word	0x02dc02dc
  4053bc:	02dc02dc 	.word	0x02dc02dc
  4053c0:	02dc019b 	.word	0x02dc019b
  4053c4:	025302dc 	.word	0x025302dc
  4053c8:	02dc02dc 	.word	0x02dc02dc
  4053cc:	02dc02dc 	.word	0x02dc02dc
  4053d0:	02dc02dc 	.word	0x02dc02dc
  4053d4:	02dc02dc 	.word	0x02dc02dc
  4053d8:	02dc02dc 	.word	0x02dc02dc
  4053dc:	021b025a 	.word	0x021b025a
  4053e0:	02dc02dc 	.word	0x02dc02dc
  4053e4:	026e02dc 	.word	0x026e02dc
  4053e8:	02dc021b 	.word	0x02dc021b
  4053ec:	027302dc 	.word	0x027302dc
  4053f0:	01f502dc 	.word	0x01f502dc
  4053f4:	02090182 	.word	0x02090182
  4053f8:	02dc02d7 	.word	0x02dc02d7
  4053fc:	02dc029a 	.word	0x02dc029a
  405400:	02dc00a7 	.word	0x02dc00a7
  405404:	022e02dc 	.word	0x022e02dc
  405408:	f10a 0a08 	add.w	sl, sl, #8
  40540c:	9b03      	ldr	r3, [sp, #12]
  40540e:	442b      	add	r3, r5
  405410:	9303      	str	r3, [sp, #12]
  405412:	e786      	b.n	405322 <_vfiprintf_r+0xc2>
  405414:	4659      	mov	r1, fp
  405416:	9806      	ldr	r0, [sp, #24]
  405418:	f000 fdac 	bl	405f74 <__swsetup_r>
  40541c:	bb18      	cbnz	r0, 405466 <_vfiprintf_r+0x206>
  40541e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  405422:	f001 031a 	and.w	r3, r1, #26
  405426:	2b0a      	cmp	r3, #10
  405428:	f47f af4b 	bne.w	4052c2 <_vfiprintf_r+0x62>
  40542c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405430:	2b00      	cmp	r3, #0
  405432:	f6ff af46 	blt.w	4052c2 <_vfiprintf_r+0x62>
  405436:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40543a:	07db      	lsls	r3, r3, #31
  40543c:	d405      	bmi.n	40544a <_vfiprintf_r+0x1ea>
  40543e:	058f      	lsls	r7, r1, #22
  405440:	d403      	bmi.n	40544a <_vfiprintf_r+0x1ea>
  405442:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405446:	f001 fac3 	bl	4069d0 <__retarget_lock_release_recursive>
  40544a:	462b      	mov	r3, r5
  40544c:	4642      	mov	r2, r8
  40544e:	4659      	mov	r1, fp
  405450:	9806      	ldr	r0, [sp, #24]
  405452:	f000 fd4d 	bl	405ef0 <__sbprintf>
  405456:	9003      	str	r0, [sp, #12]
  405458:	9803      	ldr	r0, [sp, #12]
  40545a:	b02d      	add	sp, #180	; 0xb4
  40545c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405460:	f000 fef4 	bl	40624c <__sinit>
  405464:	e709      	b.n	40527a <_vfiprintf_r+0x1a>
  405466:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40546a:	07d9      	lsls	r1, r3, #31
  40546c:	d404      	bmi.n	405478 <_vfiprintf_r+0x218>
  40546e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405472:	059a      	lsls	r2, r3, #22
  405474:	f140 84aa 	bpl.w	405dcc <_vfiprintf_r+0xb6c>
  405478:	f04f 33ff 	mov.w	r3, #4294967295
  40547c:	9303      	str	r3, [sp, #12]
  40547e:	9803      	ldr	r0, [sp, #12]
  405480:	b02d      	add	sp, #180	; 0xb4
  405482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405486:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40548a:	f001 fa9f 	bl	4069cc <__retarget_lock_acquire_recursive>
  40548e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405492:	b281      	uxth	r1, r0
  405494:	e6fb      	b.n	40528e <_vfiprintf_r+0x2e>
  405496:	4276      	negs	r6, r6
  405498:	9207      	str	r2, [sp, #28]
  40549a:	f043 0304 	orr.w	r3, r3, #4
  40549e:	f898 2000 	ldrb.w	r2, [r8]
  4054a2:	e74f      	b.n	405344 <_vfiprintf_r+0xe4>
  4054a4:	9608      	str	r6, [sp, #32]
  4054a6:	069e      	lsls	r6, r3, #26
  4054a8:	f100 8450 	bmi.w	405d4c <_vfiprintf_r+0xaec>
  4054ac:	9907      	ldr	r1, [sp, #28]
  4054ae:	06dd      	lsls	r5, r3, #27
  4054b0:	460a      	mov	r2, r1
  4054b2:	f100 83ef 	bmi.w	405c94 <_vfiprintf_r+0xa34>
  4054b6:	0658      	lsls	r0, r3, #25
  4054b8:	f140 83ec 	bpl.w	405c94 <_vfiprintf_r+0xa34>
  4054bc:	880e      	ldrh	r6, [r1, #0]
  4054be:	3104      	adds	r1, #4
  4054c0:	2700      	movs	r7, #0
  4054c2:	2201      	movs	r2, #1
  4054c4:	9107      	str	r1, [sp, #28]
  4054c6:	f04f 0100 	mov.w	r1, #0
  4054ca:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4054ce:	2500      	movs	r5, #0
  4054d0:	1c61      	adds	r1, r4, #1
  4054d2:	f000 8116 	beq.w	405702 <_vfiprintf_r+0x4a2>
  4054d6:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4054da:	9102      	str	r1, [sp, #8]
  4054dc:	ea56 0107 	orrs.w	r1, r6, r7
  4054e0:	f040 8114 	bne.w	40570c <_vfiprintf_r+0x4ac>
  4054e4:	2c00      	cmp	r4, #0
  4054e6:	f040 835c 	bne.w	405ba2 <_vfiprintf_r+0x942>
  4054ea:	2a00      	cmp	r2, #0
  4054ec:	f040 83b7 	bne.w	405c5e <_vfiprintf_r+0x9fe>
  4054f0:	f013 0301 	ands.w	r3, r3, #1
  4054f4:	9305      	str	r3, [sp, #20]
  4054f6:	f000 8457 	beq.w	405da8 <_vfiprintf_r+0xb48>
  4054fa:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4054fe:	2330      	movs	r3, #48	; 0x30
  405500:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405504:	9b05      	ldr	r3, [sp, #20]
  405506:	42a3      	cmp	r3, r4
  405508:	bfb8      	it	lt
  40550a:	4623      	movlt	r3, r4
  40550c:	9301      	str	r3, [sp, #4]
  40550e:	b10d      	cbz	r5, 405514 <_vfiprintf_r+0x2b4>
  405510:	3301      	adds	r3, #1
  405512:	9301      	str	r3, [sp, #4]
  405514:	9b02      	ldr	r3, [sp, #8]
  405516:	f013 0302 	ands.w	r3, r3, #2
  40551a:	9309      	str	r3, [sp, #36]	; 0x24
  40551c:	d002      	beq.n	405524 <_vfiprintf_r+0x2c4>
  40551e:	9b01      	ldr	r3, [sp, #4]
  405520:	3302      	adds	r3, #2
  405522:	9301      	str	r3, [sp, #4]
  405524:	9b02      	ldr	r3, [sp, #8]
  405526:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40552a:	930a      	str	r3, [sp, #40]	; 0x28
  40552c:	f040 8217 	bne.w	40595e <_vfiprintf_r+0x6fe>
  405530:	9b08      	ldr	r3, [sp, #32]
  405532:	9a01      	ldr	r2, [sp, #4]
  405534:	1a9d      	subs	r5, r3, r2
  405536:	2d00      	cmp	r5, #0
  405538:	f340 8211 	ble.w	40595e <_vfiprintf_r+0x6fe>
  40553c:	2d10      	cmp	r5, #16
  40553e:	f340 8490 	ble.w	405e62 <_vfiprintf_r+0xc02>
  405542:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405544:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405546:	4ec4      	ldr	r6, [pc, #784]	; (405858 <_vfiprintf_r+0x5f8>)
  405548:	46d6      	mov	lr, sl
  40554a:	2710      	movs	r7, #16
  40554c:	46a2      	mov	sl, r4
  40554e:	4619      	mov	r1, r3
  405550:	9c06      	ldr	r4, [sp, #24]
  405552:	e007      	b.n	405564 <_vfiprintf_r+0x304>
  405554:	f101 0c02 	add.w	ip, r1, #2
  405558:	f10e 0e08 	add.w	lr, lr, #8
  40555c:	4601      	mov	r1, r0
  40555e:	3d10      	subs	r5, #16
  405560:	2d10      	cmp	r5, #16
  405562:	dd11      	ble.n	405588 <_vfiprintf_r+0x328>
  405564:	1c48      	adds	r0, r1, #1
  405566:	3210      	adds	r2, #16
  405568:	2807      	cmp	r0, #7
  40556a:	9211      	str	r2, [sp, #68]	; 0x44
  40556c:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405570:	9010      	str	r0, [sp, #64]	; 0x40
  405572:	ddef      	ble.n	405554 <_vfiprintf_r+0x2f4>
  405574:	2a00      	cmp	r2, #0
  405576:	f040 81e4 	bne.w	405942 <_vfiprintf_r+0x6e2>
  40557a:	3d10      	subs	r5, #16
  40557c:	2d10      	cmp	r5, #16
  40557e:	4611      	mov	r1, r2
  405580:	f04f 0c01 	mov.w	ip, #1
  405584:	46ce      	mov	lr, r9
  405586:	dced      	bgt.n	405564 <_vfiprintf_r+0x304>
  405588:	4654      	mov	r4, sl
  40558a:	4661      	mov	r1, ip
  40558c:	46f2      	mov	sl, lr
  40558e:	442a      	add	r2, r5
  405590:	2907      	cmp	r1, #7
  405592:	9211      	str	r2, [sp, #68]	; 0x44
  405594:	f8ca 6000 	str.w	r6, [sl]
  405598:	f8ca 5004 	str.w	r5, [sl, #4]
  40559c:	9110      	str	r1, [sp, #64]	; 0x40
  40559e:	f300 82ec 	bgt.w	405b7a <_vfiprintf_r+0x91a>
  4055a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4055a6:	f10a 0a08 	add.w	sl, sl, #8
  4055aa:	1c48      	adds	r0, r1, #1
  4055ac:	2d00      	cmp	r5, #0
  4055ae:	f040 81de 	bne.w	40596e <_vfiprintf_r+0x70e>
  4055b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055b4:	2b00      	cmp	r3, #0
  4055b6:	f000 81f8 	beq.w	4059aa <_vfiprintf_r+0x74a>
  4055ba:	3202      	adds	r2, #2
  4055bc:	a90e      	add	r1, sp, #56	; 0x38
  4055be:	2302      	movs	r3, #2
  4055c0:	2807      	cmp	r0, #7
  4055c2:	9211      	str	r2, [sp, #68]	; 0x44
  4055c4:	9010      	str	r0, [sp, #64]	; 0x40
  4055c6:	e88a 000a 	stmia.w	sl, {r1, r3}
  4055ca:	f340 81ea 	ble.w	4059a2 <_vfiprintf_r+0x742>
  4055ce:	2a00      	cmp	r2, #0
  4055d0:	f040 838c 	bne.w	405cec <_vfiprintf_r+0xa8c>
  4055d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055d6:	2b80      	cmp	r3, #128	; 0x80
  4055d8:	f04f 0001 	mov.w	r0, #1
  4055dc:	4611      	mov	r1, r2
  4055de:	46ca      	mov	sl, r9
  4055e0:	f040 81e7 	bne.w	4059b2 <_vfiprintf_r+0x752>
  4055e4:	9b08      	ldr	r3, [sp, #32]
  4055e6:	9d01      	ldr	r5, [sp, #4]
  4055e8:	1b5e      	subs	r6, r3, r5
  4055ea:	2e00      	cmp	r6, #0
  4055ec:	f340 81e1 	ble.w	4059b2 <_vfiprintf_r+0x752>
  4055f0:	2e10      	cmp	r6, #16
  4055f2:	4d9a      	ldr	r5, [pc, #616]	; (40585c <_vfiprintf_r+0x5fc>)
  4055f4:	f340 8450 	ble.w	405e98 <_vfiprintf_r+0xc38>
  4055f8:	46d4      	mov	ip, sl
  4055fa:	2710      	movs	r7, #16
  4055fc:	46a2      	mov	sl, r4
  4055fe:	9c06      	ldr	r4, [sp, #24]
  405600:	e007      	b.n	405612 <_vfiprintf_r+0x3b2>
  405602:	f101 0e02 	add.w	lr, r1, #2
  405606:	f10c 0c08 	add.w	ip, ip, #8
  40560a:	4601      	mov	r1, r0
  40560c:	3e10      	subs	r6, #16
  40560e:	2e10      	cmp	r6, #16
  405610:	dd11      	ble.n	405636 <_vfiprintf_r+0x3d6>
  405612:	1c48      	adds	r0, r1, #1
  405614:	3210      	adds	r2, #16
  405616:	2807      	cmp	r0, #7
  405618:	9211      	str	r2, [sp, #68]	; 0x44
  40561a:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40561e:	9010      	str	r0, [sp, #64]	; 0x40
  405620:	ddef      	ble.n	405602 <_vfiprintf_r+0x3a2>
  405622:	2a00      	cmp	r2, #0
  405624:	f040 829d 	bne.w	405b62 <_vfiprintf_r+0x902>
  405628:	3e10      	subs	r6, #16
  40562a:	2e10      	cmp	r6, #16
  40562c:	f04f 0e01 	mov.w	lr, #1
  405630:	4611      	mov	r1, r2
  405632:	46cc      	mov	ip, r9
  405634:	dced      	bgt.n	405612 <_vfiprintf_r+0x3b2>
  405636:	4654      	mov	r4, sl
  405638:	46e2      	mov	sl, ip
  40563a:	4432      	add	r2, r6
  40563c:	f1be 0f07 	cmp.w	lr, #7
  405640:	9211      	str	r2, [sp, #68]	; 0x44
  405642:	e88a 0060 	stmia.w	sl, {r5, r6}
  405646:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40564a:	f300 8369 	bgt.w	405d20 <_vfiprintf_r+0xac0>
  40564e:	f10a 0a08 	add.w	sl, sl, #8
  405652:	f10e 0001 	add.w	r0, lr, #1
  405656:	4671      	mov	r1, lr
  405658:	e1ab      	b.n	4059b2 <_vfiprintf_r+0x752>
  40565a:	9608      	str	r6, [sp, #32]
  40565c:	f013 0220 	ands.w	r2, r3, #32
  405660:	f040 838c 	bne.w	405d7c <_vfiprintf_r+0xb1c>
  405664:	f013 0110 	ands.w	r1, r3, #16
  405668:	f040 831a 	bne.w	405ca0 <_vfiprintf_r+0xa40>
  40566c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405670:	f000 8316 	beq.w	405ca0 <_vfiprintf_r+0xa40>
  405674:	9807      	ldr	r0, [sp, #28]
  405676:	460a      	mov	r2, r1
  405678:	4601      	mov	r1, r0
  40567a:	3104      	adds	r1, #4
  40567c:	8806      	ldrh	r6, [r0, #0]
  40567e:	9107      	str	r1, [sp, #28]
  405680:	2700      	movs	r7, #0
  405682:	e720      	b.n	4054c6 <_vfiprintf_r+0x266>
  405684:	9608      	str	r6, [sp, #32]
  405686:	f043 0310 	orr.w	r3, r3, #16
  40568a:	e7e7      	b.n	40565c <_vfiprintf_r+0x3fc>
  40568c:	9608      	str	r6, [sp, #32]
  40568e:	f043 0310 	orr.w	r3, r3, #16
  405692:	e708      	b.n	4054a6 <_vfiprintf_r+0x246>
  405694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405698:	f898 2000 	ldrb.w	r2, [r8]
  40569c:	e652      	b.n	405344 <_vfiprintf_r+0xe4>
  40569e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056a2:	2600      	movs	r6, #0
  4056a4:	f818 2b01 	ldrb.w	r2, [r8], #1
  4056a8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4056ac:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4056b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056b4:	2909      	cmp	r1, #9
  4056b6:	d9f5      	bls.n	4056a4 <_vfiprintf_r+0x444>
  4056b8:	e646      	b.n	405348 <_vfiprintf_r+0xe8>
  4056ba:	9608      	str	r6, [sp, #32]
  4056bc:	2800      	cmp	r0, #0
  4056be:	f040 8408 	bne.w	405ed2 <_vfiprintf_r+0xc72>
  4056c2:	f043 0310 	orr.w	r3, r3, #16
  4056c6:	069e      	lsls	r6, r3, #26
  4056c8:	f100 834c 	bmi.w	405d64 <_vfiprintf_r+0xb04>
  4056cc:	06dd      	lsls	r5, r3, #27
  4056ce:	f100 82f3 	bmi.w	405cb8 <_vfiprintf_r+0xa58>
  4056d2:	0658      	lsls	r0, r3, #25
  4056d4:	f140 82f0 	bpl.w	405cb8 <_vfiprintf_r+0xa58>
  4056d8:	9d07      	ldr	r5, [sp, #28]
  4056da:	f9b5 6000 	ldrsh.w	r6, [r5]
  4056de:	462a      	mov	r2, r5
  4056e0:	17f7      	asrs	r7, r6, #31
  4056e2:	3204      	adds	r2, #4
  4056e4:	4630      	mov	r0, r6
  4056e6:	4639      	mov	r1, r7
  4056e8:	9207      	str	r2, [sp, #28]
  4056ea:	2800      	cmp	r0, #0
  4056ec:	f171 0200 	sbcs.w	r2, r1, #0
  4056f0:	f2c0 835d 	blt.w	405dae <_vfiprintf_r+0xb4e>
  4056f4:	1c61      	adds	r1, r4, #1
  4056f6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4056fa:	f04f 0201 	mov.w	r2, #1
  4056fe:	f47f aeea 	bne.w	4054d6 <_vfiprintf_r+0x276>
  405702:	ea56 0107 	orrs.w	r1, r6, r7
  405706:	f000 824d 	beq.w	405ba4 <_vfiprintf_r+0x944>
  40570a:	9302      	str	r3, [sp, #8]
  40570c:	2a01      	cmp	r2, #1
  40570e:	f000 828c 	beq.w	405c2a <_vfiprintf_r+0x9ca>
  405712:	2a02      	cmp	r2, #2
  405714:	f040 825c 	bne.w	405bd0 <_vfiprintf_r+0x970>
  405718:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40571a:	46cb      	mov	fp, r9
  40571c:	0933      	lsrs	r3, r6, #4
  40571e:	f006 010f 	and.w	r1, r6, #15
  405722:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  405726:	093a      	lsrs	r2, r7, #4
  405728:	461e      	mov	r6, r3
  40572a:	4617      	mov	r7, r2
  40572c:	5c43      	ldrb	r3, [r0, r1]
  40572e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405732:	ea56 0307 	orrs.w	r3, r6, r7
  405736:	d1f1      	bne.n	40571c <_vfiprintf_r+0x4bc>
  405738:	eba9 030b 	sub.w	r3, r9, fp
  40573c:	9305      	str	r3, [sp, #20]
  40573e:	e6e1      	b.n	405504 <_vfiprintf_r+0x2a4>
  405740:	2800      	cmp	r0, #0
  405742:	f040 83c0 	bne.w	405ec6 <_vfiprintf_r+0xc66>
  405746:	0699      	lsls	r1, r3, #26
  405748:	f100 8367 	bmi.w	405e1a <_vfiprintf_r+0xbba>
  40574c:	06da      	lsls	r2, r3, #27
  40574e:	f100 80f1 	bmi.w	405934 <_vfiprintf_r+0x6d4>
  405752:	065b      	lsls	r3, r3, #25
  405754:	f140 80ee 	bpl.w	405934 <_vfiprintf_r+0x6d4>
  405758:	9a07      	ldr	r2, [sp, #28]
  40575a:	6813      	ldr	r3, [r2, #0]
  40575c:	3204      	adds	r2, #4
  40575e:	9207      	str	r2, [sp, #28]
  405760:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  405764:	801a      	strh	r2, [r3, #0]
  405766:	e5b8      	b.n	4052da <_vfiprintf_r+0x7a>
  405768:	9807      	ldr	r0, [sp, #28]
  40576a:	4a3d      	ldr	r2, [pc, #244]	; (405860 <_vfiprintf_r+0x600>)
  40576c:	9608      	str	r6, [sp, #32]
  40576e:	920b      	str	r2, [sp, #44]	; 0x2c
  405770:	6806      	ldr	r6, [r0, #0]
  405772:	2278      	movs	r2, #120	; 0x78
  405774:	2130      	movs	r1, #48	; 0x30
  405776:	3004      	adds	r0, #4
  405778:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40577c:	f043 0302 	orr.w	r3, r3, #2
  405780:	9007      	str	r0, [sp, #28]
  405782:	2700      	movs	r7, #0
  405784:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405788:	2202      	movs	r2, #2
  40578a:	e69c      	b.n	4054c6 <_vfiprintf_r+0x266>
  40578c:	9608      	str	r6, [sp, #32]
  40578e:	2800      	cmp	r0, #0
  405790:	d099      	beq.n	4056c6 <_vfiprintf_r+0x466>
  405792:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405796:	e796      	b.n	4056c6 <_vfiprintf_r+0x466>
  405798:	f898 2000 	ldrb.w	r2, [r8]
  40579c:	2d00      	cmp	r5, #0
  40579e:	f47f add1 	bne.w	405344 <_vfiprintf_r+0xe4>
  4057a2:	2001      	movs	r0, #1
  4057a4:	2520      	movs	r5, #32
  4057a6:	e5cd      	b.n	405344 <_vfiprintf_r+0xe4>
  4057a8:	f043 0301 	orr.w	r3, r3, #1
  4057ac:	f898 2000 	ldrb.w	r2, [r8]
  4057b0:	e5c8      	b.n	405344 <_vfiprintf_r+0xe4>
  4057b2:	9608      	str	r6, [sp, #32]
  4057b4:	2800      	cmp	r0, #0
  4057b6:	f040 8393 	bne.w	405ee0 <_vfiprintf_r+0xc80>
  4057ba:	4929      	ldr	r1, [pc, #164]	; (405860 <_vfiprintf_r+0x600>)
  4057bc:	910b      	str	r1, [sp, #44]	; 0x2c
  4057be:	069f      	lsls	r7, r3, #26
  4057c0:	f100 82e8 	bmi.w	405d94 <_vfiprintf_r+0xb34>
  4057c4:	9807      	ldr	r0, [sp, #28]
  4057c6:	06de      	lsls	r6, r3, #27
  4057c8:	4601      	mov	r1, r0
  4057ca:	f100 8270 	bmi.w	405cae <_vfiprintf_r+0xa4e>
  4057ce:	065d      	lsls	r5, r3, #25
  4057d0:	f140 826d 	bpl.w	405cae <_vfiprintf_r+0xa4e>
  4057d4:	3104      	adds	r1, #4
  4057d6:	8806      	ldrh	r6, [r0, #0]
  4057d8:	9107      	str	r1, [sp, #28]
  4057da:	2700      	movs	r7, #0
  4057dc:	07d8      	lsls	r0, r3, #31
  4057de:	f140 8222 	bpl.w	405c26 <_vfiprintf_r+0x9c6>
  4057e2:	ea56 0107 	orrs.w	r1, r6, r7
  4057e6:	f000 821e 	beq.w	405c26 <_vfiprintf_r+0x9c6>
  4057ea:	2130      	movs	r1, #48	; 0x30
  4057ec:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4057f0:	f043 0302 	orr.w	r3, r3, #2
  4057f4:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4057f8:	2202      	movs	r2, #2
  4057fa:	e664      	b.n	4054c6 <_vfiprintf_r+0x266>
  4057fc:	9608      	str	r6, [sp, #32]
  4057fe:	2800      	cmp	r0, #0
  405800:	f040 836b 	bne.w	405eda <_vfiprintf_r+0xc7a>
  405804:	4917      	ldr	r1, [pc, #92]	; (405864 <_vfiprintf_r+0x604>)
  405806:	910b      	str	r1, [sp, #44]	; 0x2c
  405808:	e7d9      	b.n	4057be <_vfiprintf_r+0x55e>
  40580a:	9907      	ldr	r1, [sp, #28]
  40580c:	9608      	str	r6, [sp, #32]
  40580e:	680a      	ldr	r2, [r1, #0]
  405810:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405814:	f04f 0000 	mov.w	r0, #0
  405818:	460a      	mov	r2, r1
  40581a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40581e:	3204      	adds	r2, #4
  405820:	2001      	movs	r0, #1
  405822:	9001      	str	r0, [sp, #4]
  405824:	9207      	str	r2, [sp, #28]
  405826:	9005      	str	r0, [sp, #20]
  405828:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40582c:	9302      	str	r3, [sp, #8]
  40582e:	2400      	movs	r4, #0
  405830:	e670      	b.n	405514 <_vfiprintf_r+0x2b4>
  405832:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405836:	f898 2000 	ldrb.w	r2, [r8]
  40583a:	e583      	b.n	405344 <_vfiprintf_r+0xe4>
  40583c:	f898 2000 	ldrb.w	r2, [r8]
  405840:	2a6c      	cmp	r2, #108	; 0x6c
  405842:	bf03      	ittte	eq
  405844:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405848:	f043 0320 	orreq.w	r3, r3, #32
  40584c:	f108 0801 	addeq.w	r8, r8, #1
  405850:	f043 0310 	orrne.w	r3, r3, #16
  405854:	e576      	b.n	405344 <_vfiprintf_r+0xe4>
  405856:	bf00      	nop
  405858:	0040825c 	.word	0x0040825c
  40585c:	0040826c 	.word	0x0040826c
  405860:	00408240 	.word	0x00408240
  405864:	0040822c 	.word	0x0040822c
  405868:	9907      	ldr	r1, [sp, #28]
  40586a:	680e      	ldr	r6, [r1, #0]
  40586c:	460a      	mov	r2, r1
  40586e:	2e00      	cmp	r6, #0
  405870:	f102 0204 	add.w	r2, r2, #4
  405874:	f6ff ae0f 	blt.w	405496 <_vfiprintf_r+0x236>
  405878:	9207      	str	r2, [sp, #28]
  40587a:	f898 2000 	ldrb.w	r2, [r8]
  40587e:	e561      	b.n	405344 <_vfiprintf_r+0xe4>
  405880:	f898 2000 	ldrb.w	r2, [r8]
  405884:	2001      	movs	r0, #1
  405886:	252b      	movs	r5, #43	; 0x2b
  405888:	e55c      	b.n	405344 <_vfiprintf_r+0xe4>
  40588a:	9907      	ldr	r1, [sp, #28]
  40588c:	9608      	str	r6, [sp, #32]
  40588e:	f8d1 b000 	ldr.w	fp, [r1]
  405892:	f04f 0200 	mov.w	r2, #0
  405896:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40589a:	1d0e      	adds	r6, r1, #4
  40589c:	f1bb 0f00 	cmp.w	fp, #0
  4058a0:	f000 82e5 	beq.w	405e6e <_vfiprintf_r+0xc0e>
  4058a4:	1c67      	adds	r7, r4, #1
  4058a6:	f000 82c4 	beq.w	405e32 <_vfiprintf_r+0xbd2>
  4058aa:	4622      	mov	r2, r4
  4058ac:	2100      	movs	r1, #0
  4058ae:	4658      	mov	r0, fp
  4058b0:	9301      	str	r3, [sp, #4]
  4058b2:	f001 f91d 	bl	406af0 <memchr>
  4058b6:	9b01      	ldr	r3, [sp, #4]
  4058b8:	2800      	cmp	r0, #0
  4058ba:	f000 82e5 	beq.w	405e88 <_vfiprintf_r+0xc28>
  4058be:	eba0 020b 	sub.w	r2, r0, fp
  4058c2:	9205      	str	r2, [sp, #20]
  4058c4:	9607      	str	r6, [sp, #28]
  4058c6:	9302      	str	r3, [sp, #8]
  4058c8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4058cc:	2400      	movs	r4, #0
  4058ce:	e619      	b.n	405504 <_vfiprintf_r+0x2a4>
  4058d0:	f898 2000 	ldrb.w	r2, [r8]
  4058d4:	2a2a      	cmp	r2, #42	; 0x2a
  4058d6:	f108 0701 	add.w	r7, r8, #1
  4058da:	f000 82e9 	beq.w	405eb0 <_vfiprintf_r+0xc50>
  4058de:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4058e2:	2909      	cmp	r1, #9
  4058e4:	46b8      	mov	r8, r7
  4058e6:	f04f 0400 	mov.w	r4, #0
  4058ea:	f63f ad2d 	bhi.w	405348 <_vfiprintf_r+0xe8>
  4058ee:	f818 2b01 	ldrb.w	r2, [r8], #1
  4058f2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4058f6:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4058fa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4058fe:	2909      	cmp	r1, #9
  405900:	d9f5      	bls.n	4058ee <_vfiprintf_r+0x68e>
  405902:	e521      	b.n	405348 <_vfiprintf_r+0xe8>
  405904:	f043 0320 	orr.w	r3, r3, #32
  405908:	f898 2000 	ldrb.w	r2, [r8]
  40590c:	e51a      	b.n	405344 <_vfiprintf_r+0xe4>
  40590e:	9608      	str	r6, [sp, #32]
  405910:	2800      	cmp	r0, #0
  405912:	f040 82db 	bne.w	405ecc <_vfiprintf_r+0xc6c>
  405916:	2a00      	cmp	r2, #0
  405918:	f000 80e7 	beq.w	405aea <_vfiprintf_r+0x88a>
  40591c:	2101      	movs	r1, #1
  40591e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405922:	f04f 0200 	mov.w	r2, #0
  405926:	9101      	str	r1, [sp, #4]
  405928:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40592c:	9105      	str	r1, [sp, #20]
  40592e:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405932:	e77b      	b.n	40582c <_vfiprintf_r+0x5cc>
  405934:	9a07      	ldr	r2, [sp, #28]
  405936:	6813      	ldr	r3, [r2, #0]
  405938:	3204      	adds	r2, #4
  40593a:	9207      	str	r2, [sp, #28]
  40593c:	9a03      	ldr	r2, [sp, #12]
  40593e:	601a      	str	r2, [r3, #0]
  405940:	e4cb      	b.n	4052da <_vfiprintf_r+0x7a>
  405942:	aa0f      	add	r2, sp, #60	; 0x3c
  405944:	9904      	ldr	r1, [sp, #16]
  405946:	4620      	mov	r0, r4
  405948:	f7ff fc4a 	bl	4051e0 <__sprint_r.part.0>
  40594c:	2800      	cmp	r0, #0
  40594e:	f040 8139 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405952:	9910      	ldr	r1, [sp, #64]	; 0x40
  405954:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405956:	f101 0c01 	add.w	ip, r1, #1
  40595a:	46ce      	mov	lr, r9
  40595c:	e5ff      	b.n	40555e <_vfiprintf_r+0x2fe>
  40595e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405960:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405962:	1c48      	adds	r0, r1, #1
  405964:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405968:	2d00      	cmp	r5, #0
  40596a:	f43f ae22 	beq.w	4055b2 <_vfiprintf_r+0x352>
  40596e:	3201      	adds	r2, #1
  405970:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405974:	2101      	movs	r1, #1
  405976:	2807      	cmp	r0, #7
  405978:	9211      	str	r2, [sp, #68]	; 0x44
  40597a:	9010      	str	r0, [sp, #64]	; 0x40
  40597c:	f8ca 5000 	str.w	r5, [sl]
  405980:	f8ca 1004 	str.w	r1, [sl, #4]
  405984:	f340 8108 	ble.w	405b98 <_vfiprintf_r+0x938>
  405988:	2a00      	cmp	r2, #0
  40598a:	f040 81bc 	bne.w	405d06 <_vfiprintf_r+0xaa6>
  40598e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405990:	2b00      	cmp	r3, #0
  405992:	f43f ae1f 	beq.w	4055d4 <_vfiprintf_r+0x374>
  405996:	ab0e      	add	r3, sp, #56	; 0x38
  405998:	2202      	movs	r2, #2
  40599a:	4608      	mov	r0, r1
  40599c:	931c      	str	r3, [sp, #112]	; 0x70
  40599e:	921d      	str	r2, [sp, #116]	; 0x74
  4059a0:	46ca      	mov	sl, r9
  4059a2:	4601      	mov	r1, r0
  4059a4:	f10a 0a08 	add.w	sl, sl, #8
  4059a8:	3001      	adds	r0, #1
  4059aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059ac:	2b80      	cmp	r3, #128	; 0x80
  4059ae:	f43f ae19 	beq.w	4055e4 <_vfiprintf_r+0x384>
  4059b2:	9b05      	ldr	r3, [sp, #20]
  4059b4:	1ae4      	subs	r4, r4, r3
  4059b6:	2c00      	cmp	r4, #0
  4059b8:	dd2e      	ble.n	405a18 <_vfiprintf_r+0x7b8>
  4059ba:	2c10      	cmp	r4, #16
  4059bc:	4db3      	ldr	r5, [pc, #716]	; (405c8c <_vfiprintf_r+0xa2c>)
  4059be:	dd1e      	ble.n	4059fe <_vfiprintf_r+0x79e>
  4059c0:	46d6      	mov	lr, sl
  4059c2:	2610      	movs	r6, #16
  4059c4:	9f06      	ldr	r7, [sp, #24]
  4059c6:	f8dd a010 	ldr.w	sl, [sp, #16]
  4059ca:	e006      	b.n	4059da <_vfiprintf_r+0x77a>
  4059cc:	1c88      	adds	r0, r1, #2
  4059ce:	f10e 0e08 	add.w	lr, lr, #8
  4059d2:	4619      	mov	r1, r3
  4059d4:	3c10      	subs	r4, #16
  4059d6:	2c10      	cmp	r4, #16
  4059d8:	dd10      	ble.n	4059fc <_vfiprintf_r+0x79c>
  4059da:	1c4b      	adds	r3, r1, #1
  4059dc:	3210      	adds	r2, #16
  4059de:	2b07      	cmp	r3, #7
  4059e0:	9211      	str	r2, [sp, #68]	; 0x44
  4059e2:	e88e 0060 	stmia.w	lr, {r5, r6}
  4059e6:	9310      	str	r3, [sp, #64]	; 0x40
  4059e8:	ddf0      	ble.n	4059cc <_vfiprintf_r+0x76c>
  4059ea:	2a00      	cmp	r2, #0
  4059ec:	d165      	bne.n	405aba <_vfiprintf_r+0x85a>
  4059ee:	3c10      	subs	r4, #16
  4059f0:	2c10      	cmp	r4, #16
  4059f2:	f04f 0001 	mov.w	r0, #1
  4059f6:	4611      	mov	r1, r2
  4059f8:	46ce      	mov	lr, r9
  4059fa:	dcee      	bgt.n	4059da <_vfiprintf_r+0x77a>
  4059fc:	46f2      	mov	sl, lr
  4059fe:	4422      	add	r2, r4
  405a00:	2807      	cmp	r0, #7
  405a02:	9211      	str	r2, [sp, #68]	; 0x44
  405a04:	f8ca 5000 	str.w	r5, [sl]
  405a08:	f8ca 4004 	str.w	r4, [sl, #4]
  405a0c:	9010      	str	r0, [sp, #64]	; 0x40
  405a0e:	f300 8085 	bgt.w	405b1c <_vfiprintf_r+0x8bc>
  405a12:	f10a 0a08 	add.w	sl, sl, #8
  405a16:	3001      	adds	r0, #1
  405a18:	9905      	ldr	r1, [sp, #20]
  405a1a:	f8ca b000 	str.w	fp, [sl]
  405a1e:	440a      	add	r2, r1
  405a20:	2807      	cmp	r0, #7
  405a22:	9211      	str	r2, [sp, #68]	; 0x44
  405a24:	f8ca 1004 	str.w	r1, [sl, #4]
  405a28:	9010      	str	r0, [sp, #64]	; 0x40
  405a2a:	f340 8082 	ble.w	405b32 <_vfiprintf_r+0x8d2>
  405a2e:	2a00      	cmp	r2, #0
  405a30:	f040 8118 	bne.w	405c64 <_vfiprintf_r+0xa04>
  405a34:	9b02      	ldr	r3, [sp, #8]
  405a36:	9210      	str	r2, [sp, #64]	; 0x40
  405a38:	0758      	lsls	r0, r3, #29
  405a3a:	d535      	bpl.n	405aa8 <_vfiprintf_r+0x848>
  405a3c:	9b08      	ldr	r3, [sp, #32]
  405a3e:	9901      	ldr	r1, [sp, #4]
  405a40:	1a5c      	subs	r4, r3, r1
  405a42:	2c00      	cmp	r4, #0
  405a44:	f340 80e7 	ble.w	405c16 <_vfiprintf_r+0x9b6>
  405a48:	46ca      	mov	sl, r9
  405a4a:	2c10      	cmp	r4, #16
  405a4c:	f340 8218 	ble.w	405e80 <_vfiprintf_r+0xc20>
  405a50:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a52:	4e8f      	ldr	r6, [pc, #572]	; (405c90 <_vfiprintf_r+0xa30>)
  405a54:	9f06      	ldr	r7, [sp, #24]
  405a56:	f8dd b010 	ldr.w	fp, [sp, #16]
  405a5a:	2510      	movs	r5, #16
  405a5c:	e006      	b.n	405a6c <_vfiprintf_r+0x80c>
  405a5e:	1c88      	adds	r0, r1, #2
  405a60:	f10a 0a08 	add.w	sl, sl, #8
  405a64:	4619      	mov	r1, r3
  405a66:	3c10      	subs	r4, #16
  405a68:	2c10      	cmp	r4, #16
  405a6a:	dd11      	ble.n	405a90 <_vfiprintf_r+0x830>
  405a6c:	1c4b      	adds	r3, r1, #1
  405a6e:	3210      	adds	r2, #16
  405a70:	2b07      	cmp	r3, #7
  405a72:	9211      	str	r2, [sp, #68]	; 0x44
  405a74:	f8ca 6000 	str.w	r6, [sl]
  405a78:	f8ca 5004 	str.w	r5, [sl, #4]
  405a7c:	9310      	str	r3, [sp, #64]	; 0x40
  405a7e:	ddee      	ble.n	405a5e <_vfiprintf_r+0x7fe>
  405a80:	bb42      	cbnz	r2, 405ad4 <_vfiprintf_r+0x874>
  405a82:	3c10      	subs	r4, #16
  405a84:	2c10      	cmp	r4, #16
  405a86:	f04f 0001 	mov.w	r0, #1
  405a8a:	4611      	mov	r1, r2
  405a8c:	46ca      	mov	sl, r9
  405a8e:	dced      	bgt.n	405a6c <_vfiprintf_r+0x80c>
  405a90:	4422      	add	r2, r4
  405a92:	2807      	cmp	r0, #7
  405a94:	9211      	str	r2, [sp, #68]	; 0x44
  405a96:	f8ca 6000 	str.w	r6, [sl]
  405a9a:	f8ca 4004 	str.w	r4, [sl, #4]
  405a9e:	9010      	str	r0, [sp, #64]	; 0x40
  405aa0:	dd51      	ble.n	405b46 <_vfiprintf_r+0x8e6>
  405aa2:	2a00      	cmp	r2, #0
  405aa4:	f040 819b 	bne.w	405dde <_vfiprintf_r+0xb7e>
  405aa8:	9b03      	ldr	r3, [sp, #12]
  405aaa:	9a08      	ldr	r2, [sp, #32]
  405aac:	9901      	ldr	r1, [sp, #4]
  405aae:	428a      	cmp	r2, r1
  405ab0:	bfac      	ite	ge
  405ab2:	189b      	addge	r3, r3, r2
  405ab4:	185b      	addlt	r3, r3, r1
  405ab6:	9303      	str	r3, [sp, #12]
  405ab8:	e04e      	b.n	405b58 <_vfiprintf_r+0x8f8>
  405aba:	aa0f      	add	r2, sp, #60	; 0x3c
  405abc:	4651      	mov	r1, sl
  405abe:	4638      	mov	r0, r7
  405ac0:	f7ff fb8e 	bl	4051e0 <__sprint_r.part.0>
  405ac4:	2800      	cmp	r0, #0
  405ac6:	f040 813f 	bne.w	405d48 <_vfiprintf_r+0xae8>
  405aca:	9910      	ldr	r1, [sp, #64]	; 0x40
  405acc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ace:	1c48      	adds	r0, r1, #1
  405ad0:	46ce      	mov	lr, r9
  405ad2:	e77f      	b.n	4059d4 <_vfiprintf_r+0x774>
  405ad4:	aa0f      	add	r2, sp, #60	; 0x3c
  405ad6:	4659      	mov	r1, fp
  405ad8:	4638      	mov	r0, r7
  405ada:	f7ff fb81 	bl	4051e0 <__sprint_r.part.0>
  405ade:	b960      	cbnz	r0, 405afa <_vfiprintf_r+0x89a>
  405ae0:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ae2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ae4:	1c48      	adds	r0, r1, #1
  405ae6:	46ca      	mov	sl, r9
  405ae8:	e7bd      	b.n	405a66 <_vfiprintf_r+0x806>
  405aea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405aec:	f8dd b010 	ldr.w	fp, [sp, #16]
  405af0:	2b00      	cmp	r3, #0
  405af2:	f040 81d4 	bne.w	405e9e <_vfiprintf_r+0xc3e>
  405af6:	2300      	movs	r3, #0
  405af8:	9310      	str	r3, [sp, #64]	; 0x40
  405afa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405afe:	f013 0f01 	tst.w	r3, #1
  405b02:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405b06:	d102      	bne.n	405b0e <_vfiprintf_r+0x8ae>
  405b08:	059a      	lsls	r2, r3, #22
  405b0a:	f140 80de 	bpl.w	405cca <_vfiprintf_r+0xa6a>
  405b0e:	065b      	lsls	r3, r3, #25
  405b10:	f53f acb2 	bmi.w	405478 <_vfiprintf_r+0x218>
  405b14:	9803      	ldr	r0, [sp, #12]
  405b16:	b02d      	add	sp, #180	; 0xb4
  405b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b1c:	2a00      	cmp	r2, #0
  405b1e:	f040 8106 	bne.w	405d2e <_vfiprintf_r+0xace>
  405b22:	9a05      	ldr	r2, [sp, #20]
  405b24:	921d      	str	r2, [sp, #116]	; 0x74
  405b26:	2301      	movs	r3, #1
  405b28:	9211      	str	r2, [sp, #68]	; 0x44
  405b2a:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405b2e:	9310      	str	r3, [sp, #64]	; 0x40
  405b30:	46ca      	mov	sl, r9
  405b32:	f10a 0a08 	add.w	sl, sl, #8
  405b36:	9b02      	ldr	r3, [sp, #8]
  405b38:	0759      	lsls	r1, r3, #29
  405b3a:	d504      	bpl.n	405b46 <_vfiprintf_r+0x8e6>
  405b3c:	9b08      	ldr	r3, [sp, #32]
  405b3e:	9901      	ldr	r1, [sp, #4]
  405b40:	1a5c      	subs	r4, r3, r1
  405b42:	2c00      	cmp	r4, #0
  405b44:	dc81      	bgt.n	405a4a <_vfiprintf_r+0x7ea>
  405b46:	9b03      	ldr	r3, [sp, #12]
  405b48:	9908      	ldr	r1, [sp, #32]
  405b4a:	9801      	ldr	r0, [sp, #4]
  405b4c:	4281      	cmp	r1, r0
  405b4e:	bfac      	ite	ge
  405b50:	185b      	addge	r3, r3, r1
  405b52:	181b      	addlt	r3, r3, r0
  405b54:	9303      	str	r3, [sp, #12]
  405b56:	bb72      	cbnz	r2, 405bb6 <_vfiprintf_r+0x956>
  405b58:	2300      	movs	r3, #0
  405b5a:	9310      	str	r3, [sp, #64]	; 0x40
  405b5c:	46ca      	mov	sl, r9
  405b5e:	f7ff bbbc 	b.w	4052da <_vfiprintf_r+0x7a>
  405b62:	aa0f      	add	r2, sp, #60	; 0x3c
  405b64:	9904      	ldr	r1, [sp, #16]
  405b66:	4620      	mov	r0, r4
  405b68:	f7ff fb3a 	bl	4051e0 <__sprint_r.part.0>
  405b6c:	bb50      	cbnz	r0, 405bc4 <_vfiprintf_r+0x964>
  405b6e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b70:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b72:	f101 0e01 	add.w	lr, r1, #1
  405b76:	46cc      	mov	ip, r9
  405b78:	e548      	b.n	40560c <_vfiprintf_r+0x3ac>
  405b7a:	2a00      	cmp	r2, #0
  405b7c:	f040 8140 	bne.w	405e00 <_vfiprintf_r+0xba0>
  405b80:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405b84:	2900      	cmp	r1, #0
  405b86:	f000 811b 	beq.w	405dc0 <_vfiprintf_r+0xb60>
  405b8a:	2201      	movs	r2, #1
  405b8c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405b90:	4610      	mov	r0, r2
  405b92:	921d      	str	r2, [sp, #116]	; 0x74
  405b94:	911c      	str	r1, [sp, #112]	; 0x70
  405b96:	46ca      	mov	sl, r9
  405b98:	4601      	mov	r1, r0
  405b9a:	f10a 0a08 	add.w	sl, sl, #8
  405b9e:	3001      	adds	r0, #1
  405ba0:	e507      	b.n	4055b2 <_vfiprintf_r+0x352>
  405ba2:	9b02      	ldr	r3, [sp, #8]
  405ba4:	2a01      	cmp	r2, #1
  405ba6:	f000 8098 	beq.w	405cda <_vfiprintf_r+0xa7a>
  405baa:	2a02      	cmp	r2, #2
  405bac:	d10d      	bne.n	405bca <_vfiprintf_r+0x96a>
  405bae:	9302      	str	r3, [sp, #8]
  405bb0:	2600      	movs	r6, #0
  405bb2:	2700      	movs	r7, #0
  405bb4:	e5b0      	b.n	405718 <_vfiprintf_r+0x4b8>
  405bb6:	aa0f      	add	r2, sp, #60	; 0x3c
  405bb8:	9904      	ldr	r1, [sp, #16]
  405bba:	9806      	ldr	r0, [sp, #24]
  405bbc:	f7ff fb10 	bl	4051e0 <__sprint_r.part.0>
  405bc0:	2800      	cmp	r0, #0
  405bc2:	d0c9      	beq.n	405b58 <_vfiprintf_r+0x8f8>
  405bc4:	f8dd b010 	ldr.w	fp, [sp, #16]
  405bc8:	e797      	b.n	405afa <_vfiprintf_r+0x89a>
  405bca:	9302      	str	r3, [sp, #8]
  405bcc:	2600      	movs	r6, #0
  405bce:	2700      	movs	r7, #0
  405bd0:	4649      	mov	r1, r9
  405bd2:	e000      	b.n	405bd6 <_vfiprintf_r+0x976>
  405bd4:	4659      	mov	r1, fp
  405bd6:	08f2      	lsrs	r2, r6, #3
  405bd8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405bdc:	08f8      	lsrs	r0, r7, #3
  405bde:	f006 0307 	and.w	r3, r6, #7
  405be2:	4607      	mov	r7, r0
  405be4:	4616      	mov	r6, r2
  405be6:	3330      	adds	r3, #48	; 0x30
  405be8:	ea56 0207 	orrs.w	r2, r6, r7
  405bec:	f801 3c01 	strb.w	r3, [r1, #-1]
  405bf0:	f101 3bff 	add.w	fp, r1, #4294967295
  405bf4:	d1ee      	bne.n	405bd4 <_vfiprintf_r+0x974>
  405bf6:	9a02      	ldr	r2, [sp, #8]
  405bf8:	07d6      	lsls	r6, r2, #31
  405bfa:	f57f ad9d 	bpl.w	405738 <_vfiprintf_r+0x4d8>
  405bfe:	2b30      	cmp	r3, #48	; 0x30
  405c00:	f43f ad9a 	beq.w	405738 <_vfiprintf_r+0x4d8>
  405c04:	3902      	subs	r1, #2
  405c06:	2330      	movs	r3, #48	; 0x30
  405c08:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405c0c:	eba9 0301 	sub.w	r3, r9, r1
  405c10:	9305      	str	r3, [sp, #20]
  405c12:	468b      	mov	fp, r1
  405c14:	e476      	b.n	405504 <_vfiprintf_r+0x2a4>
  405c16:	9b03      	ldr	r3, [sp, #12]
  405c18:	9a08      	ldr	r2, [sp, #32]
  405c1a:	428a      	cmp	r2, r1
  405c1c:	bfac      	ite	ge
  405c1e:	189b      	addge	r3, r3, r2
  405c20:	185b      	addlt	r3, r3, r1
  405c22:	9303      	str	r3, [sp, #12]
  405c24:	e798      	b.n	405b58 <_vfiprintf_r+0x8f8>
  405c26:	2202      	movs	r2, #2
  405c28:	e44d      	b.n	4054c6 <_vfiprintf_r+0x266>
  405c2a:	2f00      	cmp	r7, #0
  405c2c:	bf08      	it	eq
  405c2e:	2e0a      	cmpeq	r6, #10
  405c30:	d352      	bcc.n	405cd8 <_vfiprintf_r+0xa78>
  405c32:	46cb      	mov	fp, r9
  405c34:	4630      	mov	r0, r6
  405c36:	4639      	mov	r1, r7
  405c38:	220a      	movs	r2, #10
  405c3a:	2300      	movs	r3, #0
  405c3c:	f001 fc3c 	bl	4074b8 <__aeabi_uldivmod>
  405c40:	3230      	adds	r2, #48	; 0x30
  405c42:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405c46:	4630      	mov	r0, r6
  405c48:	4639      	mov	r1, r7
  405c4a:	2300      	movs	r3, #0
  405c4c:	220a      	movs	r2, #10
  405c4e:	f001 fc33 	bl	4074b8 <__aeabi_uldivmod>
  405c52:	4606      	mov	r6, r0
  405c54:	460f      	mov	r7, r1
  405c56:	ea56 0307 	orrs.w	r3, r6, r7
  405c5a:	d1eb      	bne.n	405c34 <_vfiprintf_r+0x9d4>
  405c5c:	e56c      	b.n	405738 <_vfiprintf_r+0x4d8>
  405c5e:	9405      	str	r4, [sp, #20]
  405c60:	46cb      	mov	fp, r9
  405c62:	e44f      	b.n	405504 <_vfiprintf_r+0x2a4>
  405c64:	aa0f      	add	r2, sp, #60	; 0x3c
  405c66:	9904      	ldr	r1, [sp, #16]
  405c68:	9806      	ldr	r0, [sp, #24]
  405c6a:	f7ff fab9 	bl	4051e0 <__sprint_r.part.0>
  405c6e:	2800      	cmp	r0, #0
  405c70:	d1a8      	bne.n	405bc4 <_vfiprintf_r+0x964>
  405c72:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c74:	46ca      	mov	sl, r9
  405c76:	e75e      	b.n	405b36 <_vfiprintf_r+0x8d6>
  405c78:	aa0f      	add	r2, sp, #60	; 0x3c
  405c7a:	9904      	ldr	r1, [sp, #16]
  405c7c:	9806      	ldr	r0, [sp, #24]
  405c7e:	f7ff faaf 	bl	4051e0 <__sprint_r.part.0>
  405c82:	2800      	cmp	r0, #0
  405c84:	d19e      	bne.n	405bc4 <_vfiprintf_r+0x964>
  405c86:	46ca      	mov	sl, r9
  405c88:	f7ff bbc0 	b.w	40540c <_vfiprintf_r+0x1ac>
  405c8c:	0040826c 	.word	0x0040826c
  405c90:	0040825c 	.word	0x0040825c
  405c94:	3104      	adds	r1, #4
  405c96:	6816      	ldr	r6, [r2, #0]
  405c98:	9107      	str	r1, [sp, #28]
  405c9a:	2201      	movs	r2, #1
  405c9c:	2700      	movs	r7, #0
  405c9e:	e412      	b.n	4054c6 <_vfiprintf_r+0x266>
  405ca0:	9807      	ldr	r0, [sp, #28]
  405ca2:	4601      	mov	r1, r0
  405ca4:	3104      	adds	r1, #4
  405ca6:	6806      	ldr	r6, [r0, #0]
  405ca8:	9107      	str	r1, [sp, #28]
  405caa:	2700      	movs	r7, #0
  405cac:	e40b      	b.n	4054c6 <_vfiprintf_r+0x266>
  405cae:	680e      	ldr	r6, [r1, #0]
  405cb0:	3104      	adds	r1, #4
  405cb2:	9107      	str	r1, [sp, #28]
  405cb4:	2700      	movs	r7, #0
  405cb6:	e591      	b.n	4057dc <_vfiprintf_r+0x57c>
  405cb8:	9907      	ldr	r1, [sp, #28]
  405cba:	680e      	ldr	r6, [r1, #0]
  405cbc:	460a      	mov	r2, r1
  405cbe:	17f7      	asrs	r7, r6, #31
  405cc0:	3204      	adds	r2, #4
  405cc2:	9207      	str	r2, [sp, #28]
  405cc4:	4630      	mov	r0, r6
  405cc6:	4639      	mov	r1, r7
  405cc8:	e50f      	b.n	4056ea <_vfiprintf_r+0x48a>
  405cca:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405cce:	f000 fe7f 	bl	4069d0 <__retarget_lock_release_recursive>
  405cd2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405cd6:	e71a      	b.n	405b0e <_vfiprintf_r+0x8ae>
  405cd8:	9b02      	ldr	r3, [sp, #8]
  405cda:	9302      	str	r3, [sp, #8]
  405cdc:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405ce0:	3630      	adds	r6, #48	; 0x30
  405ce2:	2301      	movs	r3, #1
  405ce4:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405ce8:	9305      	str	r3, [sp, #20]
  405cea:	e40b      	b.n	405504 <_vfiprintf_r+0x2a4>
  405cec:	aa0f      	add	r2, sp, #60	; 0x3c
  405cee:	9904      	ldr	r1, [sp, #16]
  405cf0:	9806      	ldr	r0, [sp, #24]
  405cf2:	f7ff fa75 	bl	4051e0 <__sprint_r.part.0>
  405cf6:	2800      	cmp	r0, #0
  405cf8:	f47f af64 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405cfc:	9910      	ldr	r1, [sp, #64]	; 0x40
  405cfe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d00:	1c48      	adds	r0, r1, #1
  405d02:	46ca      	mov	sl, r9
  405d04:	e651      	b.n	4059aa <_vfiprintf_r+0x74a>
  405d06:	aa0f      	add	r2, sp, #60	; 0x3c
  405d08:	9904      	ldr	r1, [sp, #16]
  405d0a:	9806      	ldr	r0, [sp, #24]
  405d0c:	f7ff fa68 	bl	4051e0 <__sprint_r.part.0>
  405d10:	2800      	cmp	r0, #0
  405d12:	f47f af57 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405d16:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d18:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d1a:	1c48      	adds	r0, r1, #1
  405d1c:	46ca      	mov	sl, r9
  405d1e:	e448      	b.n	4055b2 <_vfiprintf_r+0x352>
  405d20:	2a00      	cmp	r2, #0
  405d22:	f040 8091 	bne.w	405e48 <_vfiprintf_r+0xbe8>
  405d26:	2001      	movs	r0, #1
  405d28:	4611      	mov	r1, r2
  405d2a:	46ca      	mov	sl, r9
  405d2c:	e641      	b.n	4059b2 <_vfiprintf_r+0x752>
  405d2e:	aa0f      	add	r2, sp, #60	; 0x3c
  405d30:	9904      	ldr	r1, [sp, #16]
  405d32:	9806      	ldr	r0, [sp, #24]
  405d34:	f7ff fa54 	bl	4051e0 <__sprint_r.part.0>
  405d38:	2800      	cmp	r0, #0
  405d3a:	f47f af43 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405d3e:	9810      	ldr	r0, [sp, #64]	; 0x40
  405d40:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d42:	3001      	adds	r0, #1
  405d44:	46ca      	mov	sl, r9
  405d46:	e667      	b.n	405a18 <_vfiprintf_r+0x7b8>
  405d48:	46d3      	mov	fp, sl
  405d4a:	e6d6      	b.n	405afa <_vfiprintf_r+0x89a>
  405d4c:	9e07      	ldr	r6, [sp, #28]
  405d4e:	3607      	adds	r6, #7
  405d50:	f026 0207 	bic.w	r2, r6, #7
  405d54:	f102 0108 	add.w	r1, r2, #8
  405d58:	e9d2 6700 	ldrd	r6, r7, [r2]
  405d5c:	9107      	str	r1, [sp, #28]
  405d5e:	2201      	movs	r2, #1
  405d60:	f7ff bbb1 	b.w	4054c6 <_vfiprintf_r+0x266>
  405d64:	9e07      	ldr	r6, [sp, #28]
  405d66:	3607      	adds	r6, #7
  405d68:	f026 0607 	bic.w	r6, r6, #7
  405d6c:	e9d6 0100 	ldrd	r0, r1, [r6]
  405d70:	f106 0208 	add.w	r2, r6, #8
  405d74:	9207      	str	r2, [sp, #28]
  405d76:	4606      	mov	r6, r0
  405d78:	460f      	mov	r7, r1
  405d7a:	e4b6      	b.n	4056ea <_vfiprintf_r+0x48a>
  405d7c:	9e07      	ldr	r6, [sp, #28]
  405d7e:	3607      	adds	r6, #7
  405d80:	f026 0207 	bic.w	r2, r6, #7
  405d84:	f102 0108 	add.w	r1, r2, #8
  405d88:	e9d2 6700 	ldrd	r6, r7, [r2]
  405d8c:	9107      	str	r1, [sp, #28]
  405d8e:	2200      	movs	r2, #0
  405d90:	f7ff bb99 	b.w	4054c6 <_vfiprintf_r+0x266>
  405d94:	9e07      	ldr	r6, [sp, #28]
  405d96:	3607      	adds	r6, #7
  405d98:	f026 0107 	bic.w	r1, r6, #7
  405d9c:	f101 0008 	add.w	r0, r1, #8
  405da0:	9007      	str	r0, [sp, #28]
  405da2:	e9d1 6700 	ldrd	r6, r7, [r1]
  405da6:	e519      	b.n	4057dc <_vfiprintf_r+0x57c>
  405da8:	46cb      	mov	fp, r9
  405daa:	f7ff bbab 	b.w	405504 <_vfiprintf_r+0x2a4>
  405dae:	252d      	movs	r5, #45	; 0x2d
  405db0:	4276      	negs	r6, r6
  405db2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405db6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405dba:	2201      	movs	r2, #1
  405dbc:	f7ff bb88 	b.w	4054d0 <_vfiprintf_r+0x270>
  405dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405dc2:	b9b3      	cbnz	r3, 405df2 <_vfiprintf_r+0xb92>
  405dc4:	4611      	mov	r1, r2
  405dc6:	2001      	movs	r0, #1
  405dc8:	46ca      	mov	sl, r9
  405dca:	e5f2      	b.n	4059b2 <_vfiprintf_r+0x752>
  405dcc:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405dd0:	f000 fdfe 	bl	4069d0 <__retarget_lock_release_recursive>
  405dd4:	f04f 33ff 	mov.w	r3, #4294967295
  405dd8:	9303      	str	r3, [sp, #12]
  405dda:	f7ff bb50 	b.w	40547e <_vfiprintf_r+0x21e>
  405dde:	aa0f      	add	r2, sp, #60	; 0x3c
  405de0:	9904      	ldr	r1, [sp, #16]
  405de2:	9806      	ldr	r0, [sp, #24]
  405de4:	f7ff f9fc 	bl	4051e0 <__sprint_r.part.0>
  405de8:	2800      	cmp	r0, #0
  405dea:	f47f aeeb 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405dee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405df0:	e6a9      	b.n	405b46 <_vfiprintf_r+0x8e6>
  405df2:	ab0e      	add	r3, sp, #56	; 0x38
  405df4:	2202      	movs	r2, #2
  405df6:	931c      	str	r3, [sp, #112]	; 0x70
  405df8:	921d      	str	r2, [sp, #116]	; 0x74
  405dfa:	2001      	movs	r0, #1
  405dfc:	46ca      	mov	sl, r9
  405dfe:	e5d0      	b.n	4059a2 <_vfiprintf_r+0x742>
  405e00:	aa0f      	add	r2, sp, #60	; 0x3c
  405e02:	9904      	ldr	r1, [sp, #16]
  405e04:	9806      	ldr	r0, [sp, #24]
  405e06:	f7ff f9eb 	bl	4051e0 <__sprint_r.part.0>
  405e0a:	2800      	cmp	r0, #0
  405e0c:	f47f aeda 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405e10:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e14:	1c48      	adds	r0, r1, #1
  405e16:	46ca      	mov	sl, r9
  405e18:	e5a4      	b.n	405964 <_vfiprintf_r+0x704>
  405e1a:	9a07      	ldr	r2, [sp, #28]
  405e1c:	9903      	ldr	r1, [sp, #12]
  405e1e:	6813      	ldr	r3, [r2, #0]
  405e20:	17cd      	asrs	r5, r1, #31
  405e22:	4608      	mov	r0, r1
  405e24:	3204      	adds	r2, #4
  405e26:	4629      	mov	r1, r5
  405e28:	9207      	str	r2, [sp, #28]
  405e2a:	e9c3 0100 	strd	r0, r1, [r3]
  405e2e:	f7ff ba54 	b.w	4052da <_vfiprintf_r+0x7a>
  405e32:	4658      	mov	r0, fp
  405e34:	9607      	str	r6, [sp, #28]
  405e36:	9302      	str	r3, [sp, #8]
  405e38:	f001 f902 	bl	407040 <strlen>
  405e3c:	2400      	movs	r4, #0
  405e3e:	9005      	str	r0, [sp, #20]
  405e40:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405e44:	f7ff bb5e 	b.w	405504 <_vfiprintf_r+0x2a4>
  405e48:	aa0f      	add	r2, sp, #60	; 0x3c
  405e4a:	9904      	ldr	r1, [sp, #16]
  405e4c:	9806      	ldr	r0, [sp, #24]
  405e4e:	f7ff f9c7 	bl	4051e0 <__sprint_r.part.0>
  405e52:	2800      	cmp	r0, #0
  405e54:	f47f aeb6 	bne.w	405bc4 <_vfiprintf_r+0x964>
  405e58:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e5c:	1c48      	adds	r0, r1, #1
  405e5e:	46ca      	mov	sl, r9
  405e60:	e5a7      	b.n	4059b2 <_vfiprintf_r+0x752>
  405e62:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e66:	4e20      	ldr	r6, [pc, #128]	; (405ee8 <_vfiprintf_r+0xc88>)
  405e68:	3101      	adds	r1, #1
  405e6a:	f7ff bb90 	b.w	40558e <_vfiprintf_r+0x32e>
  405e6e:	2c06      	cmp	r4, #6
  405e70:	bf28      	it	cs
  405e72:	2406      	movcs	r4, #6
  405e74:	9405      	str	r4, [sp, #20]
  405e76:	9607      	str	r6, [sp, #28]
  405e78:	9401      	str	r4, [sp, #4]
  405e7a:	f8df b070 	ldr.w	fp, [pc, #112]	; 405eec <_vfiprintf_r+0xc8c>
  405e7e:	e4d5      	b.n	40582c <_vfiprintf_r+0x5cc>
  405e80:	9810      	ldr	r0, [sp, #64]	; 0x40
  405e82:	4e19      	ldr	r6, [pc, #100]	; (405ee8 <_vfiprintf_r+0xc88>)
  405e84:	3001      	adds	r0, #1
  405e86:	e603      	b.n	405a90 <_vfiprintf_r+0x830>
  405e88:	9405      	str	r4, [sp, #20]
  405e8a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405e8e:	9607      	str	r6, [sp, #28]
  405e90:	9302      	str	r3, [sp, #8]
  405e92:	4604      	mov	r4, r0
  405e94:	f7ff bb36 	b.w	405504 <_vfiprintf_r+0x2a4>
  405e98:	4686      	mov	lr, r0
  405e9a:	f7ff bbce 	b.w	40563a <_vfiprintf_r+0x3da>
  405e9e:	9806      	ldr	r0, [sp, #24]
  405ea0:	aa0f      	add	r2, sp, #60	; 0x3c
  405ea2:	4659      	mov	r1, fp
  405ea4:	f7ff f99c 	bl	4051e0 <__sprint_r.part.0>
  405ea8:	2800      	cmp	r0, #0
  405eaa:	f43f ae24 	beq.w	405af6 <_vfiprintf_r+0x896>
  405eae:	e624      	b.n	405afa <_vfiprintf_r+0x89a>
  405eb0:	9907      	ldr	r1, [sp, #28]
  405eb2:	f898 2001 	ldrb.w	r2, [r8, #1]
  405eb6:	680c      	ldr	r4, [r1, #0]
  405eb8:	3104      	adds	r1, #4
  405eba:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405ebe:	46b8      	mov	r8, r7
  405ec0:	9107      	str	r1, [sp, #28]
  405ec2:	f7ff ba3f 	b.w	405344 <_vfiprintf_r+0xe4>
  405ec6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405eca:	e43c      	b.n	405746 <_vfiprintf_r+0x4e6>
  405ecc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405ed0:	e521      	b.n	405916 <_vfiprintf_r+0x6b6>
  405ed2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405ed6:	f7ff bbf4 	b.w	4056c2 <_vfiprintf_r+0x462>
  405eda:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405ede:	e491      	b.n	405804 <_vfiprintf_r+0x5a4>
  405ee0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405ee4:	e469      	b.n	4057ba <_vfiprintf_r+0x55a>
  405ee6:	bf00      	nop
  405ee8:	0040825c 	.word	0x0040825c
  405eec:	00408254 	.word	0x00408254

00405ef0 <__sbprintf>:
  405ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ef4:	460c      	mov	r4, r1
  405ef6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405efa:	8989      	ldrh	r1, [r1, #12]
  405efc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405efe:	89e5      	ldrh	r5, [r4, #14]
  405f00:	9619      	str	r6, [sp, #100]	; 0x64
  405f02:	f021 0102 	bic.w	r1, r1, #2
  405f06:	4606      	mov	r6, r0
  405f08:	69e0      	ldr	r0, [r4, #28]
  405f0a:	f8ad 100c 	strh.w	r1, [sp, #12]
  405f0e:	4617      	mov	r7, r2
  405f10:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405f14:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405f16:	f8ad 500e 	strh.w	r5, [sp, #14]
  405f1a:	4698      	mov	r8, r3
  405f1c:	ad1a      	add	r5, sp, #104	; 0x68
  405f1e:	2300      	movs	r3, #0
  405f20:	9007      	str	r0, [sp, #28]
  405f22:	a816      	add	r0, sp, #88	; 0x58
  405f24:	9209      	str	r2, [sp, #36]	; 0x24
  405f26:	9306      	str	r3, [sp, #24]
  405f28:	9500      	str	r5, [sp, #0]
  405f2a:	9504      	str	r5, [sp, #16]
  405f2c:	9102      	str	r1, [sp, #8]
  405f2e:	9105      	str	r1, [sp, #20]
  405f30:	f000 fd48 	bl	4069c4 <__retarget_lock_init_recursive>
  405f34:	4643      	mov	r3, r8
  405f36:	463a      	mov	r2, r7
  405f38:	4669      	mov	r1, sp
  405f3a:	4630      	mov	r0, r6
  405f3c:	f7ff f990 	bl	405260 <_vfiprintf_r>
  405f40:	1e05      	subs	r5, r0, #0
  405f42:	db07      	blt.n	405f54 <__sbprintf+0x64>
  405f44:	4630      	mov	r0, r6
  405f46:	4669      	mov	r1, sp
  405f48:	f000 f928 	bl	40619c <_fflush_r>
  405f4c:	2800      	cmp	r0, #0
  405f4e:	bf18      	it	ne
  405f50:	f04f 35ff 	movne.w	r5, #4294967295
  405f54:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405f58:	065b      	lsls	r3, r3, #25
  405f5a:	d503      	bpl.n	405f64 <__sbprintf+0x74>
  405f5c:	89a3      	ldrh	r3, [r4, #12]
  405f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f62:	81a3      	strh	r3, [r4, #12]
  405f64:	9816      	ldr	r0, [sp, #88]	; 0x58
  405f66:	f000 fd2f 	bl	4069c8 <__retarget_lock_close_recursive>
  405f6a:	4628      	mov	r0, r5
  405f6c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405f74 <__swsetup_r>:
  405f74:	b538      	push	{r3, r4, r5, lr}
  405f76:	4b30      	ldr	r3, [pc, #192]	; (406038 <__swsetup_r+0xc4>)
  405f78:	681b      	ldr	r3, [r3, #0]
  405f7a:	4605      	mov	r5, r0
  405f7c:	460c      	mov	r4, r1
  405f7e:	b113      	cbz	r3, 405f86 <__swsetup_r+0x12>
  405f80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405f82:	2a00      	cmp	r2, #0
  405f84:	d038      	beq.n	405ff8 <__swsetup_r+0x84>
  405f86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405f8a:	b293      	uxth	r3, r2
  405f8c:	0718      	lsls	r0, r3, #28
  405f8e:	d50c      	bpl.n	405faa <__swsetup_r+0x36>
  405f90:	6920      	ldr	r0, [r4, #16]
  405f92:	b1a8      	cbz	r0, 405fc0 <__swsetup_r+0x4c>
  405f94:	f013 0201 	ands.w	r2, r3, #1
  405f98:	d01e      	beq.n	405fd8 <__swsetup_r+0x64>
  405f9a:	6963      	ldr	r3, [r4, #20]
  405f9c:	2200      	movs	r2, #0
  405f9e:	425b      	negs	r3, r3
  405fa0:	61a3      	str	r3, [r4, #24]
  405fa2:	60a2      	str	r2, [r4, #8]
  405fa4:	b1f0      	cbz	r0, 405fe4 <__swsetup_r+0x70>
  405fa6:	2000      	movs	r0, #0
  405fa8:	bd38      	pop	{r3, r4, r5, pc}
  405faa:	06d9      	lsls	r1, r3, #27
  405fac:	d53c      	bpl.n	406028 <__swsetup_r+0xb4>
  405fae:	0758      	lsls	r0, r3, #29
  405fb0:	d426      	bmi.n	406000 <__swsetup_r+0x8c>
  405fb2:	6920      	ldr	r0, [r4, #16]
  405fb4:	f042 0308 	orr.w	r3, r2, #8
  405fb8:	81a3      	strh	r3, [r4, #12]
  405fba:	b29b      	uxth	r3, r3
  405fbc:	2800      	cmp	r0, #0
  405fbe:	d1e9      	bne.n	405f94 <__swsetup_r+0x20>
  405fc0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405fc4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405fc8:	d0e4      	beq.n	405f94 <__swsetup_r+0x20>
  405fca:	4628      	mov	r0, r5
  405fcc:	4621      	mov	r1, r4
  405fce:	f000 fd2f 	bl	406a30 <__smakebuf_r>
  405fd2:	89a3      	ldrh	r3, [r4, #12]
  405fd4:	6920      	ldr	r0, [r4, #16]
  405fd6:	e7dd      	b.n	405f94 <__swsetup_r+0x20>
  405fd8:	0799      	lsls	r1, r3, #30
  405fda:	bf58      	it	pl
  405fdc:	6962      	ldrpl	r2, [r4, #20]
  405fde:	60a2      	str	r2, [r4, #8]
  405fe0:	2800      	cmp	r0, #0
  405fe2:	d1e0      	bne.n	405fa6 <__swsetup_r+0x32>
  405fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405fe8:	061a      	lsls	r2, r3, #24
  405fea:	d5dd      	bpl.n	405fa8 <__swsetup_r+0x34>
  405fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ff0:	81a3      	strh	r3, [r4, #12]
  405ff2:	f04f 30ff 	mov.w	r0, #4294967295
  405ff6:	bd38      	pop	{r3, r4, r5, pc}
  405ff8:	4618      	mov	r0, r3
  405ffa:	f000 f927 	bl	40624c <__sinit>
  405ffe:	e7c2      	b.n	405f86 <__swsetup_r+0x12>
  406000:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406002:	b151      	cbz	r1, 40601a <__swsetup_r+0xa6>
  406004:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406008:	4299      	cmp	r1, r3
  40600a:	d004      	beq.n	406016 <__swsetup_r+0xa2>
  40600c:	4628      	mov	r0, r5
  40600e:	f000 fa43 	bl	406498 <_free_r>
  406012:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406016:	2300      	movs	r3, #0
  406018:	6323      	str	r3, [r4, #48]	; 0x30
  40601a:	2300      	movs	r3, #0
  40601c:	6920      	ldr	r0, [r4, #16]
  40601e:	6063      	str	r3, [r4, #4]
  406020:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406024:	6020      	str	r0, [r4, #0]
  406026:	e7c5      	b.n	405fb4 <__swsetup_r+0x40>
  406028:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40602c:	2309      	movs	r3, #9
  40602e:	602b      	str	r3, [r5, #0]
  406030:	f04f 30ff 	mov.w	r0, #4294967295
  406034:	81a2      	strh	r2, [r4, #12]
  406036:	bd38      	pop	{r3, r4, r5, pc}
  406038:	20400050 	.word	0x20400050

0040603c <register_fini>:
  40603c:	4b02      	ldr	r3, [pc, #8]	; (406048 <register_fini+0xc>)
  40603e:	b113      	cbz	r3, 406046 <register_fini+0xa>
  406040:	4802      	ldr	r0, [pc, #8]	; (40604c <register_fini+0x10>)
  406042:	f000 b805 	b.w	406050 <atexit>
  406046:	4770      	bx	lr
  406048:	00000000 	.word	0x00000000
  40604c:	004062bd 	.word	0x004062bd

00406050 <atexit>:
  406050:	2300      	movs	r3, #0
  406052:	4601      	mov	r1, r0
  406054:	461a      	mov	r2, r3
  406056:	4618      	mov	r0, r3
  406058:	f001 b906 	b.w	407268 <__register_exitproc>

0040605c <__sflush_r>:
  40605c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406060:	b29a      	uxth	r2, r3
  406062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406066:	460d      	mov	r5, r1
  406068:	0711      	lsls	r1, r2, #28
  40606a:	4680      	mov	r8, r0
  40606c:	d43a      	bmi.n	4060e4 <__sflush_r+0x88>
  40606e:	686a      	ldr	r2, [r5, #4]
  406070:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406074:	2a00      	cmp	r2, #0
  406076:	81ab      	strh	r3, [r5, #12]
  406078:	dd6f      	ble.n	40615a <__sflush_r+0xfe>
  40607a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40607c:	2c00      	cmp	r4, #0
  40607e:	d049      	beq.n	406114 <__sflush_r+0xb8>
  406080:	2200      	movs	r2, #0
  406082:	b29b      	uxth	r3, r3
  406084:	f8d8 6000 	ldr.w	r6, [r8]
  406088:	f8c8 2000 	str.w	r2, [r8]
  40608c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406090:	d067      	beq.n	406162 <__sflush_r+0x106>
  406092:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406094:	075f      	lsls	r7, r3, #29
  406096:	d505      	bpl.n	4060a4 <__sflush_r+0x48>
  406098:	6869      	ldr	r1, [r5, #4]
  40609a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40609c:	1a52      	subs	r2, r2, r1
  40609e:	b10b      	cbz	r3, 4060a4 <__sflush_r+0x48>
  4060a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4060a2:	1ad2      	subs	r2, r2, r3
  4060a4:	2300      	movs	r3, #0
  4060a6:	69e9      	ldr	r1, [r5, #28]
  4060a8:	4640      	mov	r0, r8
  4060aa:	47a0      	blx	r4
  4060ac:	1c44      	adds	r4, r0, #1
  4060ae:	d03c      	beq.n	40612a <__sflush_r+0xce>
  4060b0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4060b4:	692a      	ldr	r2, [r5, #16]
  4060b6:	602a      	str	r2, [r5, #0]
  4060b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4060bc:	2200      	movs	r2, #0
  4060be:	81ab      	strh	r3, [r5, #12]
  4060c0:	04db      	lsls	r3, r3, #19
  4060c2:	606a      	str	r2, [r5, #4]
  4060c4:	d447      	bmi.n	406156 <__sflush_r+0xfa>
  4060c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4060c8:	f8c8 6000 	str.w	r6, [r8]
  4060cc:	b311      	cbz	r1, 406114 <__sflush_r+0xb8>
  4060ce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4060d2:	4299      	cmp	r1, r3
  4060d4:	d002      	beq.n	4060dc <__sflush_r+0x80>
  4060d6:	4640      	mov	r0, r8
  4060d8:	f000 f9de 	bl	406498 <_free_r>
  4060dc:	2000      	movs	r0, #0
  4060de:	6328      	str	r0, [r5, #48]	; 0x30
  4060e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060e4:	692e      	ldr	r6, [r5, #16]
  4060e6:	b1ae      	cbz	r6, 406114 <__sflush_r+0xb8>
  4060e8:	682c      	ldr	r4, [r5, #0]
  4060ea:	602e      	str	r6, [r5, #0]
  4060ec:	0791      	lsls	r1, r2, #30
  4060ee:	bf0c      	ite	eq
  4060f0:	696b      	ldreq	r3, [r5, #20]
  4060f2:	2300      	movne	r3, #0
  4060f4:	1ba4      	subs	r4, r4, r6
  4060f6:	60ab      	str	r3, [r5, #8]
  4060f8:	e00a      	b.n	406110 <__sflush_r+0xb4>
  4060fa:	4623      	mov	r3, r4
  4060fc:	4632      	mov	r2, r6
  4060fe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406100:	69e9      	ldr	r1, [r5, #28]
  406102:	4640      	mov	r0, r8
  406104:	47b8      	blx	r7
  406106:	2800      	cmp	r0, #0
  406108:	eba4 0400 	sub.w	r4, r4, r0
  40610c:	4406      	add	r6, r0
  40610e:	dd04      	ble.n	40611a <__sflush_r+0xbe>
  406110:	2c00      	cmp	r4, #0
  406112:	dcf2      	bgt.n	4060fa <__sflush_r+0x9e>
  406114:	2000      	movs	r0, #0
  406116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40611a:	89ab      	ldrh	r3, [r5, #12]
  40611c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406120:	81ab      	strh	r3, [r5, #12]
  406122:	f04f 30ff 	mov.w	r0, #4294967295
  406126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40612a:	f8d8 4000 	ldr.w	r4, [r8]
  40612e:	2c1d      	cmp	r4, #29
  406130:	d8f3      	bhi.n	40611a <__sflush_r+0xbe>
  406132:	4b19      	ldr	r3, [pc, #100]	; (406198 <__sflush_r+0x13c>)
  406134:	40e3      	lsrs	r3, r4
  406136:	43db      	mvns	r3, r3
  406138:	f013 0301 	ands.w	r3, r3, #1
  40613c:	d1ed      	bne.n	40611a <__sflush_r+0xbe>
  40613e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406142:	606b      	str	r3, [r5, #4]
  406144:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406148:	6929      	ldr	r1, [r5, #16]
  40614a:	81ab      	strh	r3, [r5, #12]
  40614c:	04da      	lsls	r2, r3, #19
  40614e:	6029      	str	r1, [r5, #0]
  406150:	d5b9      	bpl.n	4060c6 <__sflush_r+0x6a>
  406152:	2c00      	cmp	r4, #0
  406154:	d1b7      	bne.n	4060c6 <__sflush_r+0x6a>
  406156:	6528      	str	r0, [r5, #80]	; 0x50
  406158:	e7b5      	b.n	4060c6 <__sflush_r+0x6a>
  40615a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40615c:	2a00      	cmp	r2, #0
  40615e:	dc8c      	bgt.n	40607a <__sflush_r+0x1e>
  406160:	e7d8      	b.n	406114 <__sflush_r+0xb8>
  406162:	2301      	movs	r3, #1
  406164:	69e9      	ldr	r1, [r5, #28]
  406166:	4640      	mov	r0, r8
  406168:	47a0      	blx	r4
  40616a:	1c43      	adds	r3, r0, #1
  40616c:	4602      	mov	r2, r0
  40616e:	d002      	beq.n	406176 <__sflush_r+0x11a>
  406170:	89ab      	ldrh	r3, [r5, #12]
  406172:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406174:	e78e      	b.n	406094 <__sflush_r+0x38>
  406176:	f8d8 3000 	ldr.w	r3, [r8]
  40617a:	2b00      	cmp	r3, #0
  40617c:	d0f8      	beq.n	406170 <__sflush_r+0x114>
  40617e:	2b1d      	cmp	r3, #29
  406180:	d001      	beq.n	406186 <__sflush_r+0x12a>
  406182:	2b16      	cmp	r3, #22
  406184:	d102      	bne.n	40618c <__sflush_r+0x130>
  406186:	f8c8 6000 	str.w	r6, [r8]
  40618a:	e7c3      	b.n	406114 <__sflush_r+0xb8>
  40618c:	89ab      	ldrh	r3, [r5, #12]
  40618e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406192:	81ab      	strh	r3, [r5, #12]
  406194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406198:	20400001 	.word	0x20400001

0040619c <_fflush_r>:
  40619c:	b538      	push	{r3, r4, r5, lr}
  40619e:	460d      	mov	r5, r1
  4061a0:	4604      	mov	r4, r0
  4061a2:	b108      	cbz	r0, 4061a8 <_fflush_r+0xc>
  4061a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4061a6:	b1bb      	cbz	r3, 4061d8 <_fflush_r+0x3c>
  4061a8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4061ac:	b188      	cbz	r0, 4061d2 <_fflush_r+0x36>
  4061ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061b0:	07db      	lsls	r3, r3, #31
  4061b2:	d401      	bmi.n	4061b8 <_fflush_r+0x1c>
  4061b4:	0581      	lsls	r1, r0, #22
  4061b6:	d517      	bpl.n	4061e8 <_fflush_r+0x4c>
  4061b8:	4620      	mov	r0, r4
  4061ba:	4629      	mov	r1, r5
  4061bc:	f7ff ff4e 	bl	40605c <__sflush_r>
  4061c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061c2:	07da      	lsls	r2, r3, #31
  4061c4:	4604      	mov	r4, r0
  4061c6:	d402      	bmi.n	4061ce <_fflush_r+0x32>
  4061c8:	89ab      	ldrh	r3, [r5, #12]
  4061ca:	059b      	lsls	r3, r3, #22
  4061cc:	d507      	bpl.n	4061de <_fflush_r+0x42>
  4061ce:	4620      	mov	r0, r4
  4061d0:	bd38      	pop	{r3, r4, r5, pc}
  4061d2:	4604      	mov	r4, r0
  4061d4:	4620      	mov	r0, r4
  4061d6:	bd38      	pop	{r3, r4, r5, pc}
  4061d8:	f000 f838 	bl	40624c <__sinit>
  4061dc:	e7e4      	b.n	4061a8 <_fflush_r+0xc>
  4061de:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4061e0:	f000 fbf6 	bl	4069d0 <__retarget_lock_release_recursive>
  4061e4:	4620      	mov	r0, r4
  4061e6:	bd38      	pop	{r3, r4, r5, pc}
  4061e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4061ea:	f000 fbef 	bl	4069cc <__retarget_lock_acquire_recursive>
  4061ee:	e7e3      	b.n	4061b8 <_fflush_r+0x1c>

004061f0 <_cleanup_r>:
  4061f0:	4901      	ldr	r1, [pc, #4]	; (4061f8 <_cleanup_r+0x8>)
  4061f2:	f000 bbaf 	b.w	406954 <_fwalk_reent>
  4061f6:	bf00      	nop
  4061f8:	00407351 	.word	0x00407351

004061fc <std.isra.0>:
  4061fc:	b510      	push	{r4, lr}
  4061fe:	2300      	movs	r3, #0
  406200:	4604      	mov	r4, r0
  406202:	8181      	strh	r1, [r0, #12]
  406204:	81c2      	strh	r2, [r0, #14]
  406206:	6003      	str	r3, [r0, #0]
  406208:	6043      	str	r3, [r0, #4]
  40620a:	6083      	str	r3, [r0, #8]
  40620c:	6643      	str	r3, [r0, #100]	; 0x64
  40620e:	6103      	str	r3, [r0, #16]
  406210:	6143      	str	r3, [r0, #20]
  406212:	6183      	str	r3, [r0, #24]
  406214:	4619      	mov	r1, r3
  406216:	2208      	movs	r2, #8
  406218:	305c      	adds	r0, #92	; 0x5c
  40621a:	f7fe ff75 	bl	405108 <memset>
  40621e:	4807      	ldr	r0, [pc, #28]	; (40623c <std.isra.0+0x40>)
  406220:	4907      	ldr	r1, [pc, #28]	; (406240 <std.isra.0+0x44>)
  406222:	4a08      	ldr	r2, [pc, #32]	; (406244 <std.isra.0+0x48>)
  406224:	4b08      	ldr	r3, [pc, #32]	; (406248 <std.isra.0+0x4c>)
  406226:	6220      	str	r0, [r4, #32]
  406228:	61e4      	str	r4, [r4, #28]
  40622a:	6261      	str	r1, [r4, #36]	; 0x24
  40622c:	62a2      	str	r2, [r4, #40]	; 0x28
  40622e:	62e3      	str	r3, [r4, #44]	; 0x2c
  406230:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406238:	f000 bbc4 	b.w	4069c4 <__retarget_lock_init_recursive>
  40623c:	00406fa5 	.word	0x00406fa5
  406240:	00406fc9 	.word	0x00406fc9
  406244:	00407005 	.word	0x00407005
  406248:	00407025 	.word	0x00407025

0040624c <__sinit>:
  40624c:	b510      	push	{r4, lr}
  40624e:	4604      	mov	r4, r0
  406250:	4812      	ldr	r0, [pc, #72]	; (40629c <__sinit+0x50>)
  406252:	f000 fbbb 	bl	4069cc <__retarget_lock_acquire_recursive>
  406256:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406258:	b9d2      	cbnz	r2, 406290 <__sinit+0x44>
  40625a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40625e:	4810      	ldr	r0, [pc, #64]	; (4062a0 <__sinit+0x54>)
  406260:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406264:	2103      	movs	r1, #3
  406266:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40626a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40626c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406270:	6860      	ldr	r0, [r4, #4]
  406272:	2104      	movs	r1, #4
  406274:	f7ff ffc2 	bl	4061fc <std.isra.0>
  406278:	2201      	movs	r2, #1
  40627a:	2109      	movs	r1, #9
  40627c:	68a0      	ldr	r0, [r4, #8]
  40627e:	f7ff ffbd 	bl	4061fc <std.isra.0>
  406282:	2202      	movs	r2, #2
  406284:	2112      	movs	r1, #18
  406286:	68e0      	ldr	r0, [r4, #12]
  406288:	f7ff ffb8 	bl	4061fc <std.isra.0>
  40628c:	2301      	movs	r3, #1
  40628e:	63a3      	str	r3, [r4, #56]	; 0x38
  406290:	4802      	ldr	r0, [pc, #8]	; (40629c <__sinit+0x50>)
  406292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406296:	f000 bb9b 	b.w	4069d0 <__retarget_lock_release_recursive>
  40629a:	bf00      	nop
  40629c:	2044a89c 	.word	0x2044a89c
  4062a0:	004061f1 	.word	0x004061f1

004062a4 <__sfp_lock_acquire>:
  4062a4:	4801      	ldr	r0, [pc, #4]	; (4062ac <__sfp_lock_acquire+0x8>)
  4062a6:	f000 bb91 	b.w	4069cc <__retarget_lock_acquire_recursive>
  4062aa:	bf00      	nop
  4062ac:	2044a8b0 	.word	0x2044a8b0

004062b0 <__sfp_lock_release>:
  4062b0:	4801      	ldr	r0, [pc, #4]	; (4062b8 <__sfp_lock_release+0x8>)
  4062b2:	f000 bb8d 	b.w	4069d0 <__retarget_lock_release_recursive>
  4062b6:	bf00      	nop
  4062b8:	2044a8b0 	.word	0x2044a8b0

004062bc <__libc_fini_array>:
  4062bc:	b538      	push	{r3, r4, r5, lr}
  4062be:	4c0a      	ldr	r4, [pc, #40]	; (4062e8 <__libc_fini_array+0x2c>)
  4062c0:	4d0a      	ldr	r5, [pc, #40]	; (4062ec <__libc_fini_array+0x30>)
  4062c2:	1b64      	subs	r4, r4, r5
  4062c4:	10a4      	asrs	r4, r4, #2
  4062c6:	d00a      	beq.n	4062de <__libc_fini_array+0x22>
  4062c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4062cc:	3b01      	subs	r3, #1
  4062ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4062d2:	3c01      	subs	r4, #1
  4062d4:	f855 3904 	ldr.w	r3, [r5], #-4
  4062d8:	4798      	blx	r3
  4062da:	2c00      	cmp	r4, #0
  4062dc:	d1f9      	bne.n	4062d2 <__libc_fini_array+0x16>
  4062de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4062e2:	f002 b85f 	b.w	4083a4 <_fini>
  4062e6:	bf00      	nop
  4062e8:	004083b4 	.word	0x004083b4
  4062ec:	004083b0 	.word	0x004083b0

004062f0 <__fputwc>:
  4062f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4062f4:	b082      	sub	sp, #8
  4062f6:	4680      	mov	r8, r0
  4062f8:	4689      	mov	r9, r1
  4062fa:	4614      	mov	r4, r2
  4062fc:	f000 fb54 	bl	4069a8 <__locale_mb_cur_max>
  406300:	2801      	cmp	r0, #1
  406302:	d036      	beq.n	406372 <__fputwc+0x82>
  406304:	464a      	mov	r2, r9
  406306:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40630a:	a901      	add	r1, sp, #4
  40630c:	4640      	mov	r0, r8
  40630e:	f000 ff5d 	bl	4071cc <_wcrtomb_r>
  406312:	1c42      	adds	r2, r0, #1
  406314:	4606      	mov	r6, r0
  406316:	d025      	beq.n	406364 <__fputwc+0x74>
  406318:	b3a8      	cbz	r0, 406386 <__fputwc+0x96>
  40631a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40631e:	2500      	movs	r5, #0
  406320:	f10d 0a04 	add.w	sl, sp, #4
  406324:	e009      	b.n	40633a <__fputwc+0x4a>
  406326:	6823      	ldr	r3, [r4, #0]
  406328:	1c5a      	adds	r2, r3, #1
  40632a:	6022      	str	r2, [r4, #0]
  40632c:	f883 e000 	strb.w	lr, [r3]
  406330:	3501      	adds	r5, #1
  406332:	42b5      	cmp	r5, r6
  406334:	d227      	bcs.n	406386 <__fputwc+0x96>
  406336:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40633a:	68a3      	ldr	r3, [r4, #8]
  40633c:	3b01      	subs	r3, #1
  40633e:	2b00      	cmp	r3, #0
  406340:	60a3      	str	r3, [r4, #8]
  406342:	daf0      	bge.n	406326 <__fputwc+0x36>
  406344:	69a7      	ldr	r7, [r4, #24]
  406346:	42bb      	cmp	r3, r7
  406348:	4671      	mov	r1, lr
  40634a:	4622      	mov	r2, r4
  40634c:	4640      	mov	r0, r8
  40634e:	db02      	blt.n	406356 <__fputwc+0x66>
  406350:	f1be 0f0a 	cmp.w	lr, #10
  406354:	d1e7      	bne.n	406326 <__fputwc+0x36>
  406356:	f000 fee1 	bl	40711c <__swbuf_r>
  40635a:	1c43      	adds	r3, r0, #1
  40635c:	d1e8      	bne.n	406330 <__fputwc+0x40>
  40635e:	b002      	add	sp, #8
  406360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406364:	89a3      	ldrh	r3, [r4, #12]
  406366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40636a:	81a3      	strh	r3, [r4, #12]
  40636c:	b002      	add	sp, #8
  40636e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406372:	f109 33ff 	add.w	r3, r9, #4294967295
  406376:	2bfe      	cmp	r3, #254	; 0xfe
  406378:	d8c4      	bhi.n	406304 <__fputwc+0x14>
  40637a:	fa5f fe89 	uxtb.w	lr, r9
  40637e:	4606      	mov	r6, r0
  406380:	f88d e004 	strb.w	lr, [sp, #4]
  406384:	e7cb      	b.n	40631e <__fputwc+0x2e>
  406386:	4648      	mov	r0, r9
  406388:	b002      	add	sp, #8
  40638a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40638e:	bf00      	nop

00406390 <_fputwc_r>:
  406390:	b530      	push	{r4, r5, lr}
  406392:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406394:	f013 0f01 	tst.w	r3, #1
  406398:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40639c:	4614      	mov	r4, r2
  40639e:	b083      	sub	sp, #12
  4063a0:	4605      	mov	r5, r0
  4063a2:	b29a      	uxth	r2, r3
  4063a4:	d101      	bne.n	4063aa <_fputwc_r+0x1a>
  4063a6:	0590      	lsls	r0, r2, #22
  4063a8:	d51c      	bpl.n	4063e4 <_fputwc_r+0x54>
  4063aa:	0490      	lsls	r0, r2, #18
  4063ac:	d406      	bmi.n	4063bc <_fputwc_r+0x2c>
  4063ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4063b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4063b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4063b8:	81a3      	strh	r3, [r4, #12]
  4063ba:	6662      	str	r2, [r4, #100]	; 0x64
  4063bc:	4628      	mov	r0, r5
  4063be:	4622      	mov	r2, r4
  4063c0:	f7ff ff96 	bl	4062f0 <__fputwc>
  4063c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4063c6:	07da      	lsls	r2, r3, #31
  4063c8:	4605      	mov	r5, r0
  4063ca:	d402      	bmi.n	4063d2 <_fputwc_r+0x42>
  4063cc:	89a3      	ldrh	r3, [r4, #12]
  4063ce:	059b      	lsls	r3, r3, #22
  4063d0:	d502      	bpl.n	4063d8 <_fputwc_r+0x48>
  4063d2:	4628      	mov	r0, r5
  4063d4:	b003      	add	sp, #12
  4063d6:	bd30      	pop	{r4, r5, pc}
  4063d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063da:	f000 faf9 	bl	4069d0 <__retarget_lock_release_recursive>
  4063de:	4628      	mov	r0, r5
  4063e0:	b003      	add	sp, #12
  4063e2:	bd30      	pop	{r4, r5, pc}
  4063e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063e6:	9101      	str	r1, [sp, #4]
  4063e8:	f000 faf0 	bl	4069cc <__retarget_lock_acquire_recursive>
  4063ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4063f0:	9901      	ldr	r1, [sp, #4]
  4063f2:	b29a      	uxth	r2, r3
  4063f4:	e7d9      	b.n	4063aa <_fputwc_r+0x1a>
  4063f6:	bf00      	nop

004063f8 <_malloc_trim_r>:
  4063f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4063fa:	4f24      	ldr	r7, [pc, #144]	; (40648c <_malloc_trim_r+0x94>)
  4063fc:	460c      	mov	r4, r1
  4063fe:	4606      	mov	r6, r0
  406400:	f7fe fed0 	bl	4051a4 <__malloc_lock>
  406404:	68bb      	ldr	r3, [r7, #8]
  406406:	685d      	ldr	r5, [r3, #4]
  406408:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40640c:	310f      	adds	r1, #15
  40640e:	f025 0503 	bic.w	r5, r5, #3
  406412:	4429      	add	r1, r5
  406414:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406418:	f021 010f 	bic.w	r1, r1, #15
  40641c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406420:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406424:	db07      	blt.n	406436 <_malloc_trim_r+0x3e>
  406426:	2100      	movs	r1, #0
  406428:	4630      	mov	r0, r6
  40642a:	f7fe fec7 	bl	4051bc <_sbrk_r>
  40642e:	68bb      	ldr	r3, [r7, #8]
  406430:	442b      	add	r3, r5
  406432:	4298      	cmp	r0, r3
  406434:	d004      	beq.n	406440 <_malloc_trim_r+0x48>
  406436:	4630      	mov	r0, r6
  406438:	f7fe feba 	bl	4051b0 <__malloc_unlock>
  40643c:	2000      	movs	r0, #0
  40643e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406440:	4261      	negs	r1, r4
  406442:	4630      	mov	r0, r6
  406444:	f7fe feba 	bl	4051bc <_sbrk_r>
  406448:	3001      	adds	r0, #1
  40644a:	d00d      	beq.n	406468 <_malloc_trim_r+0x70>
  40644c:	4b10      	ldr	r3, [pc, #64]	; (406490 <_malloc_trim_r+0x98>)
  40644e:	68ba      	ldr	r2, [r7, #8]
  406450:	6819      	ldr	r1, [r3, #0]
  406452:	1b2d      	subs	r5, r5, r4
  406454:	f045 0501 	orr.w	r5, r5, #1
  406458:	4630      	mov	r0, r6
  40645a:	1b09      	subs	r1, r1, r4
  40645c:	6055      	str	r5, [r2, #4]
  40645e:	6019      	str	r1, [r3, #0]
  406460:	f7fe fea6 	bl	4051b0 <__malloc_unlock>
  406464:	2001      	movs	r0, #1
  406466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406468:	2100      	movs	r1, #0
  40646a:	4630      	mov	r0, r6
  40646c:	f7fe fea6 	bl	4051bc <_sbrk_r>
  406470:	68ba      	ldr	r2, [r7, #8]
  406472:	1a83      	subs	r3, r0, r2
  406474:	2b0f      	cmp	r3, #15
  406476:	ddde      	ble.n	406436 <_malloc_trim_r+0x3e>
  406478:	4c06      	ldr	r4, [pc, #24]	; (406494 <_malloc_trim_r+0x9c>)
  40647a:	4905      	ldr	r1, [pc, #20]	; (406490 <_malloc_trim_r+0x98>)
  40647c:	6824      	ldr	r4, [r4, #0]
  40647e:	f043 0301 	orr.w	r3, r3, #1
  406482:	1b00      	subs	r0, r0, r4
  406484:	6053      	str	r3, [r2, #4]
  406486:	6008      	str	r0, [r1, #0]
  406488:	e7d5      	b.n	406436 <_malloc_trim_r+0x3e>
  40648a:	bf00      	nop
  40648c:	20400480 	.word	0x20400480
  406490:	2044500c 	.word	0x2044500c
  406494:	20400888 	.word	0x20400888

00406498 <_free_r>:
  406498:	2900      	cmp	r1, #0
  40649a:	d044      	beq.n	406526 <_free_r+0x8e>
  40649c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4064a0:	460d      	mov	r5, r1
  4064a2:	4680      	mov	r8, r0
  4064a4:	f7fe fe7e 	bl	4051a4 <__malloc_lock>
  4064a8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4064ac:	4969      	ldr	r1, [pc, #420]	; (406654 <_free_r+0x1bc>)
  4064ae:	f027 0301 	bic.w	r3, r7, #1
  4064b2:	f1a5 0408 	sub.w	r4, r5, #8
  4064b6:	18e2      	adds	r2, r4, r3
  4064b8:	688e      	ldr	r6, [r1, #8]
  4064ba:	6850      	ldr	r0, [r2, #4]
  4064bc:	42b2      	cmp	r2, r6
  4064be:	f020 0003 	bic.w	r0, r0, #3
  4064c2:	d05e      	beq.n	406582 <_free_r+0xea>
  4064c4:	07fe      	lsls	r6, r7, #31
  4064c6:	6050      	str	r0, [r2, #4]
  4064c8:	d40b      	bmi.n	4064e2 <_free_r+0x4a>
  4064ca:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4064ce:	1be4      	subs	r4, r4, r7
  4064d0:	f101 0e08 	add.w	lr, r1, #8
  4064d4:	68a5      	ldr	r5, [r4, #8]
  4064d6:	4575      	cmp	r5, lr
  4064d8:	443b      	add	r3, r7
  4064da:	d06d      	beq.n	4065b8 <_free_r+0x120>
  4064dc:	68e7      	ldr	r7, [r4, #12]
  4064de:	60ef      	str	r7, [r5, #12]
  4064e0:	60bd      	str	r5, [r7, #8]
  4064e2:	1815      	adds	r5, r2, r0
  4064e4:	686d      	ldr	r5, [r5, #4]
  4064e6:	07ed      	lsls	r5, r5, #31
  4064e8:	d53e      	bpl.n	406568 <_free_r+0xd0>
  4064ea:	f043 0201 	orr.w	r2, r3, #1
  4064ee:	6062      	str	r2, [r4, #4]
  4064f0:	50e3      	str	r3, [r4, r3]
  4064f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4064f6:	d217      	bcs.n	406528 <_free_r+0x90>
  4064f8:	08db      	lsrs	r3, r3, #3
  4064fa:	1c58      	adds	r0, r3, #1
  4064fc:	109a      	asrs	r2, r3, #2
  4064fe:	684d      	ldr	r5, [r1, #4]
  406500:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406504:	60a7      	str	r7, [r4, #8]
  406506:	2301      	movs	r3, #1
  406508:	4093      	lsls	r3, r2
  40650a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40650e:	432b      	orrs	r3, r5
  406510:	3a08      	subs	r2, #8
  406512:	60e2      	str	r2, [r4, #12]
  406514:	604b      	str	r3, [r1, #4]
  406516:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40651a:	60fc      	str	r4, [r7, #12]
  40651c:	4640      	mov	r0, r8
  40651e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406522:	f7fe be45 	b.w	4051b0 <__malloc_unlock>
  406526:	4770      	bx	lr
  406528:	0a5a      	lsrs	r2, r3, #9
  40652a:	2a04      	cmp	r2, #4
  40652c:	d852      	bhi.n	4065d4 <_free_r+0x13c>
  40652e:	099a      	lsrs	r2, r3, #6
  406530:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406534:	00ff      	lsls	r7, r7, #3
  406536:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40653a:	19c8      	adds	r0, r1, r7
  40653c:	59ca      	ldr	r2, [r1, r7]
  40653e:	3808      	subs	r0, #8
  406540:	4290      	cmp	r0, r2
  406542:	d04f      	beq.n	4065e4 <_free_r+0x14c>
  406544:	6851      	ldr	r1, [r2, #4]
  406546:	f021 0103 	bic.w	r1, r1, #3
  40654a:	428b      	cmp	r3, r1
  40654c:	d232      	bcs.n	4065b4 <_free_r+0x11c>
  40654e:	6892      	ldr	r2, [r2, #8]
  406550:	4290      	cmp	r0, r2
  406552:	d1f7      	bne.n	406544 <_free_r+0xac>
  406554:	68c3      	ldr	r3, [r0, #12]
  406556:	60a0      	str	r0, [r4, #8]
  406558:	60e3      	str	r3, [r4, #12]
  40655a:	609c      	str	r4, [r3, #8]
  40655c:	60c4      	str	r4, [r0, #12]
  40655e:	4640      	mov	r0, r8
  406560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406564:	f7fe be24 	b.w	4051b0 <__malloc_unlock>
  406568:	6895      	ldr	r5, [r2, #8]
  40656a:	4f3b      	ldr	r7, [pc, #236]	; (406658 <_free_r+0x1c0>)
  40656c:	42bd      	cmp	r5, r7
  40656e:	4403      	add	r3, r0
  406570:	d040      	beq.n	4065f4 <_free_r+0x15c>
  406572:	68d0      	ldr	r0, [r2, #12]
  406574:	60e8      	str	r0, [r5, #12]
  406576:	f043 0201 	orr.w	r2, r3, #1
  40657a:	6085      	str	r5, [r0, #8]
  40657c:	6062      	str	r2, [r4, #4]
  40657e:	50e3      	str	r3, [r4, r3]
  406580:	e7b7      	b.n	4064f2 <_free_r+0x5a>
  406582:	07ff      	lsls	r7, r7, #31
  406584:	4403      	add	r3, r0
  406586:	d407      	bmi.n	406598 <_free_r+0x100>
  406588:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40658c:	1aa4      	subs	r4, r4, r2
  40658e:	4413      	add	r3, r2
  406590:	68a0      	ldr	r0, [r4, #8]
  406592:	68e2      	ldr	r2, [r4, #12]
  406594:	60c2      	str	r2, [r0, #12]
  406596:	6090      	str	r0, [r2, #8]
  406598:	4a30      	ldr	r2, [pc, #192]	; (40665c <_free_r+0x1c4>)
  40659a:	6812      	ldr	r2, [r2, #0]
  40659c:	f043 0001 	orr.w	r0, r3, #1
  4065a0:	4293      	cmp	r3, r2
  4065a2:	6060      	str	r0, [r4, #4]
  4065a4:	608c      	str	r4, [r1, #8]
  4065a6:	d3b9      	bcc.n	40651c <_free_r+0x84>
  4065a8:	4b2d      	ldr	r3, [pc, #180]	; (406660 <_free_r+0x1c8>)
  4065aa:	4640      	mov	r0, r8
  4065ac:	6819      	ldr	r1, [r3, #0]
  4065ae:	f7ff ff23 	bl	4063f8 <_malloc_trim_r>
  4065b2:	e7b3      	b.n	40651c <_free_r+0x84>
  4065b4:	4610      	mov	r0, r2
  4065b6:	e7cd      	b.n	406554 <_free_r+0xbc>
  4065b8:	1811      	adds	r1, r2, r0
  4065ba:	6849      	ldr	r1, [r1, #4]
  4065bc:	07c9      	lsls	r1, r1, #31
  4065be:	d444      	bmi.n	40664a <_free_r+0x1b2>
  4065c0:	6891      	ldr	r1, [r2, #8]
  4065c2:	68d2      	ldr	r2, [r2, #12]
  4065c4:	60ca      	str	r2, [r1, #12]
  4065c6:	4403      	add	r3, r0
  4065c8:	f043 0001 	orr.w	r0, r3, #1
  4065cc:	6091      	str	r1, [r2, #8]
  4065ce:	6060      	str	r0, [r4, #4]
  4065d0:	50e3      	str	r3, [r4, r3]
  4065d2:	e7a3      	b.n	40651c <_free_r+0x84>
  4065d4:	2a14      	cmp	r2, #20
  4065d6:	d816      	bhi.n	406606 <_free_r+0x16e>
  4065d8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4065dc:	00ff      	lsls	r7, r7, #3
  4065de:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4065e2:	e7aa      	b.n	40653a <_free_r+0xa2>
  4065e4:	10aa      	asrs	r2, r5, #2
  4065e6:	2301      	movs	r3, #1
  4065e8:	684d      	ldr	r5, [r1, #4]
  4065ea:	4093      	lsls	r3, r2
  4065ec:	432b      	orrs	r3, r5
  4065ee:	604b      	str	r3, [r1, #4]
  4065f0:	4603      	mov	r3, r0
  4065f2:	e7b0      	b.n	406556 <_free_r+0xbe>
  4065f4:	f043 0201 	orr.w	r2, r3, #1
  4065f8:	614c      	str	r4, [r1, #20]
  4065fa:	610c      	str	r4, [r1, #16]
  4065fc:	60e5      	str	r5, [r4, #12]
  4065fe:	60a5      	str	r5, [r4, #8]
  406600:	6062      	str	r2, [r4, #4]
  406602:	50e3      	str	r3, [r4, r3]
  406604:	e78a      	b.n	40651c <_free_r+0x84>
  406606:	2a54      	cmp	r2, #84	; 0x54
  406608:	d806      	bhi.n	406618 <_free_r+0x180>
  40660a:	0b1a      	lsrs	r2, r3, #12
  40660c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406610:	00ff      	lsls	r7, r7, #3
  406612:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406616:	e790      	b.n	40653a <_free_r+0xa2>
  406618:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40661c:	d806      	bhi.n	40662c <_free_r+0x194>
  40661e:	0bda      	lsrs	r2, r3, #15
  406620:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406624:	00ff      	lsls	r7, r7, #3
  406626:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40662a:	e786      	b.n	40653a <_free_r+0xa2>
  40662c:	f240 5054 	movw	r0, #1364	; 0x554
  406630:	4282      	cmp	r2, r0
  406632:	d806      	bhi.n	406642 <_free_r+0x1aa>
  406634:	0c9a      	lsrs	r2, r3, #18
  406636:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40663a:	00ff      	lsls	r7, r7, #3
  40663c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406640:	e77b      	b.n	40653a <_free_r+0xa2>
  406642:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406646:	257e      	movs	r5, #126	; 0x7e
  406648:	e777      	b.n	40653a <_free_r+0xa2>
  40664a:	f043 0101 	orr.w	r1, r3, #1
  40664e:	6061      	str	r1, [r4, #4]
  406650:	6013      	str	r3, [r2, #0]
  406652:	e763      	b.n	40651c <_free_r+0x84>
  406654:	20400480 	.word	0x20400480
  406658:	20400488 	.word	0x20400488
  40665c:	2040088c 	.word	0x2040088c
  406660:	2044503c 	.word	0x2044503c

00406664 <__sfvwrite_r>:
  406664:	6893      	ldr	r3, [r2, #8]
  406666:	2b00      	cmp	r3, #0
  406668:	d073      	beq.n	406752 <__sfvwrite_r+0xee>
  40666a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40666e:	898b      	ldrh	r3, [r1, #12]
  406670:	b083      	sub	sp, #12
  406672:	460c      	mov	r4, r1
  406674:	0719      	lsls	r1, r3, #28
  406676:	9000      	str	r0, [sp, #0]
  406678:	4616      	mov	r6, r2
  40667a:	d526      	bpl.n	4066ca <__sfvwrite_r+0x66>
  40667c:	6922      	ldr	r2, [r4, #16]
  40667e:	b322      	cbz	r2, 4066ca <__sfvwrite_r+0x66>
  406680:	f013 0002 	ands.w	r0, r3, #2
  406684:	6835      	ldr	r5, [r6, #0]
  406686:	d02c      	beq.n	4066e2 <__sfvwrite_r+0x7e>
  406688:	f04f 0900 	mov.w	r9, #0
  40668c:	4fb0      	ldr	r7, [pc, #704]	; (406950 <__sfvwrite_r+0x2ec>)
  40668e:	46c8      	mov	r8, r9
  406690:	46b2      	mov	sl, r6
  406692:	45b8      	cmp	r8, r7
  406694:	4643      	mov	r3, r8
  406696:	464a      	mov	r2, r9
  406698:	bf28      	it	cs
  40669a:	463b      	movcs	r3, r7
  40669c:	9800      	ldr	r0, [sp, #0]
  40669e:	f1b8 0f00 	cmp.w	r8, #0
  4066a2:	d050      	beq.n	406746 <__sfvwrite_r+0xe2>
  4066a4:	69e1      	ldr	r1, [r4, #28]
  4066a6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4066a8:	47b0      	blx	r6
  4066aa:	2800      	cmp	r0, #0
  4066ac:	dd58      	ble.n	406760 <__sfvwrite_r+0xfc>
  4066ae:	f8da 3008 	ldr.w	r3, [sl, #8]
  4066b2:	1a1b      	subs	r3, r3, r0
  4066b4:	4481      	add	r9, r0
  4066b6:	eba8 0800 	sub.w	r8, r8, r0
  4066ba:	f8ca 3008 	str.w	r3, [sl, #8]
  4066be:	2b00      	cmp	r3, #0
  4066c0:	d1e7      	bne.n	406692 <__sfvwrite_r+0x2e>
  4066c2:	2000      	movs	r0, #0
  4066c4:	b003      	add	sp, #12
  4066c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066ca:	4621      	mov	r1, r4
  4066cc:	9800      	ldr	r0, [sp, #0]
  4066ce:	f7ff fc51 	bl	405f74 <__swsetup_r>
  4066d2:	2800      	cmp	r0, #0
  4066d4:	f040 8133 	bne.w	40693e <__sfvwrite_r+0x2da>
  4066d8:	89a3      	ldrh	r3, [r4, #12]
  4066da:	6835      	ldr	r5, [r6, #0]
  4066dc:	f013 0002 	ands.w	r0, r3, #2
  4066e0:	d1d2      	bne.n	406688 <__sfvwrite_r+0x24>
  4066e2:	f013 0901 	ands.w	r9, r3, #1
  4066e6:	d145      	bne.n	406774 <__sfvwrite_r+0x110>
  4066e8:	464f      	mov	r7, r9
  4066ea:	9601      	str	r6, [sp, #4]
  4066ec:	b337      	cbz	r7, 40673c <__sfvwrite_r+0xd8>
  4066ee:	059a      	lsls	r2, r3, #22
  4066f0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4066f4:	f140 8083 	bpl.w	4067fe <__sfvwrite_r+0x19a>
  4066f8:	4547      	cmp	r7, r8
  4066fa:	46c3      	mov	fp, r8
  4066fc:	f0c0 80ab 	bcc.w	406856 <__sfvwrite_r+0x1f2>
  406700:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406704:	f040 80ac 	bne.w	406860 <__sfvwrite_r+0x1fc>
  406708:	6820      	ldr	r0, [r4, #0]
  40670a:	46ba      	mov	sl, r7
  40670c:	465a      	mov	r2, fp
  40670e:	4649      	mov	r1, r9
  406710:	f000 fa3e 	bl	406b90 <memmove>
  406714:	68a2      	ldr	r2, [r4, #8]
  406716:	6823      	ldr	r3, [r4, #0]
  406718:	eba2 0208 	sub.w	r2, r2, r8
  40671c:	445b      	add	r3, fp
  40671e:	60a2      	str	r2, [r4, #8]
  406720:	6023      	str	r3, [r4, #0]
  406722:	9a01      	ldr	r2, [sp, #4]
  406724:	6893      	ldr	r3, [r2, #8]
  406726:	eba3 030a 	sub.w	r3, r3, sl
  40672a:	44d1      	add	r9, sl
  40672c:	eba7 070a 	sub.w	r7, r7, sl
  406730:	6093      	str	r3, [r2, #8]
  406732:	2b00      	cmp	r3, #0
  406734:	d0c5      	beq.n	4066c2 <__sfvwrite_r+0x5e>
  406736:	89a3      	ldrh	r3, [r4, #12]
  406738:	2f00      	cmp	r7, #0
  40673a:	d1d8      	bne.n	4066ee <__sfvwrite_r+0x8a>
  40673c:	f8d5 9000 	ldr.w	r9, [r5]
  406740:	686f      	ldr	r7, [r5, #4]
  406742:	3508      	adds	r5, #8
  406744:	e7d2      	b.n	4066ec <__sfvwrite_r+0x88>
  406746:	f8d5 9000 	ldr.w	r9, [r5]
  40674a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40674e:	3508      	adds	r5, #8
  406750:	e79f      	b.n	406692 <__sfvwrite_r+0x2e>
  406752:	2000      	movs	r0, #0
  406754:	4770      	bx	lr
  406756:	4621      	mov	r1, r4
  406758:	9800      	ldr	r0, [sp, #0]
  40675a:	f7ff fd1f 	bl	40619c <_fflush_r>
  40675e:	b370      	cbz	r0, 4067be <__sfvwrite_r+0x15a>
  406760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406768:	f04f 30ff 	mov.w	r0, #4294967295
  40676c:	81a3      	strh	r3, [r4, #12]
  40676e:	b003      	add	sp, #12
  406770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406774:	4681      	mov	r9, r0
  406776:	4633      	mov	r3, r6
  406778:	464e      	mov	r6, r9
  40677a:	46a8      	mov	r8, r5
  40677c:	469a      	mov	sl, r3
  40677e:	464d      	mov	r5, r9
  406780:	b34e      	cbz	r6, 4067d6 <__sfvwrite_r+0x172>
  406782:	b380      	cbz	r0, 4067e6 <__sfvwrite_r+0x182>
  406784:	6820      	ldr	r0, [r4, #0]
  406786:	6923      	ldr	r3, [r4, #16]
  406788:	6962      	ldr	r2, [r4, #20]
  40678a:	45b1      	cmp	r9, r6
  40678c:	46cb      	mov	fp, r9
  40678e:	bf28      	it	cs
  406790:	46b3      	movcs	fp, r6
  406792:	4298      	cmp	r0, r3
  406794:	465f      	mov	r7, fp
  406796:	d904      	bls.n	4067a2 <__sfvwrite_r+0x13e>
  406798:	68a3      	ldr	r3, [r4, #8]
  40679a:	4413      	add	r3, r2
  40679c:	459b      	cmp	fp, r3
  40679e:	f300 80a6 	bgt.w	4068ee <__sfvwrite_r+0x28a>
  4067a2:	4593      	cmp	fp, r2
  4067a4:	db4b      	blt.n	40683e <__sfvwrite_r+0x1da>
  4067a6:	4613      	mov	r3, r2
  4067a8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4067aa:	69e1      	ldr	r1, [r4, #28]
  4067ac:	9800      	ldr	r0, [sp, #0]
  4067ae:	462a      	mov	r2, r5
  4067b0:	47b8      	blx	r7
  4067b2:	1e07      	subs	r7, r0, #0
  4067b4:	ddd4      	ble.n	406760 <__sfvwrite_r+0xfc>
  4067b6:	ebb9 0907 	subs.w	r9, r9, r7
  4067ba:	d0cc      	beq.n	406756 <__sfvwrite_r+0xf2>
  4067bc:	2001      	movs	r0, #1
  4067be:	f8da 3008 	ldr.w	r3, [sl, #8]
  4067c2:	1bdb      	subs	r3, r3, r7
  4067c4:	443d      	add	r5, r7
  4067c6:	1bf6      	subs	r6, r6, r7
  4067c8:	f8ca 3008 	str.w	r3, [sl, #8]
  4067cc:	2b00      	cmp	r3, #0
  4067ce:	f43f af78 	beq.w	4066c2 <__sfvwrite_r+0x5e>
  4067d2:	2e00      	cmp	r6, #0
  4067d4:	d1d5      	bne.n	406782 <__sfvwrite_r+0x11e>
  4067d6:	f108 0308 	add.w	r3, r8, #8
  4067da:	e913 0060 	ldmdb	r3, {r5, r6}
  4067de:	4698      	mov	r8, r3
  4067e0:	3308      	adds	r3, #8
  4067e2:	2e00      	cmp	r6, #0
  4067e4:	d0f9      	beq.n	4067da <__sfvwrite_r+0x176>
  4067e6:	4632      	mov	r2, r6
  4067e8:	210a      	movs	r1, #10
  4067ea:	4628      	mov	r0, r5
  4067ec:	f000 f980 	bl	406af0 <memchr>
  4067f0:	2800      	cmp	r0, #0
  4067f2:	f000 80a1 	beq.w	406938 <__sfvwrite_r+0x2d4>
  4067f6:	3001      	adds	r0, #1
  4067f8:	eba0 0905 	sub.w	r9, r0, r5
  4067fc:	e7c2      	b.n	406784 <__sfvwrite_r+0x120>
  4067fe:	6820      	ldr	r0, [r4, #0]
  406800:	6923      	ldr	r3, [r4, #16]
  406802:	4298      	cmp	r0, r3
  406804:	d802      	bhi.n	40680c <__sfvwrite_r+0x1a8>
  406806:	6963      	ldr	r3, [r4, #20]
  406808:	429f      	cmp	r7, r3
  40680a:	d25d      	bcs.n	4068c8 <__sfvwrite_r+0x264>
  40680c:	45b8      	cmp	r8, r7
  40680e:	bf28      	it	cs
  406810:	46b8      	movcs	r8, r7
  406812:	4642      	mov	r2, r8
  406814:	4649      	mov	r1, r9
  406816:	f000 f9bb 	bl	406b90 <memmove>
  40681a:	68a3      	ldr	r3, [r4, #8]
  40681c:	6822      	ldr	r2, [r4, #0]
  40681e:	eba3 0308 	sub.w	r3, r3, r8
  406822:	4442      	add	r2, r8
  406824:	60a3      	str	r3, [r4, #8]
  406826:	6022      	str	r2, [r4, #0]
  406828:	b10b      	cbz	r3, 40682e <__sfvwrite_r+0x1ca>
  40682a:	46c2      	mov	sl, r8
  40682c:	e779      	b.n	406722 <__sfvwrite_r+0xbe>
  40682e:	4621      	mov	r1, r4
  406830:	9800      	ldr	r0, [sp, #0]
  406832:	f7ff fcb3 	bl	40619c <_fflush_r>
  406836:	2800      	cmp	r0, #0
  406838:	d192      	bne.n	406760 <__sfvwrite_r+0xfc>
  40683a:	46c2      	mov	sl, r8
  40683c:	e771      	b.n	406722 <__sfvwrite_r+0xbe>
  40683e:	465a      	mov	r2, fp
  406840:	4629      	mov	r1, r5
  406842:	f000 f9a5 	bl	406b90 <memmove>
  406846:	68a2      	ldr	r2, [r4, #8]
  406848:	6823      	ldr	r3, [r4, #0]
  40684a:	eba2 020b 	sub.w	r2, r2, fp
  40684e:	445b      	add	r3, fp
  406850:	60a2      	str	r2, [r4, #8]
  406852:	6023      	str	r3, [r4, #0]
  406854:	e7af      	b.n	4067b6 <__sfvwrite_r+0x152>
  406856:	6820      	ldr	r0, [r4, #0]
  406858:	46b8      	mov	r8, r7
  40685a:	46ba      	mov	sl, r7
  40685c:	46bb      	mov	fp, r7
  40685e:	e755      	b.n	40670c <__sfvwrite_r+0xa8>
  406860:	6962      	ldr	r2, [r4, #20]
  406862:	6820      	ldr	r0, [r4, #0]
  406864:	6921      	ldr	r1, [r4, #16]
  406866:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40686a:	eba0 0a01 	sub.w	sl, r0, r1
  40686e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406872:	f10a 0001 	add.w	r0, sl, #1
  406876:	ea4f 0868 	mov.w	r8, r8, asr #1
  40687a:	4438      	add	r0, r7
  40687c:	4540      	cmp	r0, r8
  40687e:	4642      	mov	r2, r8
  406880:	bf84      	itt	hi
  406882:	4680      	movhi	r8, r0
  406884:	4642      	movhi	r2, r8
  406886:	055b      	lsls	r3, r3, #21
  406888:	d544      	bpl.n	406914 <__sfvwrite_r+0x2b0>
  40688a:	4611      	mov	r1, r2
  40688c:	9800      	ldr	r0, [sp, #0]
  40688e:	f7fe f8f1 	bl	404a74 <_malloc_r>
  406892:	4683      	mov	fp, r0
  406894:	2800      	cmp	r0, #0
  406896:	d055      	beq.n	406944 <__sfvwrite_r+0x2e0>
  406898:	4652      	mov	r2, sl
  40689a:	6921      	ldr	r1, [r4, #16]
  40689c:	f7fe fb9a 	bl	404fd4 <memcpy>
  4068a0:	89a3      	ldrh	r3, [r4, #12]
  4068a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4068a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4068aa:	81a3      	strh	r3, [r4, #12]
  4068ac:	eb0b 000a 	add.w	r0, fp, sl
  4068b0:	eba8 030a 	sub.w	r3, r8, sl
  4068b4:	f8c4 b010 	str.w	fp, [r4, #16]
  4068b8:	f8c4 8014 	str.w	r8, [r4, #20]
  4068bc:	6020      	str	r0, [r4, #0]
  4068be:	60a3      	str	r3, [r4, #8]
  4068c0:	46b8      	mov	r8, r7
  4068c2:	46ba      	mov	sl, r7
  4068c4:	46bb      	mov	fp, r7
  4068c6:	e721      	b.n	40670c <__sfvwrite_r+0xa8>
  4068c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4068cc:	42b9      	cmp	r1, r7
  4068ce:	bf28      	it	cs
  4068d0:	4639      	movcs	r1, r7
  4068d2:	464a      	mov	r2, r9
  4068d4:	fb91 f1f3 	sdiv	r1, r1, r3
  4068d8:	9800      	ldr	r0, [sp, #0]
  4068da:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4068dc:	fb03 f301 	mul.w	r3, r3, r1
  4068e0:	69e1      	ldr	r1, [r4, #28]
  4068e2:	47b0      	blx	r6
  4068e4:	f1b0 0a00 	subs.w	sl, r0, #0
  4068e8:	f73f af1b 	bgt.w	406722 <__sfvwrite_r+0xbe>
  4068ec:	e738      	b.n	406760 <__sfvwrite_r+0xfc>
  4068ee:	461a      	mov	r2, r3
  4068f0:	4629      	mov	r1, r5
  4068f2:	9301      	str	r3, [sp, #4]
  4068f4:	f000 f94c 	bl	406b90 <memmove>
  4068f8:	6822      	ldr	r2, [r4, #0]
  4068fa:	9b01      	ldr	r3, [sp, #4]
  4068fc:	9800      	ldr	r0, [sp, #0]
  4068fe:	441a      	add	r2, r3
  406900:	6022      	str	r2, [r4, #0]
  406902:	4621      	mov	r1, r4
  406904:	f7ff fc4a 	bl	40619c <_fflush_r>
  406908:	9b01      	ldr	r3, [sp, #4]
  40690a:	2800      	cmp	r0, #0
  40690c:	f47f af28 	bne.w	406760 <__sfvwrite_r+0xfc>
  406910:	461f      	mov	r7, r3
  406912:	e750      	b.n	4067b6 <__sfvwrite_r+0x152>
  406914:	9800      	ldr	r0, [sp, #0]
  406916:	f000 f99f 	bl	406c58 <_realloc_r>
  40691a:	4683      	mov	fp, r0
  40691c:	2800      	cmp	r0, #0
  40691e:	d1c5      	bne.n	4068ac <__sfvwrite_r+0x248>
  406920:	9d00      	ldr	r5, [sp, #0]
  406922:	6921      	ldr	r1, [r4, #16]
  406924:	4628      	mov	r0, r5
  406926:	f7ff fdb7 	bl	406498 <_free_r>
  40692a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40692e:	220c      	movs	r2, #12
  406930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406934:	602a      	str	r2, [r5, #0]
  406936:	e715      	b.n	406764 <__sfvwrite_r+0x100>
  406938:	f106 0901 	add.w	r9, r6, #1
  40693c:	e722      	b.n	406784 <__sfvwrite_r+0x120>
  40693e:	f04f 30ff 	mov.w	r0, #4294967295
  406942:	e6bf      	b.n	4066c4 <__sfvwrite_r+0x60>
  406944:	9a00      	ldr	r2, [sp, #0]
  406946:	230c      	movs	r3, #12
  406948:	6013      	str	r3, [r2, #0]
  40694a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40694e:	e709      	b.n	406764 <__sfvwrite_r+0x100>
  406950:	7ffffc00 	.word	0x7ffffc00

00406954 <_fwalk_reent>:
  406954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406958:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40695c:	d01f      	beq.n	40699e <_fwalk_reent+0x4a>
  40695e:	4688      	mov	r8, r1
  406960:	4606      	mov	r6, r0
  406962:	f04f 0900 	mov.w	r9, #0
  406966:	687d      	ldr	r5, [r7, #4]
  406968:	68bc      	ldr	r4, [r7, #8]
  40696a:	3d01      	subs	r5, #1
  40696c:	d411      	bmi.n	406992 <_fwalk_reent+0x3e>
  40696e:	89a3      	ldrh	r3, [r4, #12]
  406970:	2b01      	cmp	r3, #1
  406972:	f105 35ff 	add.w	r5, r5, #4294967295
  406976:	d908      	bls.n	40698a <_fwalk_reent+0x36>
  406978:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40697c:	3301      	adds	r3, #1
  40697e:	4621      	mov	r1, r4
  406980:	4630      	mov	r0, r6
  406982:	d002      	beq.n	40698a <_fwalk_reent+0x36>
  406984:	47c0      	blx	r8
  406986:	ea49 0900 	orr.w	r9, r9, r0
  40698a:	1c6b      	adds	r3, r5, #1
  40698c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406990:	d1ed      	bne.n	40696e <_fwalk_reent+0x1a>
  406992:	683f      	ldr	r7, [r7, #0]
  406994:	2f00      	cmp	r7, #0
  406996:	d1e6      	bne.n	406966 <_fwalk_reent+0x12>
  406998:	4648      	mov	r0, r9
  40699a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40699e:	46b9      	mov	r9, r7
  4069a0:	4648      	mov	r0, r9
  4069a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069a6:	bf00      	nop

004069a8 <__locale_mb_cur_max>:
  4069a8:	4b04      	ldr	r3, [pc, #16]	; (4069bc <__locale_mb_cur_max+0x14>)
  4069aa:	4a05      	ldr	r2, [pc, #20]	; (4069c0 <__locale_mb_cur_max+0x18>)
  4069ac:	681b      	ldr	r3, [r3, #0]
  4069ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4069b0:	2b00      	cmp	r3, #0
  4069b2:	bf08      	it	eq
  4069b4:	4613      	moveq	r3, r2
  4069b6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4069ba:	4770      	bx	lr
  4069bc:	20400050 	.word	0x20400050
  4069c0:	20400894 	.word	0x20400894

004069c4 <__retarget_lock_init_recursive>:
  4069c4:	4770      	bx	lr
  4069c6:	bf00      	nop

004069c8 <__retarget_lock_close_recursive>:
  4069c8:	4770      	bx	lr
  4069ca:	bf00      	nop

004069cc <__retarget_lock_acquire_recursive>:
  4069cc:	4770      	bx	lr
  4069ce:	bf00      	nop

004069d0 <__retarget_lock_release_recursive>:
  4069d0:	4770      	bx	lr
  4069d2:	bf00      	nop

004069d4 <__swhatbuf_r>:
  4069d4:	b570      	push	{r4, r5, r6, lr}
  4069d6:	460c      	mov	r4, r1
  4069d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4069dc:	2900      	cmp	r1, #0
  4069de:	b090      	sub	sp, #64	; 0x40
  4069e0:	4615      	mov	r5, r2
  4069e2:	461e      	mov	r6, r3
  4069e4:	db14      	blt.n	406a10 <__swhatbuf_r+0x3c>
  4069e6:	aa01      	add	r2, sp, #4
  4069e8:	f000 fd14 	bl	407414 <_fstat_r>
  4069ec:	2800      	cmp	r0, #0
  4069ee:	db0f      	blt.n	406a10 <__swhatbuf_r+0x3c>
  4069f0:	9a02      	ldr	r2, [sp, #8]
  4069f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4069f6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4069fa:	fab2 f282 	clz	r2, r2
  4069fe:	0952      	lsrs	r2, r2, #5
  406a00:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a04:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406a08:	6032      	str	r2, [r6, #0]
  406a0a:	602b      	str	r3, [r5, #0]
  406a0c:	b010      	add	sp, #64	; 0x40
  406a0e:	bd70      	pop	{r4, r5, r6, pc}
  406a10:	89a2      	ldrh	r2, [r4, #12]
  406a12:	2300      	movs	r3, #0
  406a14:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406a18:	6033      	str	r3, [r6, #0]
  406a1a:	d004      	beq.n	406a26 <__swhatbuf_r+0x52>
  406a1c:	2240      	movs	r2, #64	; 0x40
  406a1e:	4618      	mov	r0, r3
  406a20:	602a      	str	r2, [r5, #0]
  406a22:	b010      	add	sp, #64	; 0x40
  406a24:	bd70      	pop	{r4, r5, r6, pc}
  406a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a2a:	602b      	str	r3, [r5, #0]
  406a2c:	b010      	add	sp, #64	; 0x40
  406a2e:	bd70      	pop	{r4, r5, r6, pc}

00406a30 <__smakebuf_r>:
  406a30:	898a      	ldrh	r2, [r1, #12]
  406a32:	0792      	lsls	r2, r2, #30
  406a34:	460b      	mov	r3, r1
  406a36:	d506      	bpl.n	406a46 <__smakebuf_r+0x16>
  406a38:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406a3c:	2101      	movs	r1, #1
  406a3e:	601a      	str	r2, [r3, #0]
  406a40:	611a      	str	r2, [r3, #16]
  406a42:	6159      	str	r1, [r3, #20]
  406a44:	4770      	bx	lr
  406a46:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a48:	b083      	sub	sp, #12
  406a4a:	ab01      	add	r3, sp, #4
  406a4c:	466a      	mov	r2, sp
  406a4e:	460c      	mov	r4, r1
  406a50:	4606      	mov	r6, r0
  406a52:	f7ff ffbf 	bl	4069d4 <__swhatbuf_r>
  406a56:	9900      	ldr	r1, [sp, #0]
  406a58:	4605      	mov	r5, r0
  406a5a:	4630      	mov	r0, r6
  406a5c:	f7fe f80a 	bl	404a74 <_malloc_r>
  406a60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a64:	b1d8      	cbz	r0, 406a9e <__smakebuf_r+0x6e>
  406a66:	9a01      	ldr	r2, [sp, #4]
  406a68:	4f15      	ldr	r7, [pc, #84]	; (406ac0 <__smakebuf_r+0x90>)
  406a6a:	9900      	ldr	r1, [sp, #0]
  406a6c:	63f7      	str	r7, [r6, #60]	; 0x3c
  406a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406a72:	81a3      	strh	r3, [r4, #12]
  406a74:	6020      	str	r0, [r4, #0]
  406a76:	6120      	str	r0, [r4, #16]
  406a78:	6161      	str	r1, [r4, #20]
  406a7a:	b91a      	cbnz	r2, 406a84 <__smakebuf_r+0x54>
  406a7c:	432b      	orrs	r3, r5
  406a7e:	81a3      	strh	r3, [r4, #12]
  406a80:	b003      	add	sp, #12
  406a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a84:	4630      	mov	r0, r6
  406a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406a8a:	f000 fcd7 	bl	40743c <_isatty_r>
  406a8e:	b1a0      	cbz	r0, 406aba <__smakebuf_r+0x8a>
  406a90:	89a3      	ldrh	r3, [r4, #12]
  406a92:	f023 0303 	bic.w	r3, r3, #3
  406a96:	f043 0301 	orr.w	r3, r3, #1
  406a9a:	b21b      	sxth	r3, r3
  406a9c:	e7ee      	b.n	406a7c <__smakebuf_r+0x4c>
  406a9e:	059a      	lsls	r2, r3, #22
  406aa0:	d4ee      	bmi.n	406a80 <__smakebuf_r+0x50>
  406aa2:	f023 0303 	bic.w	r3, r3, #3
  406aa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406aaa:	f043 0302 	orr.w	r3, r3, #2
  406aae:	2101      	movs	r1, #1
  406ab0:	81a3      	strh	r3, [r4, #12]
  406ab2:	6022      	str	r2, [r4, #0]
  406ab4:	6122      	str	r2, [r4, #16]
  406ab6:	6161      	str	r1, [r4, #20]
  406ab8:	e7e2      	b.n	406a80 <__smakebuf_r+0x50>
  406aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406abe:	e7dd      	b.n	406a7c <__smakebuf_r+0x4c>
  406ac0:	004061f1 	.word	0x004061f1

00406ac4 <__ascii_mbtowc>:
  406ac4:	b082      	sub	sp, #8
  406ac6:	b149      	cbz	r1, 406adc <__ascii_mbtowc+0x18>
  406ac8:	b15a      	cbz	r2, 406ae2 <__ascii_mbtowc+0x1e>
  406aca:	b16b      	cbz	r3, 406ae8 <__ascii_mbtowc+0x24>
  406acc:	7813      	ldrb	r3, [r2, #0]
  406ace:	600b      	str	r3, [r1, #0]
  406ad0:	7812      	ldrb	r2, [r2, #0]
  406ad2:	1c10      	adds	r0, r2, #0
  406ad4:	bf18      	it	ne
  406ad6:	2001      	movne	r0, #1
  406ad8:	b002      	add	sp, #8
  406ada:	4770      	bx	lr
  406adc:	a901      	add	r1, sp, #4
  406ade:	2a00      	cmp	r2, #0
  406ae0:	d1f3      	bne.n	406aca <__ascii_mbtowc+0x6>
  406ae2:	4610      	mov	r0, r2
  406ae4:	b002      	add	sp, #8
  406ae6:	4770      	bx	lr
  406ae8:	f06f 0001 	mvn.w	r0, #1
  406aec:	e7f4      	b.n	406ad8 <__ascii_mbtowc+0x14>
  406aee:	bf00      	nop

00406af0 <memchr>:
  406af0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406af4:	2a10      	cmp	r2, #16
  406af6:	db2b      	blt.n	406b50 <memchr+0x60>
  406af8:	f010 0f07 	tst.w	r0, #7
  406afc:	d008      	beq.n	406b10 <memchr+0x20>
  406afe:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b02:	3a01      	subs	r2, #1
  406b04:	428b      	cmp	r3, r1
  406b06:	d02d      	beq.n	406b64 <memchr+0x74>
  406b08:	f010 0f07 	tst.w	r0, #7
  406b0c:	b342      	cbz	r2, 406b60 <memchr+0x70>
  406b0e:	d1f6      	bne.n	406afe <memchr+0xe>
  406b10:	b4f0      	push	{r4, r5, r6, r7}
  406b12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406b16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406b1a:	f022 0407 	bic.w	r4, r2, #7
  406b1e:	f07f 0700 	mvns.w	r7, #0
  406b22:	2300      	movs	r3, #0
  406b24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406b28:	3c08      	subs	r4, #8
  406b2a:	ea85 0501 	eor.w	r5, r5, r1
  406b2e:	ea86 0601 	eor.w	r6, r6, r1
  406b32:	fa85 f547 	uadd8	r5, r5, r7
  406b36:	faa3 f587 	sel	r5, r3, r7
  406b3a:	fa86 f647 	uadd8	r6, r6, r7
  406b3e:	faa5 f687 	sel	r6, r5, r7
  406b42:	b98e      	cbnz	r6, 406b68 <memchr+0x78>
  406b44:	d1ee      	bne.n	406b24 <memchr+0x34>
  406b46:	bcf0      	pop	{r4, r5, r6, r7}
  406b48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b4c:	f002 0207 	and.w	r2, r2, #7
  406b50:	b132      	cbz	r2, 406b60 <memchr+0x70>
  406b52:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b56:	3a01      	subs	r2, #1
  406b58:	ea83 0301 	eor.w	r3, r3, r1
  406b5c:	b113      	cbz	r3, 406b64 <memchr+0x74>
  406b5e:	d1f8      	bne.n	406b52 <memchr+0x62>
  406b60:	2000      	movs	r0, #0
  406b62:	4770      	bx	lr
  406b64:	3801      	subs	r0, #1
  406b66:	4770      	bx	lr
  406b68:	2d00      	cmp	r5, #0
  406b6a:	bf06      	itte	eq
  406b6c:	4635      	moveq	r5, r6
  406b6e:	3803      	subeq	r0, #3
  406b70:	3807      	subne	r0, #7
  406b72:	f015 0f01 	tst.w	r5, #1
  406b76:	d107      	bne.n	406b88 <memchr+0x98>
  406b78:	3001      	adds	r0, #1
  406b7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406b7e:	bf02      	ittt	eq
  406b80:	3001      	addeq	r0, #1
  406b82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406b86:	3001      	addeq	r0, #1
  406b88:	bcf0      	pop	{r4, r5, r6, r7}
  406b8a:	3801      	subs	r0, #1
  406b8c:	4770      	bx	lr
  406b8e:	bf00      	nop

00406b90 <memmove>:
  406b90:	4288      	cmp	r0, r1
  406b92:	b5f0      	push	{r4, r5, r6, r7, lr}
  406b94:	d90d      	bls.n	406bb2 <memmove+0x22>
  406b96:	188b      	adds	r3, r1, r2
  406b98:	4298      	cmp	r0, r3
  406b9a:	d20a      	bcs.n	406bb2 <memmove+0x22>
  406b9c:	1884      	adds	r4, r0, r2
  406b9e:	2a00      	cmp	r2, #0
  406ba0:	d051      	beq.n	406c46 <memmove+0xb6>
  406ba2:	4622      	mov	r2, r4
  406ba4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406ba8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406bac:	4299      	cmp	r1, r3
  406bae:	d1f9      	bne.n	406ba4 <memmove+0x14>
  406bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406bb2:	2a0f      	cmp	r2, #15
  406bb4:	d948      	bls.n	406c48 <memmove+0xb8>
  406bb6:	ea41 0300 	orr.w	r3, r1, r0
  406bba:	079b      	lsls	r3, r3, #30
  406bbc:	d146      	bne.n	406c4c <memmove+0xbc>
  406bbe:	f100 0410 	add.w	r4, r0, #16
  406bc2:	f101 0310 	add.w	r3, r1, #16
  406bc6:	4615      	mov	r5, r2
  406bc8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406bcc:	f844 6c10 	str.w	r6, [r4, #-16]
  406bd0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406bd4:	f844 6c0c 	str.w	r6, [r4, #-12]
  406bd8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406bdc:	f844 6c08 	str.w	r6, [r4, #-8]
  406be0:	3d10      	subs	r5, #16
  406be2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406be6:	f844 6c04 	str.w	r6, [r4, #-4]
  406bea:	2d0f      	cmp	r5, #15
  406bec:	f103 0310 	add.w	r3, r3, #16
  406bf0:	f104 0410 	add.w	r4, r4, #16
  406bf4:	d8e8      	bhi.n	406bc8 <memmove+0x38>
  406bf6:	f1a2 0310 	sub.w	r3, r2, #16
  406bfa:	f023 030f 	bic.w	r3, r3, #15
  406bfe:	f002 0e0f 	and.w	lr, r2, #15
  406c02:	3310      	adds	r3, #16
  406c04:	f1be 0f03 	cmp.w	lr, #3
  406c08:	4419      	add	r1, r3
  406c0a:	4403      	add	r3, r0
  406c0c:	d921      	bls.n	406c52 <memmove+0xc2>
  406c0e:	1f1e      	subs	r6, r3, #4
  406c10:	460d      	mov	r5, r1
  406c12:	4674      	mov	r4, lr
  406c14:	3c04      	subs	r4, #4
  406c16:	f855 7b04 	ldr.w	r7, [r5], #4
  406c1a:	f846 7f04 	str.w	r7, [r6, #4]!
  406c1e:	2c03      	cmp	r4, #3
  406c20:	d8f8      	bhi.n	406c14 <memmove+0x84>
  406c22:	f1ae 0404 	sub.w	r4, lr, #4
  406c26:	f024 0403 	bic.w	r4, r4, #3
  406c2a:	3404      	adds	r4, #4
  406c2c:	4421      	add	r1, r4
  406c2e:	4423      	add	r3, r4
  406c30:	f002 0203 	and.w	r2, r2, #3
  406c34:	b162      	cbz	r2, 406c50 <memmove+0xc0>
  406c36:	3b01      	subs	r3, #1
  406c38:	440a      	add	r2, r1
  406c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
  406c3e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406c42:	428a      	cmp	r2, r1
  406c44:	d1f9      	bne.n	406c3a <memmove+0xaa>
  406c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c48:	4603      	mov	r3, r0
  406c4a:	e7f3      	b.n	406c34 <memmove+0xa4>
  406c4c:	4603      	mov	r3, r0
  406c4e:	e7f2      	b.n	406c36 <memmove+0xa6>
  406c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c52:	4672      	mov	r2, lr
  406c54:	e7ee      	b.n	406c34 <memmove+0xa4>
  406c56:	bf00      	nop

00406c58 <_realloc_r>:
  406c58:	2900      	cmp	r1, #0
  406c5a:	f000 8095 	beq.w	406d88 <_realloc_r+0x130>
  406c5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c62:	460d      	mov	r5, r1
  406c64:	4616      	mov	r6, r2
  406c66:	b083      	sub	sp, #12
  406c68:	4680      	mov	r8, r0
  406c6a:	f106 070b 	add.w	r7, r6, #11
  406c6e:	f7fe fa99 	bl	4051a4 <__malloc_lock>
  406c72:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406c76:	2f16      	cmp	r7, #22
  406c78:	f02e 0403 	bic.w	r4, lr, #3
  406c7c:	f1a5 0908 	sub.w	r9, r5, #8
  406c80:	d83c      	bhi.n	406cfc <_realloc_r+0xa4>
  406c82:	2210      	movs	r2, #16
  406c84:	4617      	mov	r7, r2
  406c86:	42be      	cmp	r6, r7
  406c88:	d83d      	bhi.n	406d06 <_realloc_r+0xae>
  406c8a:	4294      	cmp	r4, r2
  406c8c:	da43      	bge.n	406d16 <_realloc_r+0xbe>
  406c8e:	4bc4      	ldr	r3, [pc, #784]	; (406fa0 <_realloc_r+0x348>)
  406c90:	6899      	ldr	r1, [r3, #8]
  406c92:	eb09 0004 	add.w	r0, r9, r4
  406c96:	4288      	cmp	r0, r1
  406c98:	f000 80b4 	beq.w	406e04 <_realloc_r+0x1ac>
  406c9c:	6843      	ldr	r3, [r0, #4]
  406c9e:	f023 0101 	bic.w	r1, r3, #1
  406ca2:	4401      	add	r1, r0
  406ca4:	6849      	ldr	r1, [r1, #4]
  406ca6:	07c9      	lsls	r1, r1, #31
  406ca8:	d54c      	bpl.n	406d44 <_realloc_r+0xec>
  406caa:	f01e 0f01 	tst.w	lr, #1
  406cae:	f000 809b 	beq.w	406de8 <_realloc_r+0x190>
  406cb2:	4631      	mov	r1, r6
  406cb4:	4640      	mov	r0, r8
  406cb6:	f7fd fedd 	bl	404a74 <_malloc_r>
  406cba:	4606      	mov	r6, r0
  406cbc:	2800      	cmp	r0, #0
  406cbe:	d03a      	beq.n	406d36 <_realloc_r+0xde>
  406cc0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406cc4:	f023 0301 	bic.w	r3, r3, #1
  406cc8:	444b      	add	r3, r9
  406cca:	f1a0 0208 	sub.w	r2, r0, #8
  406cce:	429a      	cmp	r2, r3
  406cd0:	f000 8121 	beq.w	406f16 <_realloc_r+0x2be>
  406cd4:	1f22      	subs	r2, r4, #4
  406cd6:	2a24      	cmp	r2, #36	; 0x24
  406cd8:	f200 8107 	bhi.w	406eea <_realloc_r+0x292>
  406cdc:	2a13      	cmp	r2, #19
  406cde:	f200 80db 	bhi.w	406e98 <_realloc_r+0x240>
  406ce2:	4603      	mov	r3, r0
  406ce4:	462a      	mov	r2, r5
  406ce6:	6811      	ldr	r1, [r2, #0]
  406ce8:	6019      	str	r1, [r3, #0]
  406cea:	6851      	ldr	r1, [r2, #4]
  406cec:	6059      	str	r1, [r3, #4]
  406cee:	6892      	ldr	r2, [r2, #8]
  406cf0:	609a      	str	r2, [r3, #8]
  406cf2:	4629      	mov	r1, r5
  406cf4:	4640      	mov	r0, r8
  406cf6:	f7ff fbcf 	bl	406498 <_free_r>
  406cfa:	e01c      	b.n	406d36 <_realloc_r+0xde>
  406cfc:	f027 0707 	bic.w	r7, r7, #7
  406d00:	2f00      	cmp	r7, #0
  406d02:	463a      	mov	r2, r7
  406d04:	dabf      	bge.n	406c86 <_realloc_r+0x2e>
  406d06:	2600      	movs	r6, #0
  406d08:	230c      	movs	r3, #12
  406d0a:	4630      	mov	r0, r6
  406d0c:	f8c8 3000 	str.w	r3, [r8]
  406d10:	b003      	add	sp, #12
  406d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d16:	462e      	mov	r6, r5
  406d18:	1be3      	subs	r3, r4, r7
  406d1a:	2b0f      	cmp	r3, #15
  406d1c:	d81e      	bhi.n	406d5c <_realloc_r+0x104>
  406d1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406d22:	f003 0301 	and.w	r3, r3, #1
  406d26:	4323      	orrs	r3, r4
  406d28:	444c      	add	r4, r9
  406d2a:	f8c9 3004 	str.w	r3, [r9, #4]
  406d2e:	6863      	ldr	r3, [r4, #4]
  406d30:	f043 0301 	orr.w	r3, r3, #1
  406d34:	6063      	str	r3, [r4, #4]
  406d36:	4640      	mov	r0, r8
  406d38:	f7fe fa3a 	bl	4051b0 <__malloc_unlock>
  406d3c:	4630      	mov	r0, r6
  406d3e:	b003      	add	sp, #12
  406d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d44:	f023 0303 	bic.w	r3, r3, #3
  406d48:	18e1      	adds	r1, r4, r3
  406d4a:	4291      	cmp	r1, r2
  406d4c:	db1f      	blt.n	406d8e <_realloc_r+0x136>
  406d4e:	68c3      	ldr	r3, [r0, #12]
  406d50:	6882      	ldr	r2, [r0, #8]
  406d52:	462e      	mov	r6, r5
  406d54:	60d3      	str	r3, [r2, #12]
  406d56:	460c      	mov	r4, r1
  406d58:	609a      	str	r2, [r3, #8]
  406d5a:	e7dd      	b.n	406d18 <_realloc_r+0xc0>
  406d5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406d60:	eb09 0107 	add.w	r1, r9, r7
  406d64:	f002 0201 	and.w	r2, r2, #1
  406d68:	444c      	add	r4, r9
  406d6a:	f043 0301 	orr.w	r3, r3, #1
  406d6e:	4317      	orrs	r7, r2
  406d70:	f8c9 7004 	str.w	r7, [r9, #4]
  406d74:	604b      	str	r3, [r1, #4]
  406d76:	6863      	ldr	r3, [r4, #4]
  406d78:	f043 0301 	orr.w	r3, r3, #1
  406d7c:	3108      	adds	r1, #8
  406d7e:	6063      	str	r3, [r4, #4]
  406d80:	4640      	mov	r0, r8
  406d82:	f7ff fb89 	bl	406498 <_free_r>
  406d86:	e7d6      	b.n	406d36 <_realloc_r+0xde>
  406d88:	4611      	mov	r1, r2
  406d8a:	f7fd be73 	b.w	404a74 <_malloc_r>
  406d8e:	f01e 0f01 	tst.w	lr, #1
  406d92:	d18e      	bne.n	406cb2 <_realloc_r+0x5a>
  406d94:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406d98:	eba9 0a01 	sub.w	sl, r9, r1
  406d9c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406da0:	f021 0103 	bic.w	r1, r1, #3
  406da4:	440b      	add	r3, r1
  406da6:	4423      	add	r3, r4
  406da8:	4293      	cmp	r3, r2
  406daa:	db25      	blt.n	406df8 <_realloc_r+0x1a0>
  406dac:	68c2      	ldr	r2, [r0, #12]
  406dae:	6881      	ldr	r1, [r0, #8]
  406db0:	4656      	mov	r6, sl
  406db2:	60ca      	str	r2, [r1, #12]
  406db4:	6091      	str	r1, [r2, #8]
  406db6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406dba:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406dbe:	1f22      	subs	r2, r4, #4
  406dc0:	2a24      	cmp	r2, #36	; 0x24
  406dc2:	60c1      	str	r1, [r0, #12]
  406dc4:	6088      	str	r0, [r1, #8]
  406dc6:	f200 8094 	bhi.w	406ef2 <_realloc_r+0x29a>
  406dca:	2a13      	cmp	r2, #19
  406dcc:	d96f      	bls.n	406eae <_realloc_r+0x256>
  406dce:	6829      	ldr	r1, [r5, #0]
  406dd0:	f8ca 1008 	str.w	r1, [sl, #8]
  406dd4:	6869      	ldr	r1, [r5, #4]
  406dd6:	f8ca 100c 	str.w	r1, [sl, #12]
  406dda:	2a1b      	cmp	r2, #27
  406ddc:	f200 80a2 	bhi.w	406f24 <_realloc_r+0x2cc>
  406de0:	3508      	adds	r5, #8
  406de2:	f10a 0210 	add.w	r2, sl, #16
  406de6:	e063      	b.n	406eb0 <_realloc_r+0x258>
  406de8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406dec:	eba9 0a03 	sub.w	sl, r9, r3
  406df0:	f8da 1004 	ldr.w	r1, [sl, #4]
  406df4:	f021 0103 	bic.w	r1, r1, #3
  406df8:	1863      	adds	r3, r4, r1
  406dfa:	4293      	cmp	r3, r2
  406dfc:	f6ff af59 	blt.w	406cb2 <_realloc_r+0x5a>
  406e00:	4656      	mov	r6, sl
  406e02:	e7d8      	b.n	406db6 <_realloc_r+0x15e>
  406e04:	6841      	ldr	r1, [r0, #4]
  406e06:	f021 0b03 	bic.w	fp, r1, #3
  406e0a:	44a3      	add	fp, r4
  406e0c:	f107 0010 	add.w	r0, r7, #16
  406e10:	4583      	cmp	fp, r0
  406e12:	da56      	bge.n	406ec2 <_realloc_r+0x26a>
  406e14:	f01e 0f01 	tst.w	lr, #1
  406e18:	f47f af4b 	bne.w	406cb2 <_realloc_r+0x5a>
  406e1c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406e20:	eba9 0a01 	sub.w	sl, r9, r1
  406e24:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e28:	f021 0103 	bic.w	r1, r1, #3
  406e2c:	448b      	add	fp, r1
  406e2e:	4558      	cmp	r0, fp
  406e30:	dce2      	bgt.n	406df8 <_realloc_r+0x1a0>
  406e32:	4656      	mov	r6, sl
  406e34:	f8da 100c 	ldr.w	r1, [sl, #12]
  406e38:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406e3c:	1f22      	subs	r2, r4, #4
  406e3e:	2a24      	cmp	r2, #36	; 0x24
  406e40:	60c1      	str	r1, [r0, #12]
  406e42:	6088      	str	r0, [r1, #8]
  406e44:	f200 808f 	bhi.w	406f66 <_realloc_r+0x30e>
  406e48:	2a13      	cmp	r2, #19
  406e4a:	f240 808a 	bls.w	406f62 <_realloc_r+0x30a>
  406e4e:	6829      	ldr	r1, [r5, #0]
  406e50:	f8ca 1008 	str.w	r1, [sl, #8]
  406e54:	6869      	ldr	r1, [r5, #4]
  406e56:	f8ca 100c 	str.w	r1, [sl, #12]
  406e5a:	2a1b      	cmp	r2, #27
  406e5c:	f200 808a 	bhi.w	406f74 <_realloc_r+0x31c>
  406e60:	3508      	adds	r5, #8
  406e62:	f10a 0210 	add.w	r2, sl, #16
  406e66:	6829      	ldr	r1, [r5, #0]
  406e68:	6011      	str	r1, [r2, #0]
  406e6a:	6869      	ldr	r1, [r5, #4]
  406e6c:	6051      	str	r1, [r2, #4]
  406e6e:	68a9      	ldr	r1, [r5, #8]
  406e70:	6091      	str	r1, [r2, #8]
  406e72:	eb0a 0107 	add.w	r1, sl, r7
  406e76:	ebab 0207 	sub.w	r2, fp, r7
  406e7a:	f042 0201 	orr.w	r2, r2, #1
  406e7e:	6099      	str	r1, [r3, #8]
  406e80:	604a      	str	r2, [r1, #4]
  406e82:	f8da 3004 	ldr.w	r3, [sl, #4]
  406e86:	f003 0301 	and.w	r3, r3, #1
  406e8a:	431f      	orrs	r7, r3
  406e8c:	4640      	mov	r0, r8
  406e8e:	f8ca 7004 	str.w	r7, [sl, #4]
  406e92:	f7fe f98d 	bl	4051b0 <__malloc_unlock>
  406e96:	e751      	b.n	406d3c <_realloc_r+0xe4>
  406e98:	682b      	ldr	r3, [r5, #0]
  406e9a:	6003      	str	r3, [r0, #0]
  406e9c:	686b      	ldr	r3, [r5, #4]
  406e9e:	6043      	str	r3, [r0, #4]
  406ea0:	2a1b      	cmp	r2, #27
  406ea2:	d82d      	bhi.n	406f00 <_realloc_r+0x2a8>
  406ea4:	f100 0308 	add.w	r3, r0, #8
  406ea8:	f105 0208 	add.w	r2, r5, #8
  406eac:	e71b      	b.n	406ce6 <_realloc_r+0x8e>
  406eae:	4632      	mov	r2, r6
  406eb0:	6829      	ldr	r1, [r5, #0]
  406eb2:	6011      	str	r1, [r2, #0]
  406eb4:	6869      	ldr	r1, [r5, #4]
  406eb6:	6051      	str	r1, [r2, #4]
  406eb8:	68a9      	ldr	r1, [r5, #8]
  406eba:	6091      	str	r1, [r2, #8]
  406ebc:	461c      	mov	r4, r3
  406ebe:	46d1      	mov	r9, sl
  406ec0:	e72a      	b.n	406d18 <_realloc_r+0xc0>
  406ec2:	eb09 0107 	add.w	r1, r9, r7
  406ec6:	ebab 0b07 	sub.w	fp, fp, r7
  406eca:	f04b 0201 	orr.w	r2, fp, #1
  406ece:	6099      	str	r1, [r3, #8]
  406ed0:	604a      	str	r2, [r1, #4]
  406ed2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406ed6:	f003 0301 	and.w	r3, r3, #1
  406eda:	431f      	orrs	r7, r3
  406edc:	4640      	mov	r0, r8
  406ede:	f845 7c04 	str.w	r7, [r5, #-4]
  406ee2:	f7fe f965 	bl	4051b0 <__malloc_unlock>
  406ee6:	462e      	mov	r6, r5
  406ee8:	e728      	b.n	406d3c <_realloc_r+0xe4>
  406eea:	4629      	mov	r1, r5
  406eec:	f7ff fe50 	bl	406b90 <memmove>
  406ef0:	e6ff      	b.n	406cf2 <_realloc_r+0x9a>
  406ef2:	4629      	mov	r1, r5
  406ef4:	4630      	mov	r0, r6
  406ef6:	461c      	mov	r4, r3
  406ef8:	46d1      	mov	r9, sl
  406efa:	f7ff fe49 	bl	406b90 <memmove>
  406efe:	e70b      	b.n	406d18 <_realloc_r+0xc0>
  406f00:	68ab      	ldr	r3, [r5, #8]
  406f02:	6083      	str	r3, [r0, #8]
  406f04:	68eb      	ldr	r3, [r5, #12]
  406f06:	60c3      	str	r3, [r0, #12]
  406f08:	2a24      	cmp	r2, #36	; 0x24
  406f0a:	d017      	beq.n	406f3c <_realloc_r+0x2e4>
  406f0c:	f100 0310 	add.w	r3, r0, #16
  406f10:	f105 0210 	add.w	r2, r5, #16
  406f14:	e6e7      	b.n	406ce6 <_realloc_r+0x8e>
  406f16:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406f1a:	f023 0303 	bic.w	r3, r3, #3
  406f1e:	441c      	add	r4, r3
  406f20:	462e      	mov	r6, r5
  406f22:	e6f9      	b.n	406d18 <_realloc_r+0xc0>
  406f24:	68a9      	ldr	r1, [r5, #8]
  406f26:	f8ca 1010 	str.w	r1, [sl, #16]
  406f2a:	68e9      	ldr	r1, [r5, #12]
  406f2c:	f8ca 1014 	str.w	r1, [sl, #20]
  406f30:	2a24      	cmp	r2, #36	; 0x24
  406f32:	d00c      	beq.n	406f4e <_realloc_r+0x2f6>
  406f34:	3510      	adds	r5, #16
  406f36:	f10a 0218 	add.w	r2, sl, #24
  406f3a:	e7b9      	b.n	406eb0 <_realloc_r+0x258>
  406f3c:	692b      	ldr	r3, [r5, #16]
  406f3e:	6103      	str	r3, [r0, #16]
  406f40:	696b      	ldr	r3, [r5, #20]
  406f42:	6143      	str	r3, [r0, #20]
  406f44:	f105 0218 	add.w	r2, r5, #24
  406f48:	f100 0318 	add.w	r3, r0, #24
  406f4c:	e6cb      	b.n	406ce6 <_realloc_r+0x8e>
  406f4e:	692a      	ldr	r2, [r5, #16]
  406f50:	f8ca 2018 	str.w	r2, [sl, #24]
  406f54:	696a      	ldr	r2, [r5, #20]
  406f56:	f8ca 201c 	str.w	r2, [sl, #28]
  406f5a:	3518      	adds	r5, #24
  406f5c:	f10a 0220 	add.w	r2, sl, #32
  406f60:	e7a6      	b.n	406eb0 <_realloc_r+0x258>
  406f62:	4632      	mov	r2, r6
  406f64:	e77f      	b.n	406e66 <_realloc_r+0x20e>
  406f66:	4629      	mov	r1, r5
  406f68:	4630      	mov	r0, r6
  406f6a:	9301      	str	r3, [sp, #4]
  406f6c:	f7ff fe10 	bl	406b90 <memmove>
  406f70:	9b01      	ldr	r3, [sp, #4]
  406f72:	e77e      	b.n	406e72 <_realloc_r+0x21a>
  406f74:	68a9      	ldr	r1, [r5, #8]
  406f76:	f8ca 1010 	str.w	r1, [sl, #16]
  406f7a:	68e9      	ldr	r1, [r5, #12]
  406f7c:	f8ca 1014 	str.w	r1, [sl, #20]
  406f80:	2a24      	cmp	r2, #36	; 0x24
  406f82:	d003      	beq.n	406f8c <_realloc_r+0x334>
  406f84:	3510      	adds	r5, #16
  406f86:	f10a 0218 	add.w	r2, sl, #24
  406f8a:	e76c      	b.n	406e66 <_realloc_r+0x20e>
  406f8c:	692a      	ldr	r2, [r5, #16]
  406f8e:	f8ca 2018 	str.w	r2, [sl, #24]
  406f92:	696a      	ldr	r2, [r5, #20]
  406f94:	f8ca 201c 	str.w	r2, [sl, #28]
  406f98:	3518      	adds	r5, #24
  406f9a:	f10a 0220 	add.w	r2, sl, #32
  406f9e:	e762      	b.n	406e66 <_realloc_r+0x20e>
  406fa0:	20400480 	.word	0x20400480

00406fa4 <__sread>:
  406fa4:	b510      	push	{r4, lr}
  406fa6:	460c      	mov	r4, r1
  406fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fac:	f000 fa6e 	bl	40748c <_read_r>
  406fb0:	2800      	cmp	r0, #0
  406fb2:	db03      	blt.n	406fbc <__sread+0x18>
  406fb4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406fb6:	4403      	add	r3, r0
  406fb8:	6523      	str	r3, [r4, #80]	; 0x50
  406fba:	bd10      	pop	{r4, pc}
  406fbc:	89a3      	ldrh	r3, [r4, #12]
  406fbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406fc2:	81a3      	strh	r3, [r4, #12]
  406fc4:	bd10      	pop	{r4, pc}
  406fc6:	bf00      	nop

00406fc8 <__swrite>:
  406fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fcc:	4616      	mov	r6, r2
  406fce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406fd2:	461f      	mov	r7, r3
  406fd4:	05d3      	lsls	r3, r2, #23
  406fd6:	460c      	mov	r4, r1
  406fd8:	4605      	mov	r5, r0
  406fda:	d507      	bpl.n	406fec <__swrite+0x24>
  406fdc:	2200      	movs	r2, #0
  406fde:	2302      	movs	r3, #2
  406fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fe4:	f000 fa3c 	bl	407460 <_lseek_r>
  406fe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406ff0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406ff4:	81a2      	strh	r2, [r4, #12]
  406ff6:	463b      	mov	r3, r7
  406ff8:	4632      	mov	r2, r6
  406ffa:	4628      	mov	r0, r5
  406ffc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407000:	f000 b91c 	b.w	40723c <_write_r>

00407004 <__sseek>:
  407004:	b510      	push	{r4, lr}
  407006:	460c      	mov	r4, r1
  407008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40700c:	f000 fa28 	bl	407460 <_lseek_r>
  407010:	89a3      	ldrh	r3, [r4, #12]
  407012:	1c42      	adds	r2, r0, #1
  407014:	bf0e      	itee	eq
  407016:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40701a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40701e:	6520      	strne	r0, [r4, #80]	; 0x50
  407020:	81a3      	strh	r3, [r4, #12]
  407022:	bd10      	pop	{r4, pc}

00407024 <__sclose>:
  407024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407028:	f000 b980 	b.w	40732c <_close_r>
	...

00407040 <strlen>:
  407040:	f890 f000 	pld	[r0]
  407044:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407048:	f020 0107 	bic.w	r1, r0, #7
  40704c:	f06f 0c00 	mvn.w	ip, #0
  407050:	f010 0407 	ands.w	r4, r0, #7
  407054:	f891 f020 	pld	[r1, #32]
  407058:	f040 8049 	bne.w	4070ee <strlen+0xae>
  40705c:	f04f 0400 	mov.w	r4, #0
  407060:	f06f 0007 	mvn.w	r0, #7
  407064:	e9d1 2300 	ldrd	r2, r3, [r1]
  407068:	f891 f040 	pld	[r1, #64]	; 0x40
  40706c:	f100 0008 	add.w	r0, r0, #8
  407070:	fa82 f24c 	uadd8	r2, r2, ip
  407074:	faa4 f28c 	sel	r2, r4, ip
  407078:	fa83 f34c 	uadd8	r3, r3, ip
  40707c:	faa2 f38c 	sel	r3, r2, ip
  407080:	bb4b      	cbnz	r3, 4070d6 <strlen+0x96>
  407082:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407086:	fa82 f24c 	uadd8	r2, r2, ip
  40708a:	f100 0008 	add.w	r0, r0, #8
  40708e:	faa4 f28c 	sel	r2, r4, ip
  407092:	fa83 f34c 	uadd8	r3, r3, ip
  407096:	faa2 f38c 	sel	r3, r2, ip
  40709a:	b9e3      	cbnz	r3, 4070d6 <strlen+0x96>
  40709c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4070a0:	fa82 f24c 	uadd8	r2, r2, ip
  4070a4:	f100 0008 	add.w	r0, r0, #8
  4070a8:	faa4 f28c 	sel	r2, r4, ip
  4070ac:	fa83 f34c 	uadd8	r3, r3, ip
  4070b0:	faa2 f38c 	sel	r3, r2, ip
  4070b4:	b97b      	cbnz	r3, 4070d6 <strlen+0x96>
  4070b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4070ba:	f101 0120 	add.w	r1, r1, #32
  4070be:	fa82 f24c 	uadd8	r2, r2, ip
  4070c2:	f100 0008 	add.w	r0, r0, #8
  4070c6:	faa4 f28c 	sel	r2, r4, ip
  4070ca:	fa83 f34c 	uadd8	r3, r3, ip
  4070ce:	faa2 f38c 	sel	r3, r2, ip
  4070d2:	2b00      	cmp	r3, #0
  4070d4:	d0c6      	beq.n	407064 <strlen+0x24>
  4070d6:	2a00      	cmp	r2, #0
  4070d8:	bf04      	itt	eq
  4070da:	3004      	addeq	r0, #4
  4070dc:	461a      	moveq	r2, r3
  4070de:	ba12      	rev	r2, r2
  4070e0:	fab2 f282 	clz	r2, r2
  4070e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4070e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4070ec:	4770      	bx	lr
  4070ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4070f2:	f004 0503 	and.w	r5, r4, #3
  4070f6:	f1c4 0000 	rsb	r0, r4, #0
  4070fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4070fe:	f014 0f04 	tst.w	r4, #4
  407102:	f891 f040 	pld	[r1, #64]	; 0x40
  407106:	fa0c f505 	lsl.w	r5, ip, r5
  40710a:	ea62 0205 	orn	r2, r2, r5
  40710e:	bf1c      	itt	ne
  407110:	ea63 0305 	ornne	r3, r3, r5
  407114:	4662      	movne	r2, ip
  407116:	f04f 0400 	mov.w	r4, #0
  40711a:	e7a9      	b.n	407070 <strlen+0x30>

0040711c <__swbuf_r>:
  40711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40711e:	460d      	mov	r5, r1
  407120:	4614      	mov	r4, r2
  407122:	4606      	mov	r6, r0
  407124:	b110      	cbz	r0, 40712c <__swbuf_r+0x10>
  407126:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407128:	2b00      	cmp	r3, #0
  40712a:	d04b      	beq.n	4071c4 <__swbuf_r+0xa8>
  40712c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407130:	69a3      	ldr	r3, [r4, #24]
  407132:	60a3      	str	r3, [r4, #8]
  407134:	b291      	uxth	r1, r2
  407136:	0708      	lsls	r0, r1, #28
  407138:	d539      	bpl.n	4071ae <__swbuf_r+0x92>
  40713a:	6923      	ldr	r3, [r4, #16]
  40713c:	2b00      	cmp	r3, #0
  40713e:	d036      	beq.n	4071ae <__swbuf_r+0x92>
  407140:	b2ed      	uxtb	r5, r5
  407142:	0489      	lsls	r1, r1, #18
  407144:	462f      	mov	r7, r5
  407146:	d515      	bpl.n	407174 <__swbuf_r+0x58>
  407148:	6822      	ldr	r2, [r4, #0]
  40714a:	6961      	ldr	r1, [r4, #20]
  40714c:	1ad3      	subs	r3, r2, r3
  40714e:	428b      	cmp	r3, r1
  407150:	da1c      	bge.n	40718c <__swbuf_r+0x70>
  407152:	3301      	adds	r3, #1
  407154:	68a1      	ldr	r1, [r4, #8]
  407156:	1c50      	adds	r0, r2, #1
  407158:	3901      	subs	r1, #1
  40715a:	60a1      	str	r1, [r4, #8]
  40715c:	6020      	str	r0, [r4, #0]
  40715e:	7015      	strb	r5, [r2, #0]
  407160:	6962      	ldr	r2, [r4, #20]
  407162:	429a      	cmp	r2, r3
  407164:	d01a      	beq.n	40719c <__swbuf_r+0x80>
  407166:	89a3      	ldrh	r3, [r4, #12]
  407168:	07db      	lsls	r3, r3, #31
  40716a:	d501      	bpl.n	407170 <__swbuf_r+0x54>
  40716c:	2d0a      	cmp	r5, #10
  40716e:	d015      	beq.n	40719c <__swbuf_r+0x80>
  407170:	4638      	mov	r0, r7
  407172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407174:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407176:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40717a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40717e:	81a2      	strh	r2, [r4, #12]
  407180:	6822      	ldr	r2, [r4, #0]
  407182:	6661      	str	r1, [r4, #100]	; 0x64
  407184:	6961      	ldr	r1, [r4, #20]
  407186:	1ad3      	subs	r3, r2, r3
  407188:	428b      	cmp	r3, r1
  40718a:	dbe2      	blt.n	407152 <__swbuf_r+0x36>
  40718c:	4621      	mov	r1, r4
  40718e:	4630      	mov	r0, r6
  407190:	f7ff f804 	bl	40619c <_fflush_r>
  407194:	b940      	cbnz	r0, 4071a8 <__swbuf_r+0x8c>
  407196:	6822      	ldr	r2, [r4, #0]
  407198:	2301      	movs	r3, #1
  40719a:	e7db      	b.n	407154 <__swbuf_r+0x38>
  40719c:	4621      	mov	r1, r4
  40719e:	4630      	mov	r0, r6
  4071a0:	f7fe fffc 	bl	40619c <_fflush_r>
  4071a4:	2800      	cmp	r0, #0
  4071a6:	d0e3      	beq.n	407170 <__swbuf_r+0x54>
  4071a8:	f04f 37ff 	mov.w	r7, #4294967295
  4071ac:	e7e0      	b.n	407170 <__swbuf_r+0x54>
  4071ae:	4621      	mov	r1, r4
  4071b0:	4630      	mov	r0, r6
  4071b2:	f7fe fedf 	bl	405f74 <__swsetup_r>
  4071b6:	2800      	cmp	r0, #0
  4071b8:	d1f6      	bne.n	4071a8 <__swbuf_r+0x8c>
  4071ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4071be:	6923      	ldr	r3, [r4, #16]
  4071c0:	b291      	uxth	r1, r2
  4071c2:	e7bd      	b.n	407140 <__swbuf_r+0x24>
  4071c4:	f7ff f842 	bl	40624c <__sinit>
  4071c8:	e7b0      	b.n	40712c <__swbuf_r+0x10>
  4071ca:	bf00      	nop

004071cc <_wcrtomb_r>:
  4071cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4071ce:	4606      	mov	r6, r0
  4071d0:	b085      	sub	sp, #20
  4071d2:	461f      	mov	r7, r3
  4071d4:	b189      	cbz	r1, 4071fa <_wcrtomb_r+0x2e>
  4071d6:	4c10      	ldr	r4, [pc, #64]	; (407218 <_wcrtomb_r+0x4c>)
  4071d8:	4d10      	ldr	r5, [pc, #64]	; (40721c <_wcrtomb_r+0x50>)
  4071da:	6824      	ldr	r4, [r4, #0]
  4071dc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4071de:	2c00      	cmp	r4, #0
  4071e0:	bf08      	it	eq
  4071e2:	462c      	moveq	r4, r5
  4071e4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4071e8:	47a0      	blx	r4
  4071ea:	1c43      	adds	r3, r0, #1
  4071ec:	d103      	bne.n	4071f6 <_wcrtomb_r+0x2a>
  4071ee:	2200      	movs	r2, #0
  4071f0:	238a      	movs	r3, #138	; 0x8a
  4071f2:	603a      	str	r2, [r7, #0]
  4071f4:	6033      	str	r3, [r6, #0]
  4071f6:	b005      	add	sp, #20
  4071f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4071fa:	460c      	mov	r4, r1
  4071fc:	4906      	ldr	r1, [pc, #24]	; (407218 <_wcrtomb_r+0x4c>)
  4071fe:	4a07      	ldr	r2, [pc, #28]	; (40721c <_wcrtomb_r+0x50>)
  407200:	6809      	ldr	r1, [r1, #0]
  407202:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407204:	2900      	cmp	r1, #0
  407206:	bf08      	it	eq
  407208:	4611      	moveq	r1, r2
  40720a:	4622      	mov	r2, r4
  40720c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407210:	a901      	add	r1, sp, #4
  407212:	47a0      	blx	r4
  407214:	e7e9      	b.n	4071ea <_wcrtomb_r+0x1e>
  407216:	bf00      	nop
  407218:	20400050 	.word	0x20400050
  40721c:	20400894 	.word	0x20400894

00407220 <__ascii_wctomb>:
  407220:	b121      	cbz	r1, 40722c <__ascii_wctomb+0xc>
  407222:	2aff      	cmp	r2, #255	; 0xff
  407224:	d804      	bhi.n	407230 <__ascii_wctomb+0x10>
  407226:	700a      	strb	r2, [r1, #0]
  407228:	2001      	movs	r0, #1
  40722a:	4770      	bx	lr
  40722c:	4608      	mov	r0, r1
  40722e:	4770      	bx	lr
  407230:	238a      	movs	r3, #138	; 0x8a
  407232:	6003      	str	r3, [r0, #0]
  407234:	f04f 30ff 	mov.w	r0, #4294967295
  407238:	4770      	bx	lr
  40723a:	bf00      	nop

0040723c <_write_r>:
  40723c:	b570      	push	{r4, r5, r6, lr}
  40723e:	460d      	mov	r5, r1
  407240:	4c08      	ldr	r4, [pc, #32]	; (407264 <_write_r+0x28>)
  407242:	4611      	mov	r1, r2
  407244:	4606      	mov	r6, r0
  407246:	461a      	mov	r2, r3
  407248:	4628      	mov	r0, r5
  40724a:	2300      	movs	r3, #0
  40724c:	6023      	str	r3, [r4, #0]
  40724e:	f7f9 ff69 	bl	401124 <_write>
  407252:	1c43      	adds	r3, r0, #1
  407254:	d000      	beq.n	407258 <_write_r+0x1c>
  407256:	bd70      	pop	{r4, r5, r6, pc}
  407258:	6823      	ldr	r3, [r4, #0]
  40725a:	2b00      	cmp	r3, #0
  40725c:	d0fb      	beq.n	407256 <_write_r+0x1a>
  40725e:	6033      	str	r3, [r6, #0]
  407260:	bd70      	pop	{r4, r5, r6, pc}
  407262:	bf00      	nop
  407264:	2044a8b4 	.word	0x2044a8b4

00407268 <__register_exitproc>:
  407268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40726c:	4d2c      	ldr	r5, [pc, #176]	; (407320 <__register_exitproc+0xb8>)
  40726e:	4606      	mov	r6, r0
  407270:	6828      	ldr	r0, [r5, #0]
  407272:	4698      	mov	r8, r3
  407274:	460f      	mov	r7, r1
  407276:	4691      	mov	r9, r2
  407278:	f7ff fba8 	bl	4069cc <__retarget_lock_acquire_recursive>
  40727c:	4b29      	ldr	r3, [pc, #164]	; (407324 <__register_exitproc+0xbc>)
  40727e:	681c      	ldr	r4, [r3, #0]
  407280:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407284:	2b00      	cmp	r3, #0
  407286:	d03e      	beq.n	407306 <__register_exitproc+0x9e>
  407288:	685a      	ldr	r2, [r3, #4]
  40728a:	2a1f      	cmp	r2, #31
  40728c:	dc1c      	bgt.n	4072c8 <__register_exitproc+0x60>
  40728e:	f102 0e01 	add.w	lr, r2, #1
  407292:	b176      	cbz	r6, 4072b2 <__register_exitproc+0x4a>
  407294:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407298:	2401      	movs	r4, #1
  40729a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40729e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4072a2:	4094      	lsls	r4, r2
  4072a4:	4320      	orrs	r0, r4
  4072a6:	2e02      	cmp	r6, #2
  4072a8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4072ac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4072b0:	d023      	beq.n	4072fa <__register_exitproc+0x92>
  4072b2:	3202      	adds	r2, #2
  4072b4:	f8c3 e004 	str.w	lr, [r3, #4]
  4072b8:	6828      	ldr	r0, [r5, #0]
  4072ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4072be:	f7ff fb87 	bl	4069d0 <__retarget_lock_release_recursive>
  4072c2:	2000      	movs	r0, #0
  4072c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4072c8:	4b17      	ldr	r3, [pc, #92]	; (407328 <__register_exitproc+0xc0>)
  4072ca:	b30b      	cbz	r3, 407310 <__register_exitproc+0xa8>
  4072cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4072d0:	f7fd fbc8 	bl	404a64 <malloc>
  4072d4:	4603      	mov	r3, r0
  4072d6:	b1d8      	cbz	r0, 407310 <__register_exitproc+0xa8>
  4072d8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4072dc:	6002      	str	r2, [r0, #0]
  4072de:	2100      	movs	r1, #0
  4072e0:	6041      	str	r1, [r0, #4]
  4072e2:	460a      	mov	r2, r1
  4072e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4072e8:	f04f 0e01 	mov.w	lr, #1
  4072ec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4072f0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4072f4:	2e00      	cmp	r6, #0
  4072f6:	d0dc      	beq.n	4072b2 <__register_exitproc+0x4a>
  4072f8:	e7cc      	b.n	407294 <__register_exitproc+0x2c>
  4072fa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4072fe:	430c      	orrs	r4, r1
  407300:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407304:	e7d5      	b.n	4072b2 <__register_exitproc+0x4a>
  407306:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40730a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40730e:	e7bb      	b.n	407288 <__register_exitproc+0x20>
  407310:	6828      	ldr	r0, [r5, #0]
  407312:	f7ff fb5d 	bl	4069d0 <__retarget_lock_release_recursive>
  407316:	f04f 30ff 	mov.w	r0, #4294967295
  40731a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40731e:	bf00      	nop
  407320:	20400890 	.word	0x20400890
  407324:	00408228 	.word	0x00408228
  407328:	00404a65 	.word	0x00404a65

0040732c <_close_r>:
  40732c:	b538      	push	{r3, r4, r5, lr}
  40732e:	4c07      	ldr	r4, [pc, #28]	; (40734c <_close_r+0x20>)
  407330:	2300      	movs	r3, #0
  407332:	4605      	mov	r5, r0
  407334:	4608      	mov	r0, r1
  407336:	6023      	str	r3, [r4, #0]
  407338:	f7fb f8fa 	bl	402530 <_close>
  40733c:	1c43      	adds	r3, r0, #1
  40733e:	d000      	beq.n	407342 <_close_r+0x16>
  407340:	bd38      	pop	{r3, r4, r5, pc}
  407342:	6823      	ldr	r3, [r4, #0]
  407344:	2b00      	cmp	r3, #0
  407346:	d0fb      	beq.n	407340 <_close_r+0x14>
  407348:	602b      	str	r3, [r5, #0]
  40734a:	bd38      	pop	{r3, r4, r5, pc}
  40734c:	2044a8b4 	.word	0x2044a8b4

00407350 <_fclose_r>:
  407350:	b570      	push	{r4, r5, r6, lr}
  407352:	b159      	cbz	r1, 40736c <_fclose_r+0x1c>
  407354:	4605      	mov	r5, r0
  407356:	460c      	mov	r4, r1
  407358:	b110      	cbz	r0, 407360 <_fclose_r+0x10>
  40735a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40735c:	2b00      	cmp	r3, #0
  40735e:	d03c      	beq.n	4073da <_fclose_r+0x8a>
  407360:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407362:	07d8      	lsls	r0, r3, #31
  407364:	d505      	bpl.n	407372 <_fclose_r+0x22>
  407366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40736a:	b92b      	cbnz	r3, 407378 <_fclose_r+0x28>
  40736c:	2600      	movs	r6, #0
  40736e:	4630      	mov	r0, r6
  407370:	bd70      	pop	{r4, r5, r6, pc}
  407372:	89a3      	ldrh	r3, [r4, #12]
  407374:	0599      	lsls	r1, r3, #22
  407376:	d53c      	bpl.n	4073f2 <_fclose_r+0xa2>
  407378:	4621      	mov	r1, r4
  40737a:	4628      	mov	r0, r5
  40737c:	f7fe fe6e 	bl	40605c <__sflush_r>
  407380:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407382:	4606      	mov	r6, r0
  407384:	b133      	cbz	r3, 407394 <_fclose_r+0x44>
  407386:	69e1      	ldr	r1, [r4, #28]
  407388:	4628      	mov	r0, r5
  40738a:	4798      	blx	r3
  40738c:	2800      	cmp	r0, #0
  40738e:	bfb8      	it	lt
  407390:	f04f 36ff 	movlt.w	r6, #4294967295
  407394:	89a3      	ldrh	r3, [r4, #12]
  407396:	061a      	lsls	r2, r3, #24
  407398:	d422      	bmi.n	4073e0 <_fclose_r+0x90>
  40739a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40739c:	b141      	cbz	r1, 4073b0 <_fclose_r+0x60>
  40739e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4073a2:	4299      	cmp	r1, r3
  4073a4:	d002      	beq.n	4073ac <_fclose_r+0x5c>
  4073a6:	4628      	mov	r0, r5
  4073a8:	f7ff f876 	bl	406498 <_free_r>
  4073ac:	2300      	movs	r3, #0
  4073ae:	6323      	str	r3, [r4, #48]	; 0x30
  4073b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4073b2:	b121      	cbz	r1, 4073be <_fclose_r+0x6e>
  4073b4:	4628      	mov	r0, r5
  4073b6:	f7ff f86f 	bl	406498 <_free_r>
  4073ba:	2300      	movs	r3, #0
  4073bc:	6463      	str	r3, [r4, #68]	; 0x44
  4073be:	f7fe ff71 	bl	4062a4 <__sfp_lock_acquire>
  4073c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4073c4:	2200      	movs	r2, #0
  4073c6:	07db      	lsls	r3, r3, #31
  4073c8:	81a2      	strh	r2, [r4, #12]
  4073ca:	d50e      	bpl.n	4073ea <_fclose_r+0x9a>
  4073cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4073ce:	f7ff fafb 	bl	4069c8 <__retarget_lock_close_recursive>
  4073d2:	f7fe ff6d 	bl	4062b0 <__sfp_lock_release>
  4073d6:	4630      	mov	r0, r6
  4073d8:	bd70      	pop	{r4, r5, r6, pc}
  4073da:	f7fe ff37 	bl	40624c <__sinit>
  4073de:	e7bf      	b.n	407360 <_fclose_r+0x10>
  4073e0:	6921      	ldr	r1, [r4, #16]
  4073e2:	4628      	mov	r0, r5
  4073e4:	f7ff f858 	bl	406498 <_free_r>
  4073e8:	e7d7      	b.n	40739a <_fclose_r+0x4a>
  4073ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4073ec:	f7ff faf0 	bl	4069d0 <__retarget_lock_release_recursive>
  4073f0:	e7ec      	b.n	4073cc <_fclose_r+0x7c>
  4073f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4073f4:	f7ff faea 	bl	4069cc <__retarget_lock_acquire_recursive>
  4073f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4073fc:	2b00      	cmp	r3, #0
  4073fe:	d1bb      	bne.n	407378 <_fclose_r+0x28>
  407400:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407402:	f016 0601 	ands.w	r6, r6, #1
  407406:	d1b1      	bne.n	40736c <_fclose_r+0x1c>
  407408:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40740a:	f7ff fae1 	bl	4069d0 <__retarget_lock_release_recursive>
  40740e:	4630      	mov	r0, r6
  407410:	bd70      	pop	{r4, r5, r6, pc}
  407412:	bf00      	nop

00407414 <_fstat_r>:
  407414:	b538      	push	{r3, r4, r5, lr}
  407416:	460b      	mov	r3, r1
  407418:	4c07      	ldr	r4, [pc, #28]	; (407438 <_fstat_r+0x24>)
  40741a:	4605      	mov	r5, r0
  40741c:	4611      	mov	r1, r2
  40741e:	4618      	mov	r0, r3
  407420:	2300      	movs	r3, #0
  407422:	6023      	str	r3, [r4, #0]
  407424:	f7fb f888 	bl	402538 <_fstat>
  407428:	1c43      	adds	r3, r0, #1
  40742a:	d000      	beq.n	40742e <_fstat_r+0x1a>
  40742c:	bd38      	pop	{r3, r4, r5, pc}
  40742e:	6823      	ldr	r3, [r4, #0]
  407430:	2b00      	cmp	r3, #0
  407432:	d0fb      	beq.n	40742c <_fstat_r+0x18>
  407434:	602b      	str	r3, [r5, #0]
  407436:	bd38      	pop	{r3, r4, r5, pc}
  407438:	2044a8b4 	.word	0x2044a8b4

0040743c <_isatty_r>:
  40743c:	b538      	push	{r3, r4, r5, lr}
  40743e:	4c07      	ldr	r4, [pc, #28]	; (40745c <_isatty_r+0x20>)
  407440:	2300      	movs	r3, #0
  407442:	4605      	mov	r5, r0
  407444:	4608      	mov	r0, r1
  407446:	6023      	str	r3, [r4, #0]
  407448:	f7fb f87c 	bl	402544 <_isatty>
  40744c:	1c43      	adds	r3, r0, #1
  40744e:	d000      	beq.n	407452 <_isatty_r+0x16>
  407450:	bd38      	pop	{r3, r4, r5, pc}
  407452:	6823      	ldr	r3, [r4, #0]
  407454:	2b00      	cmp	r3, #0
  407456:	d0fb      	beq.n	407450 <_isatty_r+0x14>
  407458:	602b      	str	r3, [r5, #0]
  40745a:	bd38      	pop	{r3, r4, r5, pc}
  40745c:	2044a8b4 	.word	0x2044a8b4

00407460 <_lseek_r>:
  407460:	b570      	push	{r4, r5, r6, lr}
  407462:	460d      	mov	r5, r1
  407464:	4c08      	ldr	r4, [pc, #32]	; (407488 <_lseek_r+0x28>)
  407466:	4611      	mov	r1, r2
  407468:	4606      	mov	r6, r0
  40746a:	461a      	mov	r2, r3
  40746c:	4628      	mov	r0, r5
  40746e:	2300      	movs	r3, #0
  407470:	6023      	str	r3, [r4, #0]
  407472:	f7fb f869 	bl	402548 <_lseek>
  407476:	1c43      	adds	r3, r0, #1
  407478:	d000      	beq.n	40747c <_lseek_r+0x1c>
  40747a:	bd70      	pop	{r4, r5, r6, pc}
  40747c:	6823      	ldr	r3, [r4, #0]
  40747e:	2b00      	cmp	r3, #0
  407480:	d0fb      	beq.n	40747a <_lseek_r+0x1a>
  407482:	6033      	str	r3, [r6, #0]
  407484:	bd70      	pop	{r4, r5, r6, pc}
  407486:	bf00      	nop
  407488:	2044a8b4 	.word	0x2044a8b4

0040748c <_read_r>:
  40748c:	b570      	push	{r4, r5, r6, lr}
  40748e:	460d      	mov	r5, r1
  407490:	4c08      	ldr	r4, [pc, #32]	; (4074b4 <_read_r+0x28>)
  407492:	4611      	mov	r1, r2
  407494:	4606      	mov	r6, r0
  407496:	461a      	mov	r2, r3
  407498:	4628      	mov	r0, r5
  40749a:	2300      	movs	r3, #0
  40749c:	6023      	str	r3, [r4, #0]
  40749e:	f7f9 fe23 	bl	4010e8 <_read>
  4074a2:	1c43      	adds	r3, r0, #1
  4074a4:	d000      	beq.n	4074a8 <_read_r+0x1c>
  4074a6:	bd70      	pop	{r4, r5, r6, pc}
  4074a8:	6823      	ldr	r3, [r4, #0]
  4074aa:	2b00      	cmp	r3, #0
  4074ac:	d0fb      	beq.n	4074a6 <_read_r+0x1a>
  4074ae:	6033      	str	r3, [r6, #0]
  4074b0:	bd70      	pop	{r4, r5, r6, pc}
  4074b2:	bf00      	nop
  4074b4:	2044a8b4 	.word	0x2044a8b4

004074b8 <__aeabi_uldivmod>:
  4074b8:	b953      	cbnz	r3, 4074d0 <__aeabi_uldivmod+0x18>
  4074ba:	b94a      	cbnz	r2, 4074d0 <__aeabi_uldivmod+0x18>
  4074bc:	2900      	cmp	r1, #0
  4074be:	bf08      	it	eq
  4074c0:	2800      	cmpeq	r0, #0
  4074c2:	bf1c      	itt	ne
  4074c4:	f04f 31ff 	movne.w	r1, #4294967295
  4074c8:	f04f 30ff 	movne.w	r0, #4294967295
  4074cc:	f000 b97a 	b.w	4077c4 <__aeabi_idiv0>
  4074d0:	f1ad 0c08 	sub.w	ip, sp, #8
  4074d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4074d8:	f000 f806 	bl	4074e8 <__udivmoddi4>
  4074dc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4074e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4074e4:	b004      	add	sp, #16
  4074e6:	4770      	bx	lr

004074e8 <__udivmoddi4>:
  4074e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4074ec:	468c      	mov	ip, r1
  4074ee:	460d      	mov	r5, r1
  4074f0:	4604      	mov	r4, r0
  4074f2:	9e08      	ldr	r6, [sp, #32]
  4074f4:	2b00      	cmp	r3, #0
  4074f6:	d151      	bne.n	40759c <__udivmoddi4+0xb4>
  4074f8:	428a      	cmp	r2, r1
  4074fa:	4617      	mov	r7, r2
  4074fc:	d96d      	bls.n	4075da <__udivmoddi4+0xf2>
  4074fe:	fab2 fe82 	clz	lr, r2
  407502:	f1be 0f00 	cmp.w	lr, #0
  407506:	d00b      	beq.n	407520 <__udivmoddi4+0x38>
  407508:	f1ce 0c20 	rsb	ip, lr, #32
  40750c:	fa01 f50e 	lsl.w	r5, r1, lr
  407510:	fa20 fc0c 	lsr.w	ip, r0, ip
  407514:	fa02 f70e 	lsl.w	r7, r2, lr
  407518:	ea4c 0c05 	orr.w	ip, ip, r5
  40751c:	fa00 f40e 	lsl.w	r4, r0, lr
  407520:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407524:	0c25      	lsrs	r5, r4, #16
  407526:	fbbc f8fa 	udiv	r8, ip, sl
  40752a:	fa1f f987 	uxth.w	r9, r7
  40752e:	fb0a cc18 	mls	ip, sl, r8, ip
  407532:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407536:	fb08 f309 	mul.w	r3, r8, r9
  40753a:	42ab      	cmp	r3, r5
  40753c:	d90a      	bls.n	407554 <__udivmoddi4+0x6c>
  40753e:	19ed      	adds	r5, r5, r7
  407540:	f108 32ff 	add.w	r2, r8, #4294967295
  407544:	f080 8123 	bcs.w	40778e <__udivmoddi4+0x2a6>
  407548:	42ab      	cmp	r3, r5
  40754a:	f240 8120 	bls.w	40778e <__udivmoddi4+0x2a6>
  40754e:	f1a8 0802 	sub.w	r8, r8, #2
  407552:	443d      	add	r5, r7
  407554:	1aed      	subs	r5, r5, r3
  407556:	b2a4      	uxth	r4, r4
  407558:	fbb5 f0fa 	udiv	r0, r5, sl
  40755c:	fb0a 5510 	mls	r5, sl, r0, r5
  407560:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407564:	fb00 f909 	mul.w	r9, r0, r9
  407568:	45a1      	cmp	r9, r4
  40756a:	d909      	bls.n	407580 <__udivmoddi4+0x98>
  40756c:	19e4      	adds	r4, r4, r7
  40756e:	f100 33ff 	add.w	r3, r0, #4294967295
  407572:	f080 810a 	bcs.w	40778a <__udivmoddi4+0x2a2>
  407576:	45a1      	cmp	r9, r4
  407578:	f240 8107 	bls.w	40778a <__udivmoddi4+0x2a2>
  40757c:	3802      	subs	r0, #2
  40757e:	443c      	add	r4, r7
  407580:	eba4 0409 	sub.w	r4, r4, r9
  407584:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407588:	2100      	movs	r1, #0
  40758a:	2e00      	cmp	r6, #0
  40758c:	d061      	beq.n	407652 <__udivmoddi4+0x16a>
  40758e:	fa24 f40e 	lsr.w	r4, r4, lr
  407592:	2300      	movs	r3, #0
  407594:	6034      	str	r4, [r6, #0]
  407596:	6073      	str	r3, [r6, #4]
  407598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40759c:	428b      	cmp	r3, r1
  40759e:	d907      	bls.n	4075b0 <__udivmoddi4+0xc8>
  4075a0:	2e00      	cmp	r6, #0
  4075a2:	d054      	beq.n	40764e <__udivmoddi4+0x166>
  4075a4:	2100      	movs	r1, #0
  4075a6:	e886 0021 	stmia.w	r6, {r0, r5}
  4075aa:	4608      	mov	r0, r1
  4075ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075b0:	fab3 f183 	clz	r1, r3
  4075b4:	2900      	cmp	r1, #0
  4075b6:	f040 808e 	bne.w	4076d6 <__udivmoddi4+0x1ee>
  4075ba:	42ab      	cmp	r3, r5
  4075bc:	d302      	bcc.n	4075c4 <__udivmoddi4+0xdc>
  4075be:	4282      	cmp	r2, r0
  4075c0:	f200 80fa 	bhi.w	4077b8 <__udivmoddi4+0x2d0>
  4075c4:	1a84      	subs	r4, r0, r2
  4075c6:	eb65 0503 	sbc.w	r5, r5, r3
  4075ca:	2001      	movs	r0, #1
  4075cc:	46ac      	mov	ip, r5
  4075ce:	2e00      	cmp	r6, #0
  4075d0:	d03f      	beq.n	407652 <__udivmoddi4+0x16a>
  4075d2:	e886 1010 	stmia.w	r6, {r4, ip}
  4075d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075da:	b912      	cbnz	r2, 4075e2 <__udivmoddi4+0xfa>
  4075dc:	2701      	movs	r7, #1
  4075de:	fbb7 f7f2 	udiv	r7, r7, r2
  4075e2:	fab7 fe87 	clz	lr, r7
  4075e6:	f1be 0f00 	cmp.w	lr, #0
  4075ea:	d134      	bne.n	407656 <__udivmoddi4+0x16e>
  4075ec:	1beb      	subs	r3, r5, r7
  4075ee:	0c3a      	lsrs	r2, r7, #16
  4075f0:	fa1f fc87 	uxth.w	ip, r7
  4075f4:	2101      	movs	r1, #1
  4075f6:	fbb3 f8f2 	udiv	r8, r3, r2
  4075fa:	0c25      	lsrs	r5, r4, #16
  4075fc:	fb02 3318 	mls	r3, r2, r8, r3
  407600:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407604:	fb0c f308 	mul.w	r3, ip, r8
  407608:	42ab      	cmp	r3, r5
  40760a:	d907      	bls.n	40761c <__udivmoddi4+0x134>
  40760c:	19ed      	adds	r5, r5, r7
  40760e:	f108 30ff 	add.w	r0, r8, #4294967295
  407612:	d202      	bcs.n	40761a <__udivmoddi4+0x132>
  407614:	42ab      	cmp	r3, r5
  407616:	f200 80d1 	bhi.w	4077bc <__udivmoddi4+0x2d4>
  40761a:	4680      	mov	r8, r0
  40761c:	1aed      	subs	r5, r5, r3
  40761e:	b2a3      	uxth	r3, r4
  407620:	fbb5 f0f2 	udiv	r0, r5, r2
  407624:	fb02 5510 	mls	r5, r2, r0, r5
  407628:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40762c:	fb0c fc00 	mul.w	ip, ip, r0
  407630:	45a4      	cmp	ip, r4
  407632:	d907      	bls.n	407644 <__udivmoddi4+0x15c>
  407634:	19e4      	adds	r4, r4, r7
  407636:	f100 33ff 	add.w	r3, r0, #4294967295
  40763a:	d202      	bcs.n	407642 <__udivmoddi4+0x15a>
  40763c:	45a4      	cmp	ip, r4
  40763e:	f200 80b8 	bhi.w	4077b2 <__udivmoddi4+0x2ca>
  407642:	4618      	mov	r0, r3
  407644:	eba4 040c 	sub.w	r4, r4, ip
  407648:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40764c:	e79d      	b.n	40758a <__udivmoddi4+0xa2>
  40764e:	4631      	mov	r1, r6
  407650:	4630      	mov	r0, r6
  407652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407656:	f1ce 0420 	rsb	r4, lr, #32
  40765a:	fa05 f30e 	lsl.w	r3, r5, lr
  40765e:	fa07 f70e 	lsl.w	r7, r7, lr
  407662:	fa20 f804 	lsr.w	r8, r0, r4
  407666:	0c3a      	lsrs	r2, r7, #16
  407668:	fa25 f404 	lsr.w	r4, r5, r4
  40766c:	ea48 0803 	orr.w	r8, r8, r3
  407670:	fbb4 f1f2 	udiv	r1, r4, r2
  407674:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407678:	fb02 4411 	mls	r4, r2, r1, r4
  40767c:	fa1f fc87 	uxth.w	ip, r7
  407680:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407684:	fb01 f30c 	mul.w	r3, r1, ip
  407688:	42ab      	cmp	r3, r5
  40768a:	fa00 f40e 	lsl.w	r4, r0, lr
  40768e:	d909      	bls.n	4076a4 <__udivmoddi4+0x1bc>
  407690:	19ed      	adds	r5, r5, r7
  407692:	f101 30ff 	add.w	r0, r1, #4294967295
  407696:	f080 808a 	bcs.w	4077ae <__udivmoddi4+0x2c6>
  40769a:	42ab      	cmp	r3, r5
  40769c:	f240 8087 	bls.w	4077ae <__udivmoddi4+0x2c6>
  4076a0:	3902      	subs	r1, #2
  4076a2:	443d      	add	r5, r7
  4076a4:	1aeb      	subs	r3, r5, r3
  4076a6:	fa1f f588 	uxth.w	r5, r8
  4076aa:	fbb3 f0f2 	udiv	r0, r3, r2
  4076ae:	fb02 3310 	mls	r3, r2, r0, r3
  4076b2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4076b6:	fb00 f30c 	mul.w	r3, r0, ip
  4076ba:	42ab      	cmp	r3, r5
  4076bc:	d907      	bls.n	4076ce <__udivmoddi4+0x1e6>
  4076be:	19ed      	adds	r5, r5, r7
  4076c0:	f100 38ff 	add.w	r8, r0, #4294967295
  4076c4:	d26f      	bcs.n	4077a6 <__udivmoddi4+0x2be>
  4076c6:	42ab      	cmp	r3, r5
  4076c8:	d96d      	bls.n	4077a6 <__udivmoddi4+0x2be>
  4076ca:	3802      	subs	r0, #2
  4076cc:	443d      	add	r5, r7
  4076ce:	1aeb      	subs	r3, r5, r3
  4076d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4076d4:	e78f      	b.n	4075f6 <__udivmoddi4+0x10e>
  4076d6:	f1c1 0720 	rsb	r7, r1, #32
  4076da:	fa22 f807 	lsr.w	r8, r2, r7
  4076de:	408b      	lsls	r3, r1
  4076e0:	fa05 f401 	lsl.w	r4, r5, r1
  4076e4:	ea48 0303 	orr.w	r3, r8, r3
  4076e8:	fa20 fe07 	lsr.w	lr, r0, r7
  4076ec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4076f0:	40fd      	lsrs	r5, r7
  4076f2:	ea4e 0e04 	orr.w	lr, lr, r4
  4076f6:	fbb5 f9fc 	udiv	r9, r5, ip
  4076fa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4076fe:	fb0c 5519 	mls	r5, ip, r9, r5
  407702:	fa1f f883 	uxth.w	r8, r3
  407706:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40770a:	fb09 f408 	mul.w	r4, r9, r8
  40770e:	42ac      	cmp	r4, r5
  407710:	fa02 f201 	lsl.w	r2, r2, r1
  407714:	fa00 fa01 	lsl.w	sl, r0, r1
  407718:	d908      	bls.n	40772c <__udivmoddi4+0x244>
  40771a:	18ed      	adds	r5, r5, r3
  40771c:	f109 30ff 	add.w	r0, r9, #4294967295
  407720:	d243      	bcs.n	4077aa <__udivmoddi4+0x2c2>
  407722:	42ac      	cmp	r4, r5
  407724:	d941      	bls.n	4077aa <__udivmoddi4+0x2c2>
  407726:	f1a9 0902 	sub.w	r9, r9, #2
  40772a:	441d      	add	r5, r3
  40772c:	1b2d      	subs	r5, r5, r4
  40772e:	fa1f fe8e 	uxth.w	lr, lr
  407732:	fbb5 f0fc 	udiv	r0, r5, ip
  407736:	fb0c 5510 	mls	r5, ip, r0, r5
  40773a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40773e:	fb00 f808 	mul.w	r8, r0, r8
  407742:	45a0      	cmp	r8, r4
  407744:	d907      	bls.n	407756 <__udivmoddi4+0x26e>
  407746:	18e4      	adds	r4, r4, r3
  407748:	f100 35ff 	add.w	r5, r0, #4294967295
  40774c:	d229      	bcs.n	4077a2 <__udivmoddi4+0x2ba>
  40774e:	45a0      	cmp	r8, r4
  407750:	d927      	bls.n	4077a2 <__udivmoddi4+0x2ba>
  407752:	3802      	subs	r0, #2
  407754:	441c      	add	r4, r3
  407756:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40775a:	eba4 0408 	sub.w	r4, r4, r8
  40775e:	fba0 8902 	umull	r8, r9, r0, r2
  407762:	454c      	cmp	r4, r9
  407764:	46c6      	mov	lr, r8
  407766:	464d      	mov	r5, r9
  407768:	d315      	bcc.n	407796 <__udivmoddi4+0x2ae>
  40776a:	d012      	beq.n	407792 <__udivmoddi4+0x2aa>
  40776c:	b156      	cbz	r6, 407784 <__udivmoddi4+0x29c>
  40776e:	ebba 030e 	subs.w	r3, sl, lr
  407772:	eb64 0405 	sbc.w	r4, r4, r5
  407776:	fa04 f707 	lsl.w	r7, r4, r7
  40777a:	40cb      	lsrs	r3, r1
  40777c:	431f      	orrs	r7, r3
  40777e:	40cc      	lsrs	r4, r1
  407780:	6037      	str	r7, [r6, #0]
  407782:	6074      	str	r4, [r6, #4]
  407784:	2100      	movs	r1, #0
  407786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40778a:	4618      	mov	r0, r3
  40778c:	e6f8      	b.n	407580 <__udivmoddi4+0x98>
  40778e:	4690      	mov	r8, r2
  407790:	e6e0      	b.n	407554 <__udivmoddi4+0x6c>
  407792:	45c2      	cmp	sl, r8
  407794:	d2ea      	bcs.n	40776c <__udivmoddi4+0x284>
  407796:	ebb8 0e02 	subs.w	lr, r8, r2
  40779a:	eb69 0503 	sbc.w	r5, r9, r3
  40779e:	3801      	subs	r0, #1
  4077a0:	e7e4      	b.n	40776c <__udivmoddi4+0x284>
  4077a2:	4628      	mov	r0, r5
  4077a4:	e7d7      	b.n	407756 <__udivmoddi4+0x26e>
  4077a6:	4640      	mov	r0, r8
  4077a8:	e791      	b.n	4076ce <__udivmoddi4+0x1e6>
  4077aa:	4681      	mov	r9, r0
  4077ac:	e7be      	b.n	40772c <__udivmoddi4+0x244>
  4077ae:	4601      	mov	r1, r0
  4077b0:	e778      	b.n	4076a4 <__udivmoddi4+0x1bc>
  4077b2:	3802      	subs	r0, #2
  4077b4:	443c      	add	r4, r7
  4077b6:	e745      	b.n	407644 <__udivmoddi4+0x15c>
  4077b8:	4608      	mov	r0, r1
  4077ba:	e708      	b.n	4075ce <__udivmoddi4+0xe6>
  4077bc:	f1a8 0802 	sub.w	r8, r8, #2
  4077c0:	443d      	add	r5, r7
  4077c2:	e72b      	b.n	40761c <__udivmoddi4+0x134>

004077c4 <__aeabi_idiv0>:
  4077c4:	4770      	bx	lr
  4077c6:	bf00      	nop
  4077c8:	092d452d 	.word	0x092d452d
  4077cc:	39384d57 	.word	0x39384d57
  4077d0:	69203430 	.word	0x69203430
  4077d4:	6974696e 	.word	0x6974696e
  4077d8:	7a696c61 	.word	0x7a696c61
  4077dc:	6f697461 	.word	0x6f697461
  4077e0:	6166206e 	.word	0x6166206e
  4077e4:	64656c69 	.word	0x64656c69
  4077e8:	00000d2e 	.word	0x00000d2e

004077ec <CSWTCH.7>:
  4077ec:	00000100 00000300 00000200 00000002     ................
  4077fc:	00000002 00000001 00000002 00000002     ................
  40780c:	00000002 00000001 00000002 00000002     ................
  40781c:	00000001                                ....

00407820 <midi_note_frequencies>:
  407820:	4102d0e5 410a978d 4112d4fe 411b9168     ...A...A...Ah..A
  407830:	4124d0e5 412e9ba6 4138fdf4 41440000     ..$A...A..8A..DA
  407840:	414fa5e3 415c0000 41691687 4176f1aa     ..OA..\A..iA..vA
  407850:	4182d0e5 418a978d 4192d4fe 419b8f5c     ...A...A...A\..A
  407860:	41a4d0e5 41ae9db2 41b90000 41c40000     ...A...A...A...A
  407870:	41cfa7f0 41dc0000 41e9147b 41f6f1aa     ...A...A{..A...A
  407880:	4202cfdf 420a978d 4212d4fe 421b9062     ...B...B...Bb..B
  407890:	4224cfdf 422e9db2 4238fefa 4243fefa     ..$B...B..8B..CB
  4078a0:	424fa6e9 425c0000 4269147b 4276f0a4     ..OB..\B{.iB..vB
  4078b0:	4282cfdf 428a978d 4292d4fe 429b9062     ...B...B...Bb..B
  4078c0:	42a4d062 42ae9d2f 42b8ff7d 42c3ff7d     b..B/..B}..B}..B
  4078d0:	42cfa6e9 42dc0000 42e914fe 42f6f127     ...B...B...B'..B
  4078e0:	4302d021 430a974c 4312d4fe 431b9021     !..CL..C...C!..C
  4078f0:	4324d062 432e9d2f 4338ff3b 4343ff7d     b.$C/..C;.8C}.CC
  407900:	434fa6e9 435c0000 436914fe 4376f127     ..OC..\C..iC'.vC
  407910:	4382d021 438a976d 4392d51f 439b9042     !..Cm..C...CB..C
  407920:	43a4d062 43ae9d2f 43b8ff3b 43c3ff5c     b..C/..C;..C\..C
  407930:	43cfa70a 43dc0000 43e914fe 43f6f106     ...C...C...C...C
  407940:	4402d010 440a975c 4412d51f 441b9042     ...D\..D...DB..D
  407950:	4424d052 442e9d2f 4438ff4c 4443ff6d     R.$D/..DL.8Dm.CD
  407960:	444fa6fa 445c0000 446914fe 4476f117     ..OD..\D..iD..vD
  407970:	4482d010 448a9764 4492d517 449b9042     ...Dd..D...DB..D
  407980:	44a4d052 44ae9d37 44b8ff4c 44c3ff6d     R..D7..DL..Dm..D
  407990:	44cfa702 44dc0000 44e914f6 44f6f10e     ...D...D...D...D
  4079a0:	4502d014 450a9760 4512d517 451b9042     ...E`..E...EB..E
  4079b0:	4524d052 452e9d37 4538ff48 4543ff68     R.$E7..EH.8Eh.CE
  4079c0:	454fa702 455c0000 456914f6 4576f10e     ..OE..\E..iE..vE
  4079d0:	4582d012 458a9760 4592d517 459b9042     ...E`..E...EB..E
  4079e0:	45a4d054 45ae9d37 45b8ff4a 45c3ff6a     T..E7..EJ..Ej..E
  4079f0:	45cfa700 45dc0000 45e914f6 45f6f110     ...E...E...E...E
  407a00:	4602d012 460a9760 4612d518 461b9041     ...F`..F...FA..F
  407a10:	4624d052 462e9d33 4638ff48 4643ff66     R.$F3..FH.8Ff.CF

00407a20 <sinTable_f32>:
  407a20:	00000000 3c490e92 3cc90ab1 3d16c32b     ......I<...<+..=
  407a30:	3d48fb2e 3d7b2b75 3d96a904 3dafb680     ..H=u+{=...=...=
  407a40:	3dc8bd36 3de1bc2f 3dfab273 3e09cf87     6..=/..=s..=...>
  407a50:	3e164083 3e22abb5 3e2f10a2 3e3b6ecf     .@.>..">../>.n;>
  407a60:	3e47c5c2 3e541501 3e605c13 3e6c9a7f     ..G>..T>.\`>..l>
  407a70:	3e78cfcc 3e827dc0 3e888e93 3e8e9a22     ..x>.}.>...>"..>
  407a80:	3e94a032 3e9aa086 3ea09ae5 3ea68f12     2..>...>...>...>
  407a90:	3eac7cd4 3eb263ef 3eb8442a 3ebe1d49     .|.>.c.>*D.>I..>
  407aa0:	3ec3ef15 3ec9b953 3ecf7bca 3ed53641     ...>S..>.{.>A6.>
  407ab0:	3edae880 3ee0924f 3ee63375 3eebcbbb     ...>O..>u3.>...>
  407ac0:	3ef15aea 3ef6e0cb 3efc5d27 3f00e7e4     .Z.>...>'].>...?
  407ad0:	3f039c3d 3f064b82 3f08f59b 3f0b9a6b     =..?.K.?...?k..?
  407ae0:	3f0e39da 3f10d3cd 3f13682a 3f15f6d9     .9.?...?*h.?...?
  407af0:	3f187fc0 3f1b02c6 3f1d7fd1 3f1ff6cb     ...?...?...?...?
  407b00:	3f226799 3f24d225 3f273656 3f299415     .g"?%.$?V6'?..)?
  407b10:	3f2beb4a 3f2e3bde 3f3085bb 3f32c8c9     J.+?.;.?..0?..2?
  407b20:	3f3504f3 3f373a23 3f396842 3f3b8f3b     ..5?#:7?Bh9?;.;?
  407b30:	3f3daef9 3f3fc767 3f41d870 3f43e201     ..=?g.??p.A?..C?
  407b40:	3f45e403 3f47de65 3f49d112 3f4bbbf8     ..E?e.G?..I?..K?
  407b50:	3f4d9f02 3f4f7a20 3f514d3d 3f531849     ..M? zO?=MQ?I.S?
  407b60:	3f54db31 3f5695e5 3f584853 3f59f26a     1.T?..V?SHX?j.Y?
  407b70:	3f5b941a 3f5d2d53 3f5ebe05 3f604621     ..[?S-]?..^?!F`?
  407b80:	3f61c597 3f633c5a 3f64aa59 3f660f88     ..a?Z<c?Y.d?..f?
  407b90:	3f676bd8 3f68bf3c 3f6a09a7 3f6b4b0c     .kg?<.h?..j?.Kk?
  407ba0:	3f6c835e 3f6db293 3f6ed89e 3f6ff573     ^.l?..m?..n?s.o?
  407bb0:	3f710908 3f721352 3f731447 3f740bdd     ..q?R.r?G.s?..t?
  407bc0:	3f74fa0b 3f75dec6 3f76ba07 3f778bc5     ..t?..u?..v?..w?
  407bd0:	3f7853f8 3f791298 3f79c79d 3f7a7302     .Sx?..y?..y?.sz?
  407be0:	3f7b14be 3f7baccd 3f7c3b28 3f7cbfc9     ..{?..{?(;|?..|?
  407bf0:	3f7d3aac 3f7dabcc 3f7e1323 3f7e70b0     .:}?..}?#.~?.p~?
  407c00:	3f7ec46d 3f7f0e58 3f7f4e6d 3f7f84ab     m.~?X..?mN.?...?
  407c10:	3f7fb10f 3f7fd397 3f7fec43 3f7ffb11     ...?...?C..?...?
  407c20:	3f800000 3f7ffb11 3f7fec43 3f7fd397     ...?...?C..?...?
  407c30:	3f7fb10f 3f7f84ab 3f7f4e6d 3f7f0e58     ...?...?mN.?X..?
  407c40:	3f7ec46d 3f7e70b0 3f7e1323 3f7dabcc     m.~?.p~?#.~?..}?
  407c50:	3f7d3aac 3f7cbfc9 3f7c3b28 3f7baccd     .:}?..|?(;|?..{?
  407c60:	3f7b14be 3f7a7302 3f79c79d 3f791298     ..{?.sz?..y?..y?
  407c70:	3f7853f8 3f778bc5 3f76ba07 3f75dec6     .Sx?..w?..v?..u?
  407c80:	3f74fa0b 3f740bdd 3f731447 3f721352     ..t?..t?G.s?R.r?
  407c90:	3f710908 3f6ff573 3f6ed89e 3f6db293     ..q?s.o?..n?..m?
  407ca0:	3f6c835e 3f6b4b0c 3f6a09a7 3f68bf3c     ^.l?.Kk?..j?<.h?
  407cb0:	3f676bd8 3f660f88 3f64aa59 3f633c5a     .kg?..f?Y.d?Z<c?
  407cc0:	3f61c597 3f604621 3f5ebe05 3f5d2d53     ..a?!F`?..^?S-]?
  407cd0:	3f5b941a 3f59f26a 3f584853 3f5695e5     ..[?j.Y?SHX?..V?
  407ce0:	3f54db31 3f531849 3f514d3d 3f4f7a20     1.T?I.S?=MQ? zO?
  407cf0:	3f4d9f02 3f4bbbf8 3f49d112 3f47de65     ..M?..K?..I?e.G?
  407d00:	3f45e403 3f43e201 3f41d870 3f3fc767     ..E?..C?p.A?g.??
  407d10:	3f3daef9 3f3b8f3b 3f396842 3f373a23     ..=?;.;?Bh9?#:7?
  407d20:	3f3504f3 3f32c8c9 3f3085bb 3f2e3bde     ..5?..2?..0?.;.?
  407d30:	3f2beb4a 3f299415 3f273656 3f24d225     J.+?..)?V6'?%.$?
  407d40:	3f226799 3f1ff6cb 3f1d7fd1 3f1b02c6     .g"?...?...?...?
  407d50:	3f187fc0 3f15f6d9 3f13682a 3f10d3cd     ...?...?*h.?...?
  407d60:	3f0e39da 3f0b9a6b 3f08f59b 3f064b82     .9.?k..?...?.K.?
  407d70:	3f039c3d 3f00e7e4 3efc5d27 3ef6e0cb     =..?...?'].>...>
  407d80:	3ef15aea 3eebcbbb 3ee63375 3ee0924f     .Z.>...>u3.>O..>
  407d90:	3edae880 3ed53641 3ecf7bca 3ec9b953     ...>A6.>.{.>S..>
  407da0:	3ec3ef15 3ebe1d49 3eb8442a 3eb263ef     ...>I..>*D.>.c.>
  407db0:	3eac7cd4 3ea68f12 3ea09ae5 3e9aa086     .|.>...>...>...>
  407dc0:	3e94a032 3e8e9a22 3e888e93 3e827dc0     2..>"..>...>.}.>
  407dd0:	3e78cfcc 3e6c9a7f 3e605c13 3e541501     ..x>..l>.\`>..T>
  407de0:	3e47c5c2 3e3b6ecf 3e2f10a2 3e22abb5     ..G>.n;>../>..">
  407df0:	3e164083 3e09cf87 3dfab273 3de1bc2f     .@.>...>s..=/..=
  407e00:	3dc8bd36 3dafb680 3d96a904 3d7b2b75     6..=...=...=u+{=
  407e10:	3d48fb2e 3d16c32b 3cc90ab1 3c490e92     ..H=+..=...<..I<
  407e20:	00000000 bc490e92 bcc90ab1 bd16c32b     ......I.....+...
  407e30:	bd48fb2e bd7b2b75 bd96a904 bdafb680     ..H.u+{.........
  407e40:	bdc8bd36 bde1bc2f bdfab273 be09cf87     6.../...s.......
  407e50:	be164083 be22abb5 be2f10a2 be3b6ecf     .@....".../..n;.
  407e60:	be47c5c2 be541501 be605c13 be6c9a7f     ..G...T..\`...l.
  407e70:	be78cfcc be827dc0 be888e93 be8e9a22     ..x..}......"...
  407e80:	be94a032 be9aa086 bea09ae5 bea68f12     2...............
  407e90:	beac7cd4 beb263ef beb8442a bebe1d49     .|...c..*D..I...
  407ea0:	bec3ef15 bec9b953 becf7bca bed53641     ....S....{..A6..
  407eb0:	bedae880 bee0924f bee63375 beebcbbb     ....O...u3......
  407ec0:	bef15aea bef6e0cb befc5d27 bf00e7e4     .Z......']......
  407ed0:	bf039c3d bf064b82 bf08f59b bf0b9a6b     =....K......k...
  407ee0:	bf0e39da bf10d3cd bf13682a bf15f6d9     .9......*h......
  407ef0:	bf187fc0 bf1b02c6 bf1d7fd1 bf1ff6cb     ................
  407f00:	bf226799 bf24d225 bf273656 bf299415     .g".%.$.V6'...).
  407f10:	bf2beb4a bf2e3bde bf3085bb bf32c8c9     J.+..;....0...2.
  407f20:	bf3504f3 bf373a23 bf396842 bf3b8f3b     ..5.#:7.Bh9.;.;.
  407f30:	bf3daef9 bf3fc767 bf41d870 bf43e201     ..=.g.?.p.A...C.
  407f40:	bf45e403 bf47de65 bf49d112 bf4bbbf8     ..E.e.G...I...K.
  407f50:	bf4d9f02 bf4f7a20 bf514d3d bf531849     ..M. zO.=MQ.I.S.
  407f60:	bf54db31 bf5695e5 bf584853 bf59f26a     1.T...V.SHX.j.Y.
  407f70:	bf5b941a bf5d2d53 bf5ebe05 bf604621     ..[.S-]...^.!F`.
  407f80:	bf61c597 bf633c5a bf64aa59 bf660f88     ..a.Z<c.Y.d...f.
  407f90:	bf676bd8 bf68bf3c bf6a09a7 bf6b4b0c     .kg.<.h...j..Kk.
  407fa0:	bf6c835e bf6db293 bf6ed89e bf6ff573     ^.l...m...n.s.o.
  407fb0:	bf710908 bf721352 bf731447 bf740bdd     ..q.R.r.G.s...t.
  407fc0:	bf74fa0b bf75dec6 bf76ba07 bf778bc5     ..t...u...v...w.
  407fd0:	bf7853f8 bf791298 bf79c79d bf7a7302     .Sx...y...y..sz.
  407fe0:	bf7b14be bf7baccd bf7c3b28 bf7cbfc9     ..{...{.(;|...|.
  407ff0:	bf7d3aac bf7dabcc bf7e1323 bf7e70b0     .:}...}.#.~..p~.
  408000:	bf7ec46d bf7f0e58 bf7f4e6d bf7f84ab     m.~.X...mN......
  408010:	bf7fb10f bf7fd397 bf7fec43 bf7ffb11     ........C.......
  408020:	bf800000 bf7ffb11 bf7fec43 bf7fd397     ........C.......
  408030:	bf7fb10f bf7f84ab bf7f4e6d bf7f0e58     ........mN..X...
  408040:	bf7ec46d bf7e70b0 bf7e1323 bf7dabcc     m.~..p~.#.~...}.
  408050:	bf7d3aac bf7cbfc9 bf7c3b28 bf7baccd     .:}...|.(;|...{.
  408060:	bf7b14be bf7a7302 bf79c79d bf791298     ..{..sz...y...y.
  408070:	bf7853f8 bf778bc5 bf76ba07 bf75dec6     .Sx...w...v...u.
  408080:	bf74fa0b bf740bdd bf731447 bf721352     ..t...t.G.s.R.r.
  408090:	bf710908 bf6ff573 bf6ed89e bf6db293     ..q.s.o...n...m.
  4080a0:	bf6c835e bf6b4b0c bf6a09a7 bf68bf3c     ^.l..Kk...j.<.h.
  4080b0:	bf676bd8 bf660f88 bf64aa59 bf633c5a     .kg...f.Y.d.Z<c.
  4080c0:	bf61c597 bf604621 bf5ebe05 bf5d2d53     ..a.!F`...^.S-].
  4080d0:	bf5b941a bf59f26a bf584853 bf5695e5     ..[.j.Y.SHX...V.
  4080e0:	bf54db31 bf531849 bf514d3d bf4f7a20     1.T.I.S.=MQ. zO.
  4080f0:	bf4d9f02 bf4bbbf8 bf49d112 bf47de65     ..M...K...I.e.G.
  408100:	bf45e403 bf43e201 bf41d870 bf3fc767     ..E...C.p.A.g.?.
  408110:	bf3daef9 bf3b8f3b bf396842 bf373a23     ..=.;.;.Bh9.#:7.
  408120:	bf3504f3 bf32c8c9 bf3085bb bf2e3bde     ..5...2...0..;..
  408130:	bf2beb4a bf299415 bf273656 bf24d225     J.+...).V6'.%.$.
  408140:	bf226799 bf1ff6cb bf1d7fd1 bf1b02c6     .g".............
  408150:	bf187fc0 bf15f6d9 bf13682a bf10d3cd     ........*h......
  408160:	bf0e39da bf0b9a6b bf08f59b bf064b82     .9..k........K..
  408170:	bf039c3d bf00e7e4 befc5d27 bef6e0cb     =.......']......
  408180:	bef15aea beebcbbb bee63375 bee0924f     .Z......u3..O...
  408190:	bedae880 bed53641 becf7bca bec9b953     ....A6...{..S...
  4081a0:	bec3ef15 bebe1d49 beb8442a beb263ef     ....I...*D...c..
  4081b0:	beac7cd4 bea68f12 bea09ae5 be9aa086     .|..............
  4081c0:	be94a032 be8e9a22 be888e93 be827dc0     2..."........}..
  4081d0:	be78cfcc be6c9a7f be605c13 be541501     ..x...l..\`...T.
  4081e0:	be47c5c2 be3b6ecf be2f10a2 be22abb5     ..G..n;.../...".
  4081f0:	be164083 be09cf87 bdfab273 bde1bc2f     .@......s.../...
  408200:	bdc8bd36 bdafb680 bd96a904 bd7b2b75     6...........u+{.
  408210:	bd48fb2e bd16c32b bcc90ab1 bc490e92     ..H.+.........I.
  408220:	80000000 00676f6c                       ....log.

00408228 <_global_impure_ptr>:
  408228:	20400058 33323130 37363534 42413938     X.@ 0123456789AB
  408238:	46454443 00000000 33323130 37363534     CDEF....01234567
  408248:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  408258:	0000296c                                l)..

0040825c <blanks.8340>:
  40825c:	20202020 20202020 20202020 20202020                     

0040826c <zeroes.8341>:
  40826c:	30303030 30303030 30303030 30303030     0000000000000000
  40827c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040828c <_ctype_>:
  40828c:	20202000 20202020 28282020 20282828     .         ((((( 
  40829c:	20202020 20202020 20202020 20202020                     
  4082ac:	10108820 10101010 10101010 10101010      ...............
  4082bc:	04040410 04040404 10040404 10101010     ................
  4082cc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4082dc:	01010101 01010101 01010101 10101010     ................
  4082ec:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4082fc:	02020202 02020202 02020202 10101010     ................
  40830c:	00000020 00000000 00000000 00000000      ...............
	...

00408390 <_init>:
  408390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408392:	bf00      	nop
  408394:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408396:	bc08      	pop	{r3}
  408398:	469e      	mov	lr, r3
  40839a:	4770      	bx	lr

0040839c <__init_array_start>:
  40839c:	0040603d 	.word	0x0040603d

004083a0 <__frame_dummy_init_array_entry>:
  4083a0:	00400165                                e.@.

004083a4 <_fini>:
  4083a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4083a6:	bf00      	nop
  4083a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4083aa:	bc08      	pop	{r3}
  4083ac:	469e      	mov	lr, r3
  4083ae:	4770      	bx	lr

004083b0 <__fini_array_start>:
  4083b0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <inBuffer>:
2040000c:	9800 2044                                   ..D 

20400010 <inPingMode>:
20400010:	0001 0000                                   ....

20400014 <outBuffer>:
20400014:	7800 2044                                   .xD 

20400018 <outPingMode>:
20400018:	0001 0000                                   ....

2040001c <pitchtracker>:
2040001c:	0000 bf80 ffff ffff                         ........

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <chorus_speed>:
2040002c:	d70a 3ca3                                   ...<

20400030 <delay_feedback>:
20400030:	cccd 3e4c                                   ..L>

20400034 <delay_speed>:
20400034:	2710 0000                                   .'..

20400038 <dry_volume>:
20400038:	0000 3f80                                   ...?

2040003c <harm_volume>:
2040003c:	0000 3f80                                   ...?

20400040 <key_root>:
20400040:	0040 0000                                   @...

20400044 <master_volume>:
20400044:	0000 3f80                                   ...?

20400048 <pitch_bend>:
20400048:	0040 0000                                   @...

2040004c <__fdlib_version>:
2040004c:	0001 0000                                   ....

20400050 <_impure_ptr>:
20400050:	0058 2040 0000 0000                         X.@ ....

20400058 <impure_data>:
20400058:	0000 0000 0344 2040 03ac 2040 0414 2040     ....D.@ ..@ ..@ 
	...
20400100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400480 <__malloc_av_>:
	...
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....

2040088c <__malloc_trim_threshold>:
2040088c:	0000 0002                                   ....

20400890 <__atexit_recursive_mutex>:
20400890:	a890 2044                                   ..D 

20400894 <__global_locale>:
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	7221 0040 6ac5 0040 0000 0000 828c 0040     !r@..j@.......@.
20400984:	8288 0040 823c 0040 823c 0040 823c 0040     ..@.<.@.<.@.<.@.
20400994:	823c 0040 823c 0040 823c 0040 823c 0040     <.@.<.@.<.@.<.@.
204009a4:	823c 0040 823c 0040 ffff ffff ffff ffff     <.@.<.@.........
204009b4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009dc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
