# Lock-system-in-verilog
a lock system with 4 digit pin in verilog where upto 3 wrong inputs are allowed


-----   Flowchart   -----
![locksys_flowchart](https://user-images.githubusercontent.com/83471963/169336664-dc506c6b-387a-4dea-b7ef-77eabff5ed49.png)
