MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  ComputeDataType: 0
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: false
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: false
Solutions:
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 0
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 1
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 2
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2176
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 3
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 4
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 5
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 6
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 7
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 2112
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 8
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 16
  LVCB: 4
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_32_VW1_WG64_4_1_WGM5
  SolutionIndex: 9
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS3_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 10
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS3_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 11
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS3_GRVW4_K1_LPB4_NEPBS2_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 12
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS3_GRVW4_K1_LPB4_NEPBS2_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 13
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS3_GRVW4_K1_LPB4_NEPBS4_NLCA1_PLR9_SS0_SU32_SUS256_SVW4_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 14
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB1_AMAS3_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 15
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 16
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT2_16_VW1_WG32_8_1_WGM15
  SolutionIndex: 17
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 4
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_1LDSB1_AMAS3_GRVW4_K1_LPB2_NEPBS4_NLCA1_PLR9_SS1_SU32_SUS256_SVW2_TT2_16_VW2_WG32_8_1_WGM5
  SolutionIndex: 18
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 19
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 20
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 2
  LSPB: 2
  LVCA: 32
  LVCB: 32
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT1_16_VW1_WG32_8_1_WGM1
  SolutionIndex: 21
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 22
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 23
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 24
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 25
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 26
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 27
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 28
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 1
  LSPB: 2
  LVCA: 64
  LVCB: 32
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6688
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM2
  SolutionIndex: 29
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 1
  LSPB: 2
  LVCA: 64
  LVCB: 32
  LVPA: 1
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6688
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM2
  SolutionIndex: 30
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 31
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 32
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 33
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW1_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 34
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 35
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 36
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 2
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW2_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 37
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS0_SU0_SUS0_SVW4_TT1_16_VW1_WG16_4_1_WGM1
  SolutionIndex: 38
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB4_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 39
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB4_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 40
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3456
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW1_K1_LPB4_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 41
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3456
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW1_K1_LPB4_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 42
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 43
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 44
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3392
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 45
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 4
  LSPB: 4
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3392
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW1_K1_LPB2_NEPBS0_NLCA9_PLR5_SS1_SU0_SUS0_SVW1_TT9_16_VW1_WG16_16_1_WGM1
  SolutionIndex: 46
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS2_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 47
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3264
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1728
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS2_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 48
  key: [3, 48, 4, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS2_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 49
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3168
  LdsNumElementsAlignedA: 1536
  LdsNumElementsAlignedB: 1664
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1536
  LdsOffsetB_Blk: 5632
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[3, 3]'
  MIWaveTileA: 3
  MIWaveTileB: 3
  MacroTile0: 96
  MacroTile1: 96
  MacroTileA: 96
  MacroTileB: 96
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 2
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 3
  NumLoadsB: 3
  NumLoadsCoalescedA: 3
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 3
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [3, 48]
  ThreadTile0: 12
  ThreadTile1: 3
  ThreadTileA: 12
  ThreadTileB: 3
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT96x96x16_MI16x16x4x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS2_NLCA3_PLR5_SS1_SU32_SUS256_SVW1_TT3_48_VW1_WG32_8_1_WGM5
  SolutionIndex: 50
  key: [3, 48, 2, 1, 5, 96]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3360
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 320
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 10
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM10
  SolutionIndex: 51
  key: [1, 16, 4, 1, 5, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3360
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 320
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 10
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM10
  SolutionIndex: 52
  key: [1, 16, 4, 1, 5, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3344
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 320
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 10
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x16_MI16x16x4x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM10
  SolutionIndex: 53
  key: [1, 16, 2, 1, 5, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 2
  LSPB: 4
  LVCA: 32
  LVCB: 16
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3344
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 320
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 8
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 10
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x16_MI16x16x4x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS8_NLCA1_PLR5_SS1_SU0_SUS0_SVW1_TT1_16_VW1_WG64_4_1_WGM10
  SolutionIndex: 54
  key: [1, 16, 2, 1, 5, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 55
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 56
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 57
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3200
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB4_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 58
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 59
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB0_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 60
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 61
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 1
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 1
  LSPB: 8
  LVCA: 64
  LVCB: 8
  LVPA: 1
  LVPB: 4
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: 1
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 1
  WaveSeparateGlobalReadB: 1
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_AMAS0_GRVW2_K1_LPB2_NEPBS0_NLCA1_PLR9_SS1_SU32_SUS256_SVW1_TT2_32_VW1_WG64_4_1_WGM15
  SolutionIndex: 62
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.25}
  - type: CUGranularity
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.010416666666666666, mt1: 0.010416666666666666, cus: 0.009615384615384616,
      ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.010416666666666666, mt1: 0.010416666666666666, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.010416666666666666}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616}
  trees:
  - tree:
    - {featureIdx: 4, threshold: 0.9204166829586029, nextIdxLTE: 1, nextIdxGT: 81}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.794921875, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 864.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 625.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.7124999761581421, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2154.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8157552182674408, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3273.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 126.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1186.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 13, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.7374999821186066, nextIdxLTE: 14, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 15, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1590.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 2614.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 391.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3205.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.903515636920929, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3980.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9574497640132904, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7986111044883728, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 792.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 517.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 481.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2647.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1606.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2746.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: 32, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 2890.0, nextIdxLTE: 34, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 2346.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2994.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9150390625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 504.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3141.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2927.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 3109.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 42, nextIdxGT: 67}
    - {featureIdx: 4, threshold: 0.8216666579246521, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 830.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1442.5, nextIdxLTE: 45, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 576.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2112.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 857.5, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2442.0, nextIdxLTE: 49, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 779.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8566666841506958, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 3496.5, nextIdxLTE: 52, nextIdxGT: 55}
    - {featureIdx: 5, threshold: 0.9792668223381042, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 2828.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 817.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8932291567325592, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1224.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3591.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9639423191547394, nextIdxLTE: 59, nextIdxGT: 62}
    - {featureIdx: 4, threshold: 0.8291666507720947, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 1979.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 5, threshold: 0.94140625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9723958373069763, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1603.0, nextIdxLTE: 64, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 627.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8891666531562805, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 1, threshold: 696.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2953.5, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 3070.0, nextIdxLTE: 69, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 778.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 5, threshold: 0.9867788255214691, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3998.5, nextIdxLTE: 72, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1193.0, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 5, threshold: 0.9780971109867096, nextIdxLTE: 76, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 606.5, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 1, threshold: 867.0, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 5, threshold: 0.954394519329071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1109.0, nextIdxLTE: -2, nextIdxGT: 80}
    - {featureIdx: 4, threshold: 0.8819444477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 785.0, nextIdxLTE: 82, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 783.5, nextIdxLTE: 83, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 625.0, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 634.0, nextIdxLTE: -2, nextIdxGT: 85}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 86, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 943.0, nextIdxLTE: 87, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 661.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3758.0, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 0, threshold: 3763.0, nextIdxLTE: -2, nextIdxGT: 90}
    - {featureIdx: 2, threshold: 1902.0, nextIdxLTE: -1, nextIdxGT: 91}
    - {featureIdx: 2, threshold: 1905.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 0
  - tree:
    - {featureIdx: 4, threshold: 0.9204166829586029, nextIdxLTE: 1, nextIdxGT: 79}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.794921875, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 839.5, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 667.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 718.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8203125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 124.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6083333492279053, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1186.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 12, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.7374999821186066, nextIdxLTE: 13, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 2308.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 3880.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.84375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7180555462837219, nextIdxLTE: 18, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 892.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1090.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 292.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9574497640132904, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7986111044883728, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 792.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 517.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 481.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2647.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1606.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8333333432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: 32, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 2890.0, nextIdxLTE: 34, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 2346.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2994.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 3430.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 504.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3141.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2927.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 500.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 42, nextIdxGT: 65}
    - {featureIdx: 4, threshold: 0.8291666507720947, nextIdxLTE: 43, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2401.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9308894276618958, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1585.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1442.5, nextIdxLTE: 47, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 576.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 857.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 514.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 3576.0, nextIdxLTE: 51, nextIdxGT: 57}
    - {featureIdx: 5, threshold: 0.9434495270252228, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 2442.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 5, threshold: 0.9921875, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2623.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 5, threshold: 0.980568915605545, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9538352191448212, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1224.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3591.5, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9639423191547394, nextIdxLTE: 60, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1979.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 2017.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9723958373069763, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 696.5, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1846.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2953.5, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 3070.0, nextIdxLTE: 67, nextIdxGT: 69}
    - {featureIdx: 5, threshold: 0.9356971085071564, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 5, threshold: 0.9867788255214691, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3998.5, nextIdxLTE: 70, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1193.0, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9700182676315308, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 1, threshold: 795.0, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 3415.5, nextIdxLTE: 76, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4013.0, nextIdxLTE: -2, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 862.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 785.0, nextIdxLTE: 80, nextIdxGT: 86}
    - {featureIdx: 2, threshold: 783.5, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 625.0, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 2, threshold: 634.0, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 943.0, nextIdxLTE: 85, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 661.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3758.0, nextIdxLTE: -1, nextIdxGT: 87}
    - {featureIdx: 0, threshold: 3763.0, nextIdxLTE: -2, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 1902.0, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 2, threshold: 1905.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 1
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2259.5, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 2257.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9713541567325592, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 820.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.9772135317325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.8062500059604645, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1257.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9158333539962769, nextIdxLTE: 11, nextIdxGT: 83}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 12, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 1277.5, nextIdxLTE: 13, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 14, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 421.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.6791666746139526, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 228.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3855.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9734157919883728, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7875000238418579, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9515624940395355, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 434.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2557.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9091145992279053, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.8499999940395355, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 4, threshold: 0.8708333373069763, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1046.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2961.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 326.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9466145932674408, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9598214328289032, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1530.5, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 5, threshold: 0.8880208432674408, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8841145932674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2033.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9505208432674408, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.900917649269104, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7374999821186066, nextIdxLTE: 38, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 391.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8920200765132904, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9809027910232544, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 2826.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 43, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 2871.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 452.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 2963.0, nextIdxLTE: 46, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 2953.0, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 498.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3430.0, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9775390625, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9853515625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 52, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 696.5, nextIdxLTE: 53, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 3156.5, nextIdxLTE: 54, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1878.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 599.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3463.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 738.5, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 1945.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1168.5, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1005.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2285.5, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1199.0, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8449999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2657.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 2709.5, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 5, threshold: 0.9602864682674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 68, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 1928.5, nextIdxLTE: 69, nextIdxGT: 72}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8493055701255798, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1290.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9684244692325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 804.5, nextIdxLTE: 74, nextIdxGT: 76}
    - {featureIdx: 4, threshold: 0.8916666805744171, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 1, threshold: 762.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9961137771606445, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8828869163990021, nextIdxLTE: -1, nextIdxGT: 79}
    - {featureIdx: 5, threshold: 0.982128918170929, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9687070846557617, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8936012089252472, nextIdxLTE: -2, nextIdxGT: 82}
    - {featureIdx: 2, threshold: 721.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9881324470043182, nextIdxLTE: 84, nextIdxGT: 95}
    - {featureIdx: 0, threshold: 3113.0, nextIdxLTE: -1, nextIdxGT: 85}
    - {featureIdx: 2, threshold: 1713.5, nextIdxLTE: 86, nextIdxGT: 90}
    - {featureIdx: 0, threshold: 3170.0, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1156.0, nextIdxLTE: 88, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9177083373069763, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 1, threshold: 791.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1965.5, nextIdxLTE: 91, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 949.0, nextIdxLTE: 92, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 864.5, nextIdxLTE: 93, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 94, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3722.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9953640103340149, nextIdxLTE: 96, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9309523701667786, nextIdxLTE: 97, nextIdxGT: 98}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9812500178813934, nextIdxLTE: -1, nextIdxGT: 99}
    - {featureIdx: 4, threshold: 0.9866666793823242, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 2
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 698.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2260.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 154.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 268.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9234375059604645, nextIdxLTE: 6, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 1112.5, nextIdxLTE: 7, nextIdxGT: 34}
    - {featureIdx: 4, threshold: 0.914642870426178, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8638888895511627, nextIdxLTE: 9, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 488.5, nextIdxLTE: 10, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 3057.0, nextIdxLTE: 11, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9287109375, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 623.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2359.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 711.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3887.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3904.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 877.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9778645932674408, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9798177182674408, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.998688817024231, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 735.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 340.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 3656.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3520.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9601562321186066, nextIdxLTE: 26, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9299879670143127, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9227430522441864, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 533.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 4, threshold: 0.8708333373069763, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9809895753860474, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 867.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 511.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 869.5, nextIdxLTE: 35, nextIdxGT: 69}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 36, nextIdxGT: 53}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 37, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 1430.0, nextIdxLTE: 38, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.949999988079071, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1122.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2692.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1237.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9505208432674408, nextIdxLTE: 43, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 406.5, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1990.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 276.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 3023.0, nextIdxLTE: 47, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 2483.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3969.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9809027910232544, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 2826.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7854166924953461, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1706.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2995.5, nextIdxLTE: 54, nextIdxGT: 58}
    - {featureIdx: 5, threshold: 0.9564732313156128, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9411272406578064, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1400.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9430589079856873, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3471.5, nextIdxLTE: 59, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 704.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 627.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 3125.5, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1832.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1483.5, nextIdxLTE: 64, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1168.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 547.5, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 1919.0, nextIdxLTE: 67, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 3630.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8574999868869781, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8979166448116302, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 5, threshold: 0.9880580604076385, nextIdxLTE: 71, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 2581.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3110.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3113.0, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 1548.5, nextIdxLTE: 75, nextIdxGT: 76}
    - {featureIdx: 0, threshold: 3130.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 400.0, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 5, threshold: 0.9538352191448212, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 5, threshold: 0.9558407962322235, nextIdxLTE: 79, nextIdxGT: 80}
    - {featureIdx: 0, threshold: 4029.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9677083194255829, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1746.5, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1659.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 4, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 2, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.794921875, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: 40}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: 5, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2012.0, nextIdxLTE: 6, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9596354067325592, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9614955484867096, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 729.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 656.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8515625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 12, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 189.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7416666746139526, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7166666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 16, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 716.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.768750011920929, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.819140613079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.930468738079071, nextIdxLTE: 20, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 3924.0, nextIdxLTE: 21, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 2384.5, nextIdxLTE: 22, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9071180522441864, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7291666567325592, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1487.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7694444358348846, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1105.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1277.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8575148582458496, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.842578113079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 813.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 2255.0, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 494.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2802.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 2891.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 335.5, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 987.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 3212.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9328124821186066, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1553.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 566.0, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3439.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 43, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1045.5, nextIdxLTE: 44, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 565.5, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 3484.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 603.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2548.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9511160552501678, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8366666436195374, nextIdxLTE: 50, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1535.0, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 796.0, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 1260.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 654.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1692.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9455700814723969, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 4, threshold: 0.8924999833106995, nextIdxLTE: 57, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 2305.5, nextIdxLTE: 58, nextIdxGT: 59}
    - {featureIdx: 5, threshold: 0.9793619811534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9755859375, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 5, threshold: 0.9823535680770874, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2630.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3099.5, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9041666686534882, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 5, threshold: 0.9561298191547394, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8755952417850494, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 3, threshold: 7.5, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 68, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 1837.5, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 5, threshold: 0.9733072817325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3196.0, nextIdxLTE: 71, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 2934.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 804.5, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 751.5, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 806.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 4
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 698.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 678.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.8203125, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3041.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 29}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 7, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 8, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 414.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 803.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 629.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7180555462837219, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 892.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1090.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 292.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1997.5, nextIdxLTE: 18, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 2065.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 2569.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 2573.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 4, threshold: 0.862500011920929, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2647.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9319196343421936, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1609.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9053819477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3178.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9204166829586029, nextIdxLTE: 30, nextIdxGT: 77}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 31, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 916.0, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 890.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9250867962837219, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 525.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2797.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7687499821186066, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1721.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 39, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1286.0, nextIdxLTE: 40, nextIdxGT: 51}
    - {featureIdx: 4, threshold: 0.82833331823349, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 576.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 4, threshold: 0.9050000011920929, nextIdxLTE: 43, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 2464.0, nextIdxLTE: 44, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2245.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1262.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3576.0, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 523.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.902777761220932, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 1075.0, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 602.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3591.5, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9665178656578064, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1309.0, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9460851848125458, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.970762312412262, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 696.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 2858.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8208333253860474, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 790.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 875.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2953.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 3070.0, nextIdxLTE: 63, nextIdxGT: 65}
    - {featureIdx: 5, threshold: 0.9356971085071564, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 5, threshold: 0.9867788255214691, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 66, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 1193.0, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 3, threshold: 7.5, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8785714209079742, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 5, threshold: 0.9699590802192688, nextIdxLTE: 71, nextIdxGT: 73}
    - {featureIdx: 1, threshold: 863.0, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 719.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9968950152397156, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3995.0, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 1711.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 858.5, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 1, threshold: 862.5, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 1, threshold: 949.5, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 948.5, nextIdxLTE: 81, nextIdxGT: 83}
    - {featureIdx: 2, threshold: 1862.0, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 5, threshold: 0.9500000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 5
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 698.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 678.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 210.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.819140613079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 7, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 8, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 414.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 803.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6847222447395325, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7180555462837219, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 892.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1090.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3336.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1997.5, nextIdxLTE: 18, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 2065.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 2480.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 4, threshold: 0.7708333432674408, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 1001.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 363.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1112.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 411.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 2753.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9053819477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3178.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9158333539962769, nextIdxLTE: 31, nextIdxGT: 72}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 32, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 916.0, nextIdxLTE: 33, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 890.0, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9259982705116272, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 522.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7687499821186066, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1721.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1303.0, nextIdxLTE: 40, nextIdxGT: 60}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 41, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.8216666579246521, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 4, threshold: 0.9050000011920929, nextIdxLTE: 43, nextIdxGT: 53}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 608.5, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 4, threshold: 0.8808333277702332, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1159.5, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 4, threshold: 0.8683333396911621, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 2956.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.984375, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1262.0, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 754.5, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1173.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1224.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 721.0, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1023.5, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 904.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 4013.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9134920537471771, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8755952417850494, nextIdxLTE: 62, nextIdxGT: 70}
    - {featureIdx: 5, threshold: 0.9350961446762085, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 892.5, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3555.5, nextIdxLTE: 65, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 3059.5, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 828.0, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 2229.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8580555617809296, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 4, threshold: 0.8680555522441864, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9893465936183929, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 5, threshold: 0.9911221563816071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 785.0, nextIdxLTE: 73, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 772.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9291666746139526, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 765.5, nextIdxLTE: -2, nextIdxGT: 78}
    - {featureIdx: 1, threshold: 943.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3979.5, nextIdxLTE: 80, nextIdxGT: 82}
    - {featureIdx: 4, threshold: 0.9204166829586029, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9193750023841858, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3988.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 6
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.9878906309604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 711.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9158333539962769, nextIdxLTE: 4, nextIdxGT: 82}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 36}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 6, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.8874627947807312, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 3185.5, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 2712.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2241.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2614.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.903515636920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1075.5, nextIdxLTE: 13, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 2147.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 493.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 668.0, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 4, threshold: 0.7791666686534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 882.0, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 822.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3079.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9432663917541504, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 430.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 2477.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 320.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9616815447807312, nextIdxLTE: 26, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2033.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8180555403232574, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 405.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 370.0, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9390624761581421, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1396.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1337.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2826.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 499.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9861111342906952, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 37, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 916.0, nextIdxLTE: 38, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 890.0, nextIdxLTE: 39, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9259982705116272, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9182223975658417, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7687499821186066, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1721.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 45, nextIdxGT: 67}
    - {featureIdx: 4, threshold: 0.8183333277702332, nextIdxLTE: 46, nextIdxGT: 47}
    - {featureIdx: 4, threshold: 0.8041666746139526, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9348366558551788, nextIdxLTE: 48, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1715.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9274839758872986, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 529.0, nextIdxLTE: 51, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 3871.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3554.5, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 522.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.89083331823349, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 620.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2112.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 4, threshold: 0.8416666388511658, nextIdxLTE: 58, nextIdxGT: 62}
    - {featureIdx: 5, threshold: 0.9768880307674408, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 613.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 980.5, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 1, threshold: 553.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8683333396911621, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 1825.0, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1702.5, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9808712005615234, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 5, threshold: 0.9921875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 68, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 1928.5, nextIdxLTE: 69, nextIdxGT: 72}
    - {featureIdx: 4, threshold: 0.9124999940395355, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8493055701255798, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1290.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9684244692325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 804.5, nextIdxLTE: 74, nextIdxGT: 76}
    - {featureIdx: 4, threshold: 0.8916666805744171, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 1, threshold: 762.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9961137771606445, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.97802734375, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9687070846557617, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 721.0, nextIdxLTE: -2, nextIdxGT: 81}
    - {featureIdx: 2, threshold: 1129.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9292857050895691, nextIdxLTE: 83, nextIdxGT: 90}
    - {featureIdx: 5, threshold: 0.9881324470043182, nextIdxLTE: 84, nextIdxGT: 88}
    - {featureIdx: 1, threshold: 682.0, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3144.0, nextIdxLTE: -1, nextIdxGT: 86}
    - {featureIdx: 0, threshold: 3499.0, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1991.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9183333516120911, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 5, threshold: 0.996033638715744, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 528.0, nextIdxLTE: 91, nextIdxGT: 92}
    - {featureIdx: 0, threshold: 2567.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9538352191448212, nextIdxLTE: -1, nextIdxGT: 93}
    - {featureIdx: 5, threshold: 0.9552827477455139, nextIdxLTE: 94, nextIdxGT: 95}
    - {featureIdx: 0, threshold: 4029.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 411.5, nextIdxLTE: 96, nextIdxGT: 97}
    - {featureIdx: 0, threshold: 3653.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 858.5, nextIdxLTE: -1, nextIdxGT: 98}
    - {featureIdx: 1, threshold: 876.0, nextIdxLTE: 99, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 862.5, nextIdxLTE: -2, nextIdxGT: 100}
    - {featureIdx: 1, threshold: 873.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 7
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.9878906309604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 711.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9234375059604645, nextIdxLTE: 4, nextIdxGT: 78}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 33}
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.903515636920929, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1785.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3186.0, nextIdxLTE: 9, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2238.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.715277761220932, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2120.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 2209.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1430.0, nextIdxLTE: 14, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9698660671710968, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 433.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 714.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9432663917541504, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1131.0, nextIdxLTE: 19, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1072.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2923.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 878.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1025.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1371.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9616815447807312, nextIdxLTE: 26, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2033.0, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7986111044883728, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 318.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1875.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 2416.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1607.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1565.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 34, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 787.5, nextIdxLTE: 35, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 782.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9259982705116272, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 522.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7687499821186066, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1721.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 41, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 756.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 737.5, nextIdxLTE: 43, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.8224999904632568, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9538352191448212, nextIdxLTE: 45, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 547.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1228.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3835.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1774.5, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1603.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9710937440395355, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 5, threshold: 0.9768880307674408, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 4, threshold: 0.8833333253860474, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2285.0, nextIdxLTE: 55, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1199.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1051.5, nextIdxLTE: 57, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 2457.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8991666734218597, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 826.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 61, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1928.5, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 2976.5, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2949.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9677734375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 804.5, nextIdxLTE: 66, nextIdxGT: 68}
    - {featureIdx: 4, threshold: 0.8916666805744171, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 4013.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9891741275787354, nextIdxLTE: 69, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 1252.0, nextIdxLTE: 70, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9154762029647827, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8828869163990021, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 5, threshold: 0.9687070846557617, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8936012089252472, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 721.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3341.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 1065.0, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9019345343112946, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3113.0, nextIdxLTE: -1, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 1548.5, nextIdxLTE: 80, nextIdxGT: 81}
    - {featureIdx: 0, threshold: 3130.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 400.0, nextIdxLTE: -2, nextIdxGT: 82}
    - {featureIdx: 5, threshold: 0.9538352191448212, nextIdxLTE: -1, nextIdxGT: 83}
    - {featureIdx: 5, threshold: 0.9558407962322235, nextIdxLTE: 84, nextIdxGT: 85}
    - {featureIdx: 0, threshold: 4029.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9677083194255829, nextIdxLTE: 86, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9750601053237915, nextIdxLTE: -1, nextIdxGT: 87}
    - {featureIdx: 1, threshold: 797.0, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 0, threshold: 3633.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 4, threshold: 0.9175926148891449, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.794921875, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 521.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8607638776302338, nextIdxLTE: 5, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 943.5, nextIdxLTE: 6, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 3249.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 665.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 711.0, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 255.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 683.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 812.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 826.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 924.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8372395932674408, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.78125, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 4, threshold: 0.8263888657093048, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1199.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3972.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 504.0, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.8791666626930237, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1010.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1774.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.901562511920929, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1194.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 269.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8916666507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 5.5, nextIdxLTE: 28, nextIdxGT: 43}
    - {featureIdx: 4, threshold: 0.9050000011920929, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3201.5, nextIdxLTE: 30, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 693.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 737.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9396949410438538, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 772.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8449999988079071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9771233797073364, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 1721.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1238.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9803385436534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9574652910232544, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1395.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3513.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 811.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 6.5, nextIdxLTE: 44, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2581.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1922.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 804.5, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 762.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 3598.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3196.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8845238089561462, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 87.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 689.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 684.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2426.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 131.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 94.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1879.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2063.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 2054.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8656249940395355, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 3192.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2705.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 279.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 7, threshold: 0.8499999940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 21, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 22, nextIdxGT: 41}
    - {featureIdx: 8, threshold: 0.9502060413360596, nextIdxLTE: 23, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.9443014860153198, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9304220080375671, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 7, threshold: 0.9552083313465118, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7991666793823242, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.879583328962326, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.8920833170413971, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2589.0, nextIdxLTE: 30, nextIdxGT: 35}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951637089252472, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1301.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1130.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 7, threshold: 0.7904166579246521, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2648.0, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 379.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9704777598381042, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 411.0, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 2602.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 520.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3887.5, nextIdxLTE: 42, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 299.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 3023.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 1861.5, nextIdxLTE: 45, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 3024.5, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 350.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 389.5, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3196.5, nextIdxLTE: 49, nextIdxGT: 51}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3150.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3690.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 8, threshold: 0.9947916567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3350.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1150.5, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3231.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 3233.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 684.5, nextIdxLTE: 60, nextIdxGT: 63}
    - {featureIdx: 8, threshold: 0.9694602191448212, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 7, threshold: 0.9304166734218597, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1942.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3598.0, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3588.5, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3284.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 10
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 87.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 689.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 684.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2426.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 131.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3564.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1879.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2063.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 2054.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8656249940395355, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 3192.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 945.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 279.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 284.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 21, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 22, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9502060413360596, nextIdxLTE: 23, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.9443014860153198, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9304220080375671, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 369.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2758.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.879583328962326, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.8920833170413971, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2589.0, nextIdxLTE: 30, nextIdxGT: 35}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951637089252472, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1031.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2648.0, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 2638.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2619.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8997222185134888, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 520.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3887.5, nextIdxLTE: 41, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 299.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 3023.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 1861.5, nextIdxLTE: 44, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 3024.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 350.5, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 389.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3196.5, nextIdxLTE: 48, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 3063.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 8, threshold: 0.9985795319080353, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1549.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 7, threshold: 0.9166666865348816, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8451389074325562, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1150.5, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3231.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 3233.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 684.5, nextIdxLTE: 59, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1492.5, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 7, threshold: 0.9304166734218597, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1978.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3598.0, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3588.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3284.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 11
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 97.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.8895833194255829, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1030.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 142.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2435.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2063.0, nextIdxLTE: 11, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 1160.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8656249940395355, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3192.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 945.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 642.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 279.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 284.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 19, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 20, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9502060413360596, nextIdxLTE: 21, nextIdxGT: 27}
    - {featureIdx: 8, threshold: 0.9443014860153198, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9304220080375671, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.9552083313465118, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7991666793823242, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.879583328962326, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 7, threshold: 0.8920833170413971, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2589.0, nextIdxLTE: 28, nextIdxGT: 33}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951637089252472, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 396.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 472.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9697916805744171, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.98828125, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9589460790157318, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 1196.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 499.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3887.5, nextIdxLTE: 38, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 299.5, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 3023.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1861.5, nextIdxLTE: 41, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 3024.5, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 350.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 389.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3196.5, nextIdxLTE: 45, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 7, threshold: 0.8915277719497681, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9701389074325562, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9403409063816071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1150.5, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 250.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3231.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 3233.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 1, threshold: 684.5, nextIdxLTE: 56, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 1492.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9673295319080353, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 4040.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3598.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3588.5, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3284.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 12
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 97.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.8895833194255829, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9307291507720947, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 142.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2435.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2063.0, nextIdxLTE: 11, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 2054.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8656249940395355, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3192.5, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 177.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 642.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 279.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.8499999940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 19, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 20, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9502060413360596, nextIdxLTE: 21, nextIdxGT: 27}
    - {featureIdx: 8, threshold: 0.9443014860153198, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9304220080375671, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.9552083313465118, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 310.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.879583328962326, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 7, threshold: 0.8920833170413971, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2589.0, nextIdxLTE: 28, nextIdxGT: 33}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9951637089252472, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 396.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1031.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.98828125, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9589460790157318, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 1196.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 499.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8479166924953461, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 219.0, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 3873.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8848611116409302, nextIdxLTE: 41, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.9401041567325592, nextIdxLTE: 42, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 299.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 2960.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9931318461894989, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 3322.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9892112910747528, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 350.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 351.5, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 3653.5, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 7, threshold: 0.9500000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3231.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 3233.0, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 684.5, nextIdxLTE: 55, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 1492.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1862.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 1978.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3598.0, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3588.5, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3284.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 13
  - tree:
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 97.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 0.9852430522441864, nextIdxLTE: 3, nextIdxGT: 19}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 7}
    - {featureIdx: 7, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9249999821186066, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.6861111223697662, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 3110.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1486.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.978515625, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 8, threshold: 0.8753720223903656, nextIdxLTE: 14, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1239.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 945.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 122.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3964.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7777777910232544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8416666686534882, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2075.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 8, threshold: 0.9889322817325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 23, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 322.0, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 544.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: 26, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 2316.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9795673191547394, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3195.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9502060413360596, nextIdxLTE: 30, nextIdxGT: 36}
    - {featureIdx: 7, threshold: 0.9503472447395325, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8729166686534882, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 7, threshold: 0.8920833170413971, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 1051.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9362980723381042, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3152.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 885.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 921.0, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 2710.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2585.5, nextIdxLTE: 41, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9961231350898743, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 8, threshold: 0.9970531761646271, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9786658585071564, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1014.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1285.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 1921.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1613.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 1616.5, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 7, threshold: 0.9277651607990265, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3206.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 3401.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1761.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 6, threshold: 8.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 89.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 3259.5, nextIdxLTE: 4, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 131.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 286.0, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1992.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.903124988079071, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 7, threshold: 0.8444444239139557, nextIdxLTE: 9, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 945.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8745535612106323, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8979166448116302, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.956250011920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9357638955116272, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 147.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8520833551883698, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.7416666746139526, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9808593690395355, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1666.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 218.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2365.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1303.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1487.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 160.5, nextIdxLTE: 25, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 1981.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7166666686534882, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4074.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 114.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1200.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9489583373069763, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 376.0, nextIdxLTE: 33, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 543.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 3990.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 197.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1844.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8100000023841858, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 8, threshold: 0.9943181574344635, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 3150.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2172.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 2602.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 788.0, nextIdxLTE: 44, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 388.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2316.5, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1198.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 8, threshold: 0.9392628073692322, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1309.0, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 891.5, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 918.5, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 499.5, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9666215181350708, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 8, threshold: 0.9964021444320679, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 505.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 15
  - tree:
    - {featureIdx: 1, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 51}
    - {featureIdx: 7, threshold: 0.8180555403232574, nextIdxLTE: 2, nextIdxGT: 35}
    - {featureIdx: 7, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.7369791567325592, nextIdxLTE: 6, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.6145833432674408, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.5041666626930237, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 67.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 68.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1990.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7312500178813934, nextIdxLTE: 12, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.6062500178813934, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.5354166924953461, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1488.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 651.5, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 967.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1220.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1401.5, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1206.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8984375, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 103.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3907.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.765277773141861, nextIdxLTE: 24, nextIdxGT: 31}
    - {featureIdx: 7, threshold: 0.6819444596767426, nextIdxLTE: 25, nextIdxGT: 26}
    - {featureIdx: 8, threshold: 0.8257812559604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4009.5, nextIdxLTE: 27, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 1989.0, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 150.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 144.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 103.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 791.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 1978.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9348958432674408, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 211.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9977678656578064, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1630.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8385416567325592, nextIdxLTE: 38, nextIdxGT: 39}
    - {featureIdx: 8, threshold: 0.5390625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 85.0, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 7, threshold: 0.9333333373069763, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 54.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 140.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.9729166626930237, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8864583373069763, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 579.5, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9633928537368774, nextIdxLTE: 48, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 2554.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3874.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2435.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9102083444595337, nextIdxLTE: 52, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 345.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: 54, nextIdxGT: 57}
    - {featureIdx: 7, threshold: 0.8216666579246521, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.809166669845581, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2316.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2647.0, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 2661.0, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 346.5, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 2007.0, nextIdxLTE: 61, nextIdxGT: 63}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.970762312412262, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3032.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2044.5, nextIdxLTE: 65, nextIdxGT: 70}
    - {featureIdx: 7, threshold: 0.9662878513336182, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 1287.0, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 2, threshold: 1293.5, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9721590876579285, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 16
  - tree:
    - {featureIdx: 1, threshold: 225.0, nextIdxLTE: 1, nextIdxGT: 46}
    - {featureIdx: 7, threshold: 0.8180555403232574, nextIdxLTE: 2, nextIdxGT: 31}
    - {featureIdx: 7, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.4609375, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 38.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.7369791567325592, nextIdxLTE: 7, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.5854166448116302, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3041.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1990.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1752.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 681.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 871.0, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 98.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 2636.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2160.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.7291666865348816, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 122.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 102.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9114583432674408, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 2987.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3284.0, nextIdxLTE: 23, nextIdxGT: 29}
    - {featureIdx: 7, threshold: 0.7208333313465118, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.6819444596767426, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 881.0, nextIdxLTE: 26, nextIdxGT: 27}
    - {featureIdx: 8, threshold: 0.9486607313156128, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1978.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 7, threshold: 0.7611111104488373, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 4009.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 8, threshold: 0.80859375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9977678656578064, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1630.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8046875, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 85.0, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 7, threshold: 0.9333333373069763, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1312.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9104166626930237, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8218750059604645, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 8, threshold: 0.9633928537368774, nextIdxLTE: 40, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 800.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9004464447498322, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8838541507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3860.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1264.0, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9102083444595337, nextIdxLTE: 47, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 345.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: 49, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 414.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9399038255214691, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9886819124221802, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2647.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 346.5, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 55, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 2821.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2007.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9856672883033752, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2044.5, nextIdxLTE: 59, nextIdxGT: 64}
    - {featureIdx: 7, threshold: 0.9662878513336182, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 1287.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1293.5, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9721590876579285, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 97.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 3, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 3254.5, nextIdxLTE: 4, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 131.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 286.0, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1992.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2061.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 176.5, nextIdxLTE: 9, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 2615.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 160.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.875, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8652777671813965, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.7097222208976746, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1720.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1882.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 8, threshold: 0.9125744104385376, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 218.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2974.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 188.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 160.5, nextIdxLTE: 22, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 131.0, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.8203125, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.6944444477558136, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 118.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3438.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2776.0, nextIdxLTE: 30, nextIdxGT: 46}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: 31, nextIdxGT: 34}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 2316.5, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.976219117641449, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 385.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 405.0, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 389.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9314903616905212, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8449999988079071, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 2641.5, nextIdxLTE: 40, nextIdxGT: 44}
    - {featureIdx: 8, threshold: 0.9964021444320679, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9483630955219269, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2401.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2140.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2648.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 520.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3924.5, nextIdxLTE: 47, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.9947552382946014, nextIdxLTE: 48, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 1937.0, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 1956.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9953640103340149, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 3266.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3150.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1150.5, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 18
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 19}
    - {featureIdx: 7, threshold: 0.4791666567325592, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.7552083432674408, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2301.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 3557.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.5041666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8791666626930237, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2652.0, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 1019.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.8062500059604645, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.7252604067325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1120.5, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 850.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 649.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 66.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6062500178813934, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2796.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 54.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2049.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 19
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3473.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.515625, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.7291666865348816, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1223.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 20
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3473.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2786.0, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1223.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 21
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 22
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 23
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 24
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 590.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 25
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 26
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 590.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 27
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2406.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 28
  - tree:
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9083333313465118, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.7791666686534882, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3460.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.4416666626930237, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 923.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 13, threshold: 0.90625, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 29
  - tree:
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9083333313465118, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.7791666686534882, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3460.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.4416666626930237, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 923.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 14.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 30
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 31
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 590.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 32
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 33
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2406.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 34
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 35
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2406.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 36
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 590.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 37
  - tree:
    - {featureIdx: 1, threshold: 16.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.6222222149372101, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 38
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2793.5, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 2305.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3749.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1988.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9892578125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 584.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9234375059604645, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 2333.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 616.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3126.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1258.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9629794061183929, nextIdxLTE: 16, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9251301884651184, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.9114583432674408, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1180.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 2996.0, nextIdxLTE: 21, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1929.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3462.0, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 1102.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1473.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1812.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3081.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1735.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3956.5, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1790.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 3631.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1854.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 1997.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 39
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2793.5, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 17, threshold: 0.8187499940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1988.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9892578125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 584.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9234375059604645, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 17, threshold: 0.8958333432674408, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 621.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3126.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 3133.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9629794061183929, nextIdxLTE: 16, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9251301884651184, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.9114583432674408, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 3116.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 3956.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3374.0, nextIdxLTE: 22, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 3264.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1666.0, nextIdxLTE: 24, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9827752709388733, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 2996.0, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.8652777671813965, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 892.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 976.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9833984375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1856.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1934.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1854.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 17, threshold: 0.871874988079071, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 40
  - tree:
    - {featureIdx: 17, threshold: 0.797222226858139, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1312.5, nextIdxLTE: 3, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 474.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 25}
    - {featureIdx: 17, threshold: 0.827777773141861, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 715.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 941.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1011.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9624899625778198, nextIdxLTE: 10, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 613.5, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 627.5, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 17, threshold: 0.8687500059604645, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 837.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 809.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 3244.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9299879670143127, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.9055555760860443, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2898.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9391025602817535, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 2615.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9763020575046539, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2797.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 978.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9990234375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3110.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 3139.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 3861.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1933.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 41
  - tree:
    - {featureIdx: 17, threshold: 0.797222226858139, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1312.5, nextIdxLTE: 3, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 474.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: 24}
    - {featureIdx: 17, threshold: 0.827777773141861, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 715.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 941.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1011.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9624899625778198, nextIdxLTE: 10, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 613.5, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 627.5, nextIdxLTE: 12, nextIdxGT: 14}
    - {featureIdx: 17, threshold: 0.8687500059604645, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9181423485279083, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 809.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 3244.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3151.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9299879670143127, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9547991156578064, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1264.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 21, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9763020575046539, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 864.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 978.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9990234375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.970061182975769, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.8499999940395355, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1510.5, nextIdxLTE: 28, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1461.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1935.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 1991.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 42
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2793.5, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 750.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3749.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1988.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9892578125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 584.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9234375059604645, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9169034063816071, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 621.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3126.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1258.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9629794061183929, nextIdxLTE: 16, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9251301884651184, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.9114583432674408, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9437499940395355, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 2996.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 3462.0, nextIdxLTE: 22, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1102.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1473.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.995126485824585, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9717119038105011, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.8430555462837219, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3956.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1790.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1944.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1854.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 17, threshold: 0.871874988079071, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 43
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 2.5, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2793.5, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 750.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3749.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1988.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9892578125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 584.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9234375059604645, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 621.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9169034063816071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3126.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1258.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9629794061183929, nextIdxLTE: 16, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9251301884651184, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.9114583432674408, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1180.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 2996.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 3462.0, nextIdxLTE: 22, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 1102.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1473.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1812.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3081.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1735.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3956.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1790.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1944.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1854.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 3817.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 44
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1004.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 860.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 442.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 1312.5, nextIdxLTE: 7, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9419252872467041, nextIdxLTE: 8, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 3624.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 838.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 900.5, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 1006.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1201.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 15, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 2812.5, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 17, threshold: 0.8187499940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.973437488079071, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 1025.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 538.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 740.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9598557949066162, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 760.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 693.5, nextIdxLTE: 26, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9680397510528564, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1859.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 546.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9471354186534882, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 3357.5, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3081.5, nextIdxLTE: 32, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9712611734867096, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3053.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 797.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 761.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1476.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1473.5, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9532738029956818, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 766.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1933.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 45
  - tree:
    - {featureIdx: 17, threshold: 0.8090277910232544, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 1004.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 1008.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9187500178813934, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 442.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 645.5, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9583333432674408, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1003.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2814.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9901258647441864, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 3.5, nextIdxLTE: 12, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 1296.5, nextIdxLTE: 13, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 666.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 17, threshold: 0.8416666686534882, nextIdxLTE: 15, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 3247.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9720552861690521, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9463541805744171, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9636618494987488, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 2310.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 717.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9626538753509521, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 915.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 2146.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9471354186534882, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1669.5, nextIdxLTE: 27, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 918.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1377.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1454.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 712.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1644.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9975818395614624, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3295.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 3521.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3053.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 839.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1982.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 17, threshold: 0.8444444239139557, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 998.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 747.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 46
  - tree:
    - {featureIdx: 19, threshold: 0.7895833551883698, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.7697916626930237, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 616.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.9195312261581421, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 513.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 541.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8236111104488373, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 591.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8777777850627899, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3608.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 735.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.900669664144516, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.809374988079071, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 20, threshold: 0.9678240716457367, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 2874.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 20, threshold: 0.9841435253620148, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3213.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 638.5, nextIdxLTE: 21, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1023.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1399.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 20, threshold: 0.9765625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.8347222208976746, nextIdxLTE: 25, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 785.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 3714.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.9345643818378448, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 900.0, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 837.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.9578598439693451, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.9509943127632141, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1111.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 1689.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2093.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 47
  - tree:
    - {featureIdx: 19, threshold: 0.7895833551883698, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.7697916626930237, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 18, threshold: 3.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.9195312261581421, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 513.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 541.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8236111104488373, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 591.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8777777850627899, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3608.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 735.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.900669664144516, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.809374988079071, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 20, threshold: 0.9678240716457367, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 2874.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 20, threshold: 0.9841435253620148, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3213.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 638.5, nextIdxLTE: 21, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1023.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 1399.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 20, threshold: 0.9765625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.8347222208976746, nextIdxLTE: 25, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 785.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 3714.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1745.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 837.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 872.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 20, threshold: 0.9578598439693451, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 897.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2687.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 581.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 551.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 48
  - tree:
    - {featureIdx: 19, threshold: 0.7895833551883698, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.7697916626930237, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 616.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.9195312261581421, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 513.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3977.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.8236111104488373, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 591.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8777777850627899, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3608.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 735.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.9020833075046539, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.846875011920929, nextIdxLTE: 16, nextIdxGT: 30}
    - {featureIdx: 19, threshold: 0.8059027791023254, nextIdxLTE: 17, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 3020.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 20, threshold: 0.9841435253620148, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3179.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 693.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.949952632188797, nextIdxLTE: 22, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 2461.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1490.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1865.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1635.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1512.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 941.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 3716.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.9578598439693451, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 581.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.9355384111404419, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 49
  - tree:
    - {featureIdx: 19, threshold: 0.7895833551883698, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.7697916626930237, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 3537.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.9195312261581421, nextIdxLTE: 6, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 513.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3977.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.8236111104488373, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 591.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8777777850627899, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 844.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3608.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 735.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2731.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.846875011920929, nextIdxLTE: 16, nextIdxGT: 30}
    - {featureIdx: 19, threshold: 0.8059027791023254, nextIdxLTE: 17, nextIdxGT: 21}
    - {featureIdx: 20, threshold: 0.9678240716457367, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 2874.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 3213.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 18, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 20, threshold: 0.949952632188797, nextIdxLTE: 22, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 2461.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1490.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 1865.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1635.0, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 896.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 941.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 3716.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 20, threshold: 0.9578598439693451, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 581.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2871.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 50
  - tree:
    - {featureIdx: 1, threshold: 79.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.6944444477558136, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 48.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2700.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2402.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 51
  - tree:
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 3535.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 60.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 51.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 52
  - tree:
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.6944444477558136, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 3516.0, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.8708333373069763, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 114.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 60.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2437.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 53
  - tree:
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8979166448116302, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.6944444477558136, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 3516.0, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 15, threshold: 0.8708333373069763, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 114.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 60.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2437.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 54
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 25}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9789496660232544, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 4076.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.5916666686534882, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 172.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8828125, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3173.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9889322817325592, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2379.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1540.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2794.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 272.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8850911557674408, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 412.0, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.995312511920929, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.893750011920929, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2812.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1600.0, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 2660.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9598214328289032, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 27, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 635.5, nextIdxLTE: 28, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.830078125, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 2513.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9506076574325562, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1365.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.5, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9363839328289032, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 705.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 979.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 22, threshold: 0.78125, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1336.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2216.5, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3835.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 516.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 843.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.765277773141861, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9676339328289032, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9826150238513947, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9808712005615234, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2489.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9793619811534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3012.5, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 2473.5, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3618.5, nextIdxLTE: 54, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1749.5, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1884.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7802083194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 22, threshold: 0.8299999833106995, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1933.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 949.5, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1027.0, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 55
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 25}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9789496660232544, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 4076.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.5916666686534882, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 172.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 169.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3173.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2379.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9915364682674408, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1540.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9053819477558136, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8850911557674408, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 412.0, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.995312511920929, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.893750011920929, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.7041666507720947, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1600.0, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 2660.5, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 430.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 27, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 635.5, nextIdxLTE: 28, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.830078125, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 2513.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9506076574325562, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 1365.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.5, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9363839328289032, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 705.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 979.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 22, threshold: 0.78125, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1336.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2216.5, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2194.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3835.0, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 514.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.765277773141861, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9676339328289032, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 5, threshold: 0.9826150238513947, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9808712005615234, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2489.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9793619811534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3012.5, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 852.5, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 22, threshold: 0.7722222208976746, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3618.5, nextIdxLTE: 54, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1749.5, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1884.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3804.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: -1, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 22, threshold: 0.8299999833106995, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 1933.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 949.5, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1027.0, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 56
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 23}
    - {featureIdx: 22, threshold: 0.5291666686534882, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 2082.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9312499761581421, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 287.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 246.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 7, nextIdxGT: 22}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1283.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.84765625, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 22, threshold: 0.5708333253860474, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 1203.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3510.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9104662537574768, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1576.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 497.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 740.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 1101.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9351283609867096, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2346.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 25, nextIdxGT: 55}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 26, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.830078125, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 230.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9430803656578064, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1365.0, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.5, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9363839328289032, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 755.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 979.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 22, threshold: 0.78125, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1336.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2216.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8921875059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3623.5, nextIdxLTE: 39, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 971.5, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9497147798538208, nextIdxLTE: 41, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 2555.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2439.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 630.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9520833194255829, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 3074.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2858.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1055.0, nextIdxLTE: 48, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 813.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.7541666626930237, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 2547.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9365985691547394, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 682.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.892578125, nextIdxLTE: 56, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 175.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 1950.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 22, threshold: 0.8299999833106995, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1933.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 949.5, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1625.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 57
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 23}
    - {featureIdx: 22, threshold: 0.5291666686534882, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 2082.5, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9312499761581421, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8946180641651154, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 2062.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 7, nextIdxGT: 22}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1283.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.84765625, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1203.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.5708333253860474, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3510.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9104662537574768, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 1576.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 497.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9196428656578064, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 2979.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9607979953289032, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2346.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 25, nextIdxGT: 55}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 26, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.830078125, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 230.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9430803656578064, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1365.0, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.5, nextIdxLTE: 31, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9363839328289032, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 979.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 22, threshold: 0.78125, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1336.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2216.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3623.5, nextIdxLTE: 39, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 971.5, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9497147798538208, nextIdxLTE: 41, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 2555.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7638888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 630.0, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9520833194255829, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 3074.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2858.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1055.0, nextIdxLTE: 48, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 813.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.7541666626930237, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 1421.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9365985691547394, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 516.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 682.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 376.5, nextIdxLTE: 56, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 22, threshold: 0.8416666686534882, nextIdxLTE: 58, nextIdxGT: 60}
    - {featureIdx: 5, threshold: 0.9583333432674408, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 5, threshold: 0.970703125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1324.0, nextIdxLTE: 61, nextIdxGT: 62}
    - {featureIdx: 5, threshold: 0.9544270932674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3209.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 3224.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 22, threshold: 0.8299999833106995, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 2, threshold: 1933.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 746.0, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 699.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 58
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 29}
    - {featureIdx: 22, threshold: 0.5291666686534882, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.798828125, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2082.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 2969.0, nextIdxLTE: 6, nextIdxGT: 14}
    - {featureIdx: 22, threshold: 0.6166666746139526, nextIdxLTE: 7, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 252.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 737.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1082.0, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 2494.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 2594.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2351.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1146.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3214.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 22, threshold: 0.6875, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4061.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8841145932674408, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 172.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2033.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9104662537574768, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1576.5, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2660.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 382.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 740.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 971.5, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9833984375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 31, nextIdxGT: 59}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 32, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.8255208432674408, nextIdxLTE: 33, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 736.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.762499988079071, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 422.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3699.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3650.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8627232015132904, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 419.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 1141.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3623.5, nextIdxLTE: 42, nextIdxGT: 55}
    - {featureIdx: 5, threshold: 0.9497147798538208, nextIdxLTE: 43, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 1821.0, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 2920.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3451.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3074.5, nextIdxLTE: 47, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 2858.5, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 755.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 2614.5, nextIdxLTE: 50, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 1355.0, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 866.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 22, threshold: 0.7444444298744202, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9947916865348816, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.952793538570404, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9365985691547394, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 618.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3889.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.8286111056804657, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3140.0, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 1, threshold: 902.0, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4022.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9853515625, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9598958194255829, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 59
  - tree:
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 1, nextIdxGT: 25}
    - {featureIdx: 22, threshold: 0.5291666686534882, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 2082.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.8098958432674408, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 174.0, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.8841145932674408, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3161.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 111.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.81640625, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 251.5, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1978.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3065.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 3214.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 254.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 1066.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2033.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9104662537574768, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 1576.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2660.5, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 740.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 918.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9947916567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 27, nextIdxGT: 55}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 28, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.8255208432674408, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 736.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.762499988079071, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 422.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3699.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8627232015132904, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 3650.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 419.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 22, threshold: 0.7437500059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3623.5, nextIdxLTE: 38, nextIdxGT: 51}
    - {featureIdx: 5, threshold: 0.9497147798538208, nextIdxLTE: 39, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 2555.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9347098171710968, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.952343761920929, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 971.5, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1662.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1369.0, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 630.0, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 5, threshold: 0.967075914144516, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 755.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 5, threshold: 0.9810897409915924, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9711109399795532, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9365985691547394, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 618.5, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3889.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.8286111056804657, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: 57, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 147.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1933.5, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 949.5, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1625.5, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3297.0, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 688.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 60
  - tree:
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9789496660232544, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 4076.0, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.5916666686534882, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 172.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8828125, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1248.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9889322817325592, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2379.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1540.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 272.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 2794.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 16, nextIdxGT: 61}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 17, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.8255208432674408, nextIdxLTE: 18, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 736.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.7270833551883698, nextIdxLTE: 21, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 2083.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.8850911557674408, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 412.0, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9947916567325592, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7041666507720947, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9075520932674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1600.0, nextIdxLTE: 28, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9607979953289032, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 497.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1095.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1063.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 665.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 620.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.765277773141861, nextIdxLTE: 36, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9529671669006348, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 3574.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 3596.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 962.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 710.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1662.0, nextIdxLTE: 44, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 1294.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7444444298744202, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 2623.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 656.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 884.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 852.5, nextIdxLTE: 51, nextIdxGT: 58}
    - {featureIdx: 5, threshold: 0.943977028131485, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9180555641651154, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 5, threshold: 0.8967013657093048, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8932291567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1437.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 1675.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 971.5, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1749.5, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 934.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 921.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 1, threshold: 925.0, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 1940.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 984.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 61
  - tree:
    - {featureIdx: 22, threshold: 0.6972222030162811, nextIdxLTE: 1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2026.0, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9789496660232544, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 4076.0, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.5916666686534882, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 172.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 169.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 3173.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2379.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9915364682674408, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1540.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 21, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 272.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9053819477558136, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.9187500178813934, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7895833551883698, nextIdxLTE: 16, nextIdxGT: 60}
    - {featureIdx: 21, threshold: 2.5, nextIdxLTE: 17, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.8255208432674408, nextIdxLTE: 18, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 736.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.7270833551883698, nextIdxLTE: 21, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 2083.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.8850911557674408, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 412.0, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9947916567325592, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9069940447807312, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 229.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1600.0, nextIdxLTE: 28, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9607979953289032, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 497.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9246961772441864, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1095.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1063.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 665.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 620.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.765277773141861, nextIdxLTE: 36, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9529671669006348, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 3574.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 3596.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.7236111164093018, nextIdxLTE: 40, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 3567.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 5, threshold: 0.9768880307674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 21, threshold: 3.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1662.0, nextIdxLTE: 44, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 1294.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1137.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9711109399795532, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 5, threshold: 0.9810897409915924, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 5, threshold: 0.9921875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2421.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 852.5, nextIdxLTE: 51, nextIdxGT: 57}
    - {featureIdx: 5, threshold: 0.943977028131485, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1239.0, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 3889.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 618.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 22, threshold: 0.781597226858139, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 1675.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 971.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1749.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 1884.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 166.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 2041.0, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 907.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 22, threshold: 0.8299999833106995, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 22, threshold: 0.8062500059604645, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 5, threshold: 0.9853515625, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 921.5, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 62
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 1
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 3
    value: {min: 512, max: 2048}
