

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s'
================================================================
* Date:           Sat Oct 15 11:10:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_870_1_VITIS_LOOP_872_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|      256|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_333_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln870_6_fu_361_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_380_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_9_fu_342_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_fu_327_p2             |      icmp|   0|  0|  11|           7|           8|
    |select_ln870_2_fu_386_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln870_fu_348_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  72|          31|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_v1_V_phi_fu_136_p16        |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_28_phi_fu_268_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_29_phi_fu_246_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_30_phi_fu_224_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_31_phi_fu_202_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_32_phi_fu_180_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_33_phi_fu_158_p16     |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_phi_fu_290_p16        |  14|          3|   16|         48|
    |ap_sig_allocacmp_c7_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |c6_V_fu_102                           |   9|          2|    4|          8|
    |c7_V_fu_98                            |   9|          2|    4|          8|
    |fifo_C_drain_PE_0_088_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_fu_106                 |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 184|         40|  157|        442|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c6_V_fu_102              |  4|   0|    4|          0|
    |c7_V_fu_98               |  4|   0|    4|          0|
    |icmp_ln1069_9_reg_578    |  1|   0|    1|          0|
    |icmp_ln1069_reg_574      |  1|   0|    1|          0|
    |indvar_flatten_fu_106    |  7|   0|    7|          0|
    |local_C_V_addr_reg_583   |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   23|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_|  return value|
|fifo_C_drain_PE_0_088_dout     |   in|   16|     ap_fifo|                               fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_empty_n  |   in|    1|     ap_fifo|                               fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_read     |  out|    1|     ap_fifo|                               fifo_C_drain_PE_0_088|       pointer|
|local_C_V_address0             |  out|    3|   ap_memory|                                           local_C_V|         array|
|local_C_V_ce0                  |  out|    1|   ap_memory|                                           local_C_V|         array|
|local_C_V_q0                   |   in|  128|   ap_memory|                                           local_C_V|         array|
|local_C_V_address1             |  out|    3|   ap_memory|                                           local_C_V|         array|
|local_C_V_ce1                  |  out|    1|   ap_memory|                                           local_C_V|         array|
|local_C_V_we1                  |  out|    1|   ap_memory|                                           local_C_V|         array|
|local_C_V_d1                   |  out|  128|   ap_memory|                                           local_C_V|         array|
+-------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

