/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkMMU_DCache.h"


/* Literal declarations */
static unsigned int const UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2863311530u,
															 2u };
static tUWide const UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(258u,
													 UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										   2863311530u,
										   2863311530u,
										   682u };
static tUWide const UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa(106u,
								   UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_129_h1_arr[] = { 1u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_129_h1(129u, UWide_literal_129_h1_arr);
static unsigned int const UWide_literal_128_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h0(128u, UWide_literal_128_h0_arr);
static unsigned int const UWide_literal_128_h1_arr[] = { 1u, 0u, 0u, 0u };
static tUWide const UWide_literal_128_h1(128u, UWide_literal_128_h1_arr);
static unsigned int const UWide_literal_129_h0_arr[] = { 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_129_h0(129u, UWide_literal_129_h0_arr);
static unsigned int const UWide_literal_128_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u };
static tUWide const UWide_literal_128_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(128u,
									UWide_literal_128_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_65_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_65_h0(65u, UWide_literal_65_h0_arr);
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_21("\n", 1u);
static std::string const __str_literal_142("    ", 4u);
static std::string const __str_literal_61("      ", 6u);
static std::string const __str_literal_122("        ", 8u);
static std::string const __str_literal_22("                       ", 23u);
static std::string const __str_literal_1("            To fabric: ", 23u);
static std::string const __str_literal_81("          0x%0h  op  0x%0h -> 0x%0h", 35u);
static std::string const __str_literal_80("          Cache word 0x%0h, load-result 0x%0h", 45u);
static std::string const __str_literal_82("          New CWord_Set:", 24u);
static std::string const __str_literal_79("          PA 0x%0h ", 19u);
static std::string const __str_literal_134("        64b fabric: concat with rg_lower_word64: new_centry 0x%0x",
					   65u);
static std::string const __str_literal_75("        => rl_write_response", 28u);
static std::string const __str_literal_66("        AMO LR: cache refill: cancelling LR/SC reservation for PA 0x%0h",
					  71u);
static std::string const __str_literal_63("        AMO LR: reserving PA 0x%0h", 34u);
static std::string const __str_literal_77("        AMO Miss: -> CACHE_START_REFILL.", 40u);
static std::string const __str_literal_70("        AMO SC result = %0d", 27u);
static std::string const __str_literal_76("        AMO SC: Fail response for addr 0x%0h", 44u);
static std::string const __str_literal_69("        AMO SC: fail due to invalid LR/SC reservation",
					  53u);
static std::string const __str_literal_68("        AMO SC: fail: reserved addr 0x%0h, this address 0x%0h",
					  61u);
static std::string const __str_literal_78("        AMO: addr 0x%0h amo_f5 0x%0h width_code %0d is_unsigned %0d rs2_val 0x%0h",
					  81u);
static std::string const __str_literal_83("        AMO_op: cancelling LR/SC reservation for PA",
					  51u);
static std::string const __str_literal_46("        ASSERTION ERROR: fn_test_cache_hit_or_miss: multiple hits in set at [%0d] and [%0d]",
					  91u);
static std::string const __str_literal_44("        CSet 0x%0x, CWord 0x%0x: ", 33u);
static std::string const __str_literal_37("        CSet 0x%0x: (state, tag):", 33u);
static std::string const __str_literal_72("        New Word128_Set:", 24u);
static std::string const __str_literal_35("        Priv:%0d  SATP:{mode %0d asid %0h pa %0h}  VA:%0h.%0h.%0h",
					  65u);
static std::string const __str_literal_65("        Read Miss: -> CACHE_START_REFILL.", 41u);
static std::string const __str_literal_64("        Read-hit: addr 0x%0h centry 0x%0h", 41u);
static std::string const __str_literal_135("        Recording rdata in rg_lower_word64", 42u);
static std::string const __str_literal_67("        ST: cancelling LR/SC reservation for PA", 47u);
static std::string const __str_literal_138("        Updating Cache cword_set 0x%0h, cword_in_cline %0d) old => new",
					   70u);
static std::string const __str_literal_74("        Write-Cache-Hit/Miss: eaddr 0x%0h word128 0x%0h",
					  55u);
static std::string const __str_literal_71("        Write-Cache-Hit: pa 0x%0h word128 0x%0h", 47u);
static std::string const __str_literal_73("        Write-Cache-Miss: pa 0x%0h word128 0x%0h", 48u);
static std::string const __str_literal_36("        eaddr = {CTag 0x%0h  CSet 0x%0h  CWord 0x%0h  Byte 0x%0h}",
					  65u);
static std::string const __str_literal_137("    => CACHE_REREQ", 18u);
static std::string const __str_literal_84("    => IO_REQ", 13u);
static std::string const __str_literal_136("    => MODULE_EXCEPTION_RSP", 27u);
static std::string const __str_literal_146("    => rl_ST_AMO_response", 25u);
static std::string const __str_literal_105("    Addr Space megapage pa: 0x%0h", 33u);
static std::string const __str_literal_117("    Addr Space page pa: 0x%0h", 29u);
static std::string const __str_literal_148("    FAIL due to I/O address.", 28u);
static std::string const __str_literal_112("    Invalid PTE: PPN [0] is not zero; page fault %0d",
					   52u);
static std::string const __str_literal_103("    Invalid PTE: PPN[1] or PPN[0] is not zero; page fault %0d",
					   61u);
static std::string const __str_literal_109("    Req for level 0 PTE", 23u);
static std::string const __str_literal_101("    Req for level 1 PTE", 23u);
static std::string const __str_literal_47("    TLB result: ", 16u);
static std::string const __str_literal_120("    Victim way %0d; => CACHE_REFILL", 35u);
static std::string const __str_literal_170("    amo_funct5 = 0x%0h", 22u);
static std::string const __str_literal_60("    fa_record_pte_A_D_updates:", 30u);
static std::string const __str_literal_139("    fa_req_ram_B tagCSet [0x%0x] cword_set [0x%0d]",
					   50u);
static std::string const __str_literal_164("    priv:", 9u);
static std::string const __str_literal_38(" (", 2u);
static std::string const __str_literal_45(" 0x%0x", 6u);
static std::string const __str_literal_169(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h", 43u);
static std::string const __str_literal_163(" width_code:%0d addr:0x%0h st_value:0x%0h", 41u);
static std::string const __str_literal_11(" }", 2u);
static std::string const __str_literal_178("%0d: %m.ma_ddr4_ready: Enabling MMU_Cache", 41u);
static std::string const __str_literal_159("%0d: %m.req: op:", 16u);
static std::string const __str_literal_143("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
					   50u);
static std::string const __str_literal_62("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
					  63u);
static std::string const __str_literal_121("%0d: %s.rl_cache_refill_rsps_loop:", 34u);
static std::string const __str_literal_133("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
					   79u);
static std::string const __str_literal_158("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
					   57u);
static std::string const __str_literal_153("%0d: %s.rl_discard_write_rsp: pending %0d ", 42u);
static std::string const __str_literal_149("%0d: %s.rl_io_AMO_op_req; width_code 0x%0h vaddr %0h  paddr %0h",
					   63u);
static std::string const __str_literal_152("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
					   79u);
static std::string const __str_literal_150("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
					   52u);
static std::string const __str_literal_140("%0d: %s.rl_io_read_req; width_code 0x%0h vaddr %0h  paddr %0h",
					   61u);
static std::string const __str_literal_144("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
					   70u);
static std::string const __str_literal_141("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h", 48u);
static std::string const __str_literal_114("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					   87u);
static std::string const __str_literal_116("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE",
					   68u);
static std::string const __str_literal_115("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte 0x%0h @ 0x50h: Not a leaf PTE; page fault %0d",
					   90u);
static std::string const __str_literal_118("%0d: %s.rl_ptw_level_0: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					   91u);
static std::string const __str_literal_111("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: megapage pte 0x%0h @ 0x%0h",
					   67u);
static std::string const __str_literal_107("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					   87u);
static std::string const __str_literal_110("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for megapage",
					   81u);
static std::string const __str_literal_113("%0d: %s.rl_ptw_level_1: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					   91u);
static std::string const __str_literal_102("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: gigapage pte 0x%0h @ 0x%0h",
					   67u);
static std::string const __str_literal_99("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: Invalid PTE; page fault %0d",
					  87u);
static std::string const __str_literal_104("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: leaf PTE for gigapage",
					   81u);
static std::string const __str_literal_106("%0d: %s.rl_ptw_level_2: for eaddr 0x%0h: pte_pa 0x%0h: FABRIC_RSP_ERR: access exception %0d",
					   91u);
static std::string const __str_literal_32("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
					  73u);
static std::string const __str_literal_33("%0d: %s.rl_reset: Flushed", 25u);
static std::string const __str_literal_108("%0d: %s.rl_rl_ptw_level_1: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 0",
					   82u);
static std::string const __str_literal_100("%0d: %s.rl_rl_ptw_level_2: for eaddr 0x%0h: pte 0x%0h @ 0x%0h: continue to level 1",
					   82u);
static std::string const __str_literal_119("%0d: %s.rl_start_cache_refill: ", 31u);
static std::string const __str_literal_85("%0d: %s.rl_start_tlb_refill for eaddr 0x%0h; req for level 2 PTE",
					  64u);
static std::string const __str_literal_171("%0d: %s.tlb_flush", 17u);
static std::string const __str_literal_30("%0d: %s: cache size %0d KB, associativity %0d, line size %0d bytes (= %0d XLEN words)",
					  85u);
static std::string const __str_literal_147("%0d: %s: rl_io_AMO_SC_req; width_code 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
					   79u);
static std::string const __str_literal_151("%0d: %s: rl_io_AMO_read_rsp; width_code 0x%0h  vaddr %0h  paddr %0h  word128 0x%0h",
					   82u);
static std::string const __str_literal_145("%0d: %s: rl_io_write_req; width_code 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
					   78u);
static std::string const __str_literal_34("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h", 42u);
static std::string const __str_literal_86("%0t            To fabric: ", 26u);
static std::string const __str_literal_4("'h%h", 4u);
static std::string const __str_literal_43(")", 1u);
static std::string const __str_literal_5(", ", 2u);
static std::string const __str_literal_42(", --", 4u);
static std::string const __str_literal_41(", 0x%0x", 7u);
static std::string const __str_literal_87("AXI4_ARFlit { ", 14u);
static std::string const __str_literal_2("AXI4_AWFlit { ", 14u);
static std::string const __str_literal_154("AXI4_BFlit { ", 13u);
static std::string const __str_literal_123("AXI4_RFlit { ", 13u);
static std::string const __str_literal_9("AXI4_Size { ", 12u);
static std::string const __str_literal_23("AXI4_WFlit { ", 13u);
static std::string const __str_literal_162("CACHE_AMO", 9u);
static std::string const __str_literal_160("CACHE_LD", 8u);
static std::string const __str_literal_161("CACHE_ST", 8u);
static std::string const __str_literal_39("CTAG_CLEAN", 10u);
static std::string const __str_literal_40("CTAG_EMPTY", 10u);
static std::string const __str_literal_130("DECERR", 6u);
static std::string const __str_literal_31("D_MMU_Cache", 11u);
static std::string const __str_literal_128("EXOKAY", 6u);
static std::string const __str_literal_176("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2227, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_cache_refill_rsps_loop] ) fired in the same clock cycle.\n",
					   223u);
static std::string const __str_literal_175("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2228, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_rereq] ) fired in the same clock cycle.\n",
					   206u);
static std::string const __str_literal_174("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2229, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_rl_start_cache_refill] ) fired in the same clock cycle.\n",
					   219u);
static std::string const __str_literal_173("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2230, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_do_reset_req] ) fired in the same clock cycle.\n",
					   210u);
static std::string const __str_literal_172("Error: \"../src_Core/Near_Mem_VM_WT_L1/MMU_Cache.bsv\", line 2231, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_cache_do_req] and\n  [RL_cache_do_tlb_flush] ) fired in the same clock cycle.\n",
					   210u);
static std::string const __str_literal_27("False", 5u);
static std::string const __str_literal_13("INCR", 4u);
static std::string const __str_literal_167("M", 1u);
static std::string const __str_literal_177("MMU_Cache req for addr %x, data_not_instruction %d, resetting %d",
					   64u);
static std::string const __str_literal_15("NORMAL", 6u);
static std::string const __str_literal_127("OKAY", 4u);
static std::string const __str_literal_168("RESERVED", 8u);
static std::string const __str_literal_166("S", 1u);
static std::string const __str_literal_129("SLVERR", 6u);
static std::string const __str_literal_28("True", 4u);
static std::string const __str_literal_165("U", 1u);
static std::string const __str_literal_52("VM_XLATE_EXCEPTION", 18u);
static std::string const __str_literal_50("VM_XLATE_OK", 11u);
static std::string const __str_literal_51("VM_XLATE_TLB_MISS", 17u);
static std::string const __str_literal_48("VM_Xlate_Result { ", 18u);
static std::string const __str_literal_53("allow_cap: ", 11u);
static std::string const __str_literal_89("araddr: ", 8u);
static std::string const __str_literal_92("arburst: ", 9u);
static std::string const __str_literal_94("arcache: ", 9u);
static std::string const __str_literal_88("arid: ", 6u);
static std::string const __str_literal_90("arlen: ", 7u);
static std::string const __str_literal_93("arlock: ", 8u);
static std::string const __str_literal_95("arprot: ", 8u);
static std::string const __str_literal_96("arqos: ", 7u);
static std::string const __str_literal_97("arregion: ", 10u);
static std::string const __str_literal_91("arsize: ", 8u);
static std::string const __str_literal_98("aruser: ", 8u);
static std::string const __str_literal_6("awaddr: ", 8u);
static std::string const __str_literal_12("awburst: ", 9u);
static std::string const __str_literal_16("awcache: ", 9u);
static std::string const __str_literal_3("awid: ", 6u);
static std::string const __str_literal_7("awlen: ", 7u);
static std::string const __str_literal_14("awlock: ", 8u);
static std::string const __str_literal_17("awprot: ", 8u);
static std::string const __str_literal_18("awqos: ", 7u);
static std::string const __str_literal_19("awregion: ", 10u);
static std::string const __str_literal_8("awsize: ", 8u);
static std::string const __str_literal_20("awuser: ", 8u);
static std::string const __str_literal_155("bid: ", 5u);
static std::string const __str_literal_156("bresp: ", 7u);
static std::string const __str_literal_157("buser: ", 7u);
static std::string const __str_literal_55("exc_code: ", 10u);
static std::string const __str_literal_49("outcome: ", 9u);
static std::string const __str_literal_54("pa: ", 4u);
static std::string const __str_literal_57("pte: ", 5u);
static std::string const __str_literal_58("pte_level: ", 11u);
static std::string const __str_literal_56("pte_modified: ", 14u);
static std::string const __str_literal_59("pte_pa: ", 8u);
static std::string const __str_literal_125("rdata: ", 7u);
static std::string const __str_literal_124("rid: ", 5u);
static std::string const __str_literal_131("rlast: ", 7u);
static std::string const __str_literal_126("rresp: ", 7u);
static std::string const __str_literal_132("ruser: ", 7u);
static std::string const __str_literal_10("val: ", 5u);
static std::string const __str_literal_24("wdata: ", 7u);
static std::string const __str_literal_26("wlast: ", 7u);
static std::string const __str_literal_25("wstrb: ", 7u);
static std::string const __str_literal_29("wuser: ", 7u);


/* Constructor */
MOD_mkMMU_DCache::MOD_mkMMU_DCache(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cache_aw_events_register(simHdl, "cache_aw_events_register", this, 14u, 0u, (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires(simHdl,
					     "cache_aw_events_wires_ifc_ifc_wires",
					     this,
					     14u,
					     (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_1(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_1",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_2(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_2",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_3(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_3",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_4(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_4",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_5(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_5",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_6(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_6",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_aw_events_wires_ifc_ifc_wires_7(simHdl,
					       "cache_aw_events_wires_ifc_ifc_wires_7",
					       this,
					       14u,
					       (tUInt8)0u),
    INST_cache_cfg_verbosity(simHdl, "cache_cfg_verbosity", this, 4u, (tUInt8)2u, (tUInt8)0u),
    INST_cache_ctr_wr_rsps_pending_crg(simHdl,
				       "cache_ctr_wr_rsps_pending_crg",
				       this,
				       4u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_cache_dw_commit(simHdl, "cache_dw_commit", this, 1u, (tUInt8)0u),
    INST_cache_dw_exc(simHdl, "cache_dw_exc", this, 1u, (tUInt8)0u),
    INST_cache_dw_exc_code(simHdl, "cache_dw_exc_code", this, 6u, (tUInt8)0u),
    INST_cache_dw_output_ld_val(simHdl, "cache_dw_output_ld_val", this, 129u, (tUInt8)0u),
    INST_cache_dw_output_st_amo_val(simHdl, "cache_dw_output_st_amo_val", this, 129u, (tUInt8)0u),
    INST_cache_dw_valid(simHdl, "cache_dw_valid", this, 1u, (tUInt8)0u),
    INST_cache_f_fabric_second_write_reqs(simHdl,
					  "cache_f_fabric_second_write_reqs",
					  this,
					  74u,
					  1u,
					  (tUInt8)1u,
					  0u),
    INST_cache_f_fabric_write_reqs(simHdl, "cache_f_fabric_write_reqs", this, 196u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_pte_writebacks(simHdl, "cache_f_pte_writebacks", this, 128u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_reset_reqs(simHdl, "cache_f_reset_reqs", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_cache_f_reset_rsps(simHdl, "cache_f_reset_rsps", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_arff(simHdl, "cache_masterPortShim_arff", this, 97u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_awff(simHdl, "cache_masterPortShim_awff", this, 97u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_bff(simHdl, "cache_masterPortShim_bff", this, 6u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_rff(simHdl, "cache_masterPortShim_rff", this, 72u, 2u, (tUInt8)1u, 0u),
    INST_cache_masterPortShim_wff(simHdl, "cache_masterPortShim_wff", this, 74u, 2u, (tUInt8)1u, 0u),
    INST_cache_pw_tlb_flush_req(simHdl, "cache_pw_tlb_flush_req", this, 0u),
    INST_cache_ram_cword_set(simHdl, "cache_ram_cword_set", this, (tUInt8)0u, 8u, 258u, 256u, 2u),
    INST_cache_ram_state_and_ctag_cset(simHdl,
				       "cache_ram_state_and_ctag_cset",
				       this,
				       (tUInt8)0u,
				       6u,
				       106u,
				       (tUInt8)64u,
				       2u),
    INST_cache_rg_addr(simHdl, "cache_rg_addr", this, 64u),
    INST_cache_rg_allow_cap(simHdl, "cache_rg_allow_cap", this, 1u),
    INST_cache_rg_amo_funct5(simHdl, "cache_rg_amo_funct5", this, 5u),
    INST_cache_rg_cache_rereq_data(simHdl,
				   "cache_rg_cache_rereq_data",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_cache_rg_cset_cword_in_cache(simHdl, "cache_rg_cset_cword_in_cache", this, 8u),
    INST_cache_rg_cset_in_cache(simHdl, "cache_rg_cset_in_cache", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_ddr4_ready(simHdl, "cache_rg_ddr4_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_error_during_refill(simHdl, "cache_rg_error_during_refill", this, 1u),
    INST_cache_rg_exc_code(simHdl, "cache_rg_exc_code", this, 6u),
    INST_cache_rg_is_unsigned(simHdl, "cache_rg_is_unsigned", this, 1u),
    INST_cache_rg_ld_val(simHdl,
			 "cache_rg_ld_val",
			 this,
			 129u,
			 bs_wide_tmp(129u).set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																  0u,
																  1u),
							    4u,
							    0u,
							    1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
									       3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												  2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
														     1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	0u),
			 (tUInt8)0u),
    INST_cache_rg_lower_word64(simHdl, "cache_rg_lower_word64", this, 64u),
    INST_cache_rg_lower_word64_full(simHdl,
				    "cache_rg_lower_word64_full",
				    this,
				    1u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_cache_rg_lower_word64_user(simHdl, "cache_rg_lower_word64_user", this, 1u),
    INST_cache_rg_lrsc_pa(simHdl, "cache_rg_lrsc_pa", this, 64u),
    INST_cache_rg_lrsc_valid(simHdl, "cache_rg_lrsc_valid", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_mem_req_sent(simHdl, "cache_rg_mem_req_sent", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_mstatus_MXR(simHdl, "cache_rg_mstatus_MXR", this, 1u),
    INST_cache_rg_op(simHdl, "cache_rg_op", this, 2u),
    INST_cache_rg_pa(simHdl, "cache_rg_pa", this, 64u),
    INST_cache_rg_priv(simHdl, "cache_rg_priv", this, 2u),
    INST_cache_rg_pte_pa(simHdl, "cache_rg_pte_pa", this, 64u),
    INST_cache_rg_satp(simHdl, "cache_rg_satp", this, 64u),
    INST_cache_rg_sstatus_SUM(simHdl, "cache_rg_sstatus_SUM", this, 1u),
    INST_cache_rg_st_amo_val(simHdl, "cache_rg_st_amo_val", this, 129u),
    INST_cache_rg_state(simHdl, "cache_rg_state", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_tlb_walk(simHdl, "cache_rg_tlb_walk", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rg_victim_way(simHdl, "cache_rg_victim_way", this, 1u),
    INST_cache_rg_width_code(simHdl, "cache_rg_width_code", this, 3u),
    INST_cache_rg_wr_rsp_err(simHdl, "cache_rg_wr_rsp_err", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cache_rw_reset_req(simHdl, "cache_rw_reset_req", this, 1u, (tUInt8)0u),
    INST_cache_soc_map(simHdl, "cache_soc_map", this),
    INST_cache_tlb(simHdl, "cache_tlb", this, (tUInt8)1u, (tUInt8)2u),
    INST_cache_w_req_addr(simHdl, "cache_w_req_addr", this, 64u, (tUInt8)0u),
    INST_cache_w_req_amo_funct5(simHdl, "cache_w_req_amo_funct5", this, 5u, (tUInt8)0u),
    INST_cache_w_req_is_unsigned(simHdl, "cache_w_req_is_unsigned", this, 1u, (tUInt8)0u),
    INST_cache_w_req_mstatus_MXR(simHdl, "cache_w_req_mstatus_MXR", this, 1u, (tUInt8)0u),
    INST_cache_w_req_op(simHdl, "cache_w_req_op", this, 2u, (tUInt8)0u),
    INST_cache_w_req_priv(simHdl, "cache_w_req_priv", this, 2u, (tUInt8)0u),
    INST_cache_w_req_satp(simHdl, "cache_w_req_satp", this, 64u, (tUInt8)0u),
    INST_cache_w_req_sstatus_SUM(simHdl, "cache_w_req_sstatus_SUM", this, 1u, (tUInt8)0u),
    INST_cache_w_req_st_value(simHdl, "cache_w_req_st_value", this, 129u, (tUInt8)0u),
    INST_cache_w_req_width_code(simHdl, "cache_w_req_width_code", this, 3u, (tUInt8)0u),
    INST_cache_wr_mem_req_sent(simHdl, "cache_wr_mem_req_sent", this, 1u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467(204u),
    DEF_cache_f_fabric_write_reqs_first____d355(196u),
    DEF_cache_rg_st_amo_val___d462(129u),
    DEF_cache_ram_state_and_ctag_cset_b_read____d497(106u),
    DEF_cache_masterPortShim_rff_first____d1192(72u),
    DEF_v__h67636(12297829382473034410llu),
    DEF_v__h67535(12297829382473034410llu),
    DEF_v__h65563(12297829382473034410llu),
    DEF_v__h65462(12297829382473034410llu),
    DEF_v__h52352(12297829382473034410llu),
    DEF_v__h50789(12297829382473034410llu),
    DEF_v__h49677(12297829382473034410llu),
    DEF_v__h48739(12297829382473034410llu),
    DEF_v__h73794(2863311530u),
    DEF_v__h72365(2863311530u),
    DEF_v__h70613(2863311530u),
    DEF_v__h69685(2863311530u),
    DEF_v__h69643(2863311530u),
    DEF_v__h69003(2863311530u),
    DEF_v__h68233(2863311530u),
    DEF_v__h68129(2863311530u),
    DEF_v__h67796(2863311530u),
    DEF_v__h67330(2863311530u),
    DEF_v__h67186(2863311530u),
    DEF_v__h66950(2863311530u),
    DEF_v__h66860(2863311530u),
    DEF_v__h66750(2863311530u),
    DEF_v__h66589(2863311530u),
    DEF_v__h66454(2863311530u),
    DEF_v__h66284(2863311530u),
    DEF_v__h65775(2863311530u),
    DEF_v__h65233(2863311530u),
    DEF_v__h53336(2863311530u),
    DEF_v__h53078(2863311530u),
    DEF_v__h52069(2863311530u),
    DEF_v__h51759(2863311530u),
    DEF_v__h51668(2863311530u),
    DEF_v__h51588(2863311530u),
    DEF_v__h51508(2863311530u),
    DEF_v__h51072(2863311530u),
    DEF_v__h50955(2863311530u),
    DEF_v__h50635(2863311530u),
    DEF_v__h50555(2863311530u),
    DEF_v__h50376(2863311530u),
    DEF_v__h49960(2863311530u),
    DEF_v__h49843(2863311530u),
    DEF_v__h49522(2863311530u),
    DEF_v__h49442(2863311530u),
    DEF_v__h49260(2863311530u),
    DEF_v__h48550(2863311530u),
    DEF_v__h42172(2863311530u),
    DEF_v__h35847(2863311530u),
    DEF_v__h7775(2863311530u),
    DEF_v__h7642(2863311530u),
    DEF_v__h7547(2863311530u),
    DEF_v__h7082(2863311530u),
    DEF_cache_ram_cword_set_b_read____d547(258u),
    DEF_cache_w_req_st_value_wget____d1693(129u),
    DEF_cache_dw_output_st_amo_val_wget____d1786(129u),
    DEF_cache_dw_output_ld_val_wget____d1782(129u),
    DEF_cache_rg_ld_val___d1437(129u),
    DEF_cache_f_pte_writebacks_first____d413(128u),
    DEF_cache_f_fabric_second_write_reqs_first____d349(74u),
    DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549(129u),
    DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548(129u),
    DEF_n_snd__h9021(128u),
    DEF_n_snd__h8920(128u),
    DEF_x_wget_snd__h73190(128u),
    DEF_x_wget_snd__h73168(128u),
    DEF_x__h65154(128u),
    DEF_centry__h10102(128u),
    DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757(129u),
    DEF_new_cword__h41097(128u),
    DEF_x__h68550(128u),
    DEF_x__h68768(128u),
    DEF_x__h66130(128u),
    DEF_x__h66088(128u),
    DEF_upd_val__h42810(128u),
    DEF_new_cword__h37067(128u),
    DEF_x__h35706(128u),
    DEF_x__h35664(128u),
    DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391(128u),
    DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414(258u),
    DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412(258u),
    DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413(258u),
    DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076(258u),
    DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973(258u),
    DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075(258u),
    DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432(129u),
    DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394(129u),
    DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431(129u),
    DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971(129u),
    DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970(129u),
    DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073(129u),
    DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072(129u),
    DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836(129u),
    DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830(129u),
    DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835(129u),
    DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084(129u),
    DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083(129u),
    DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972(129u),
    DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074(129u),
    DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796(129u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795(129u),
    DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799(129u),
    DEF__0_BIT_0_97_CONCAT_0___d798(129u),
    DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506(128u),
    DEF_x__h66081(128u),
    DEF_x__h66261(128u),
    DEF_centry__h68492(128u),
    DEF_new_cword__h40785(128u),
    DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960(128u),
    DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962(128u),
    DEF_new_cword__h46787(128u),
    DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064(128u),
    DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065(128u),
    DEF_new_cword__h40227(128u),
    DEF_new_cword__h46229(128u),
    DEF_b__h37086(128u),
    DEF_new_cword__h37159(128u),
    DEF_b__h42692(128u),
    DEF_new_cword__h42805(128u),
    DEF_new_cword__h39181(128u),
    DEF_new_cword__h45183(128u),
    DEF_x__h68351(128u),
    DEF_new_st_val_cap__h68357(128u),
    DEF_new_st_val_cap__h43839(128u),
    DEF_centry__h65969(128u),
    DEF_x__h10217(129u),
    DEF_y__h10218(129u),
    DEF_y__h10271(129u),
    DEF_y__h22963(129u),
    DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417(196u),
    DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416(129u),
    DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622(196u),
    DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621(129u),
    DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546(196u),
    DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085(196u),
    DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628(129u),
    DEF_x__h68981(128u),
    DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507(129u),
    DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533(129u),
    DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522(129u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689(127u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754(127u),
    DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441(129u),
    DEF_b__h53678(128u),
    DEF_x__h35657(128u),
    DEF_x__h47892(128u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903(112u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039(112u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933(96u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052(96u),
    DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575(128u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688(125u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753(125u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687(123u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752(123u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686(121u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751(121u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685(119u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750(119u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684(117u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749(117u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683(115u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748(115u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682(113u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747(113u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681(111u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746(111u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896(96u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036(96u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680(109u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745(109u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679(107u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744(107u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678(105u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743(105u),
    DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441(106u),
    DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410(106u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677(103u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742(103u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676(101u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741(101u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675(99u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740(99u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674(97u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739(97u),
    DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351(97u),
    DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457(97u),
    DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295(97u),
    DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255(97u),
    DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387(97u),
    DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188(97u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673(95u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738(95u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889(80u),
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033(80u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672(93u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737(93u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671(91u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736(91u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670(89u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735(89u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669(87u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734(87u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668(85u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733(85u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667(83u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732(83u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666(81u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731(81u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665(79u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730(79u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664(77u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729(77u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663(75u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728(75u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662(73u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727(73u),
    DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378(74u),
    DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403(74u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661(71u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726(71u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660(69u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725(69u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659(67u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724(67u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658(65u),
    DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723(65u)
{
  PORT_req_st_value.setSize(129u);
  PORT_req_st_value.clear();
  PORT_mem_master_r_put_val.setSize(72u);
  PORT_mem_master_r_put_val.clear();
  PORT_mem_master_aw_peek.setSize(97u);
  PORT_mem_master_aw_peek.clear();
  PORT_mem_master_w_peek.setSize(74u);
  PORT_mem_master_w_peek.clear();
  PORT_mem_master_ar_peek.setSize(97u);
  PORT_mem_master_ar_peek.clear();
  PORT_cword_snd.setSize(128u);
  PORT_cword_snd.clear();
  PORT_st_amo_val_snd.setSize(128u);
  PORT_st_amo_val_snd.clear();
  symbol_count = 137u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMMU_DCache::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_26", SYM_RULE);
  init_symbol(&symbols[1u], "b__h48504", SYM_DEF, &DEF_b__h48504, 4u);
  init_symbol(&symbols[2u], "b__h6156", SYM_DEF, &DEF_b__h6156, 4u);
  init_symbol(&symbols[3u], "cache_aw_events_register", SYM_MODULE, &INST_cache_aw_events_register);
  init_symbol(&symbols[4u],
	      "cache_aw_events_wires_ifc_ifc_wires",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires);
  init_symbol(&symbols[5u],
	      "cache_aw_events_wires_ifc_ifc_wires_1",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_1);
  init_symbol(&symbols[6u],
	      "cache_aw_events_wires_ifc_ifc_wires_2",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_2);
  init_symbol(&symbols[7u],
	      "cache_aw_events_wires_ifc_ifc_wires_3",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_3);
  init_symbol(&symbols[8u],
	      "cache_aw_events_wires_ifc_ifc_wires_4",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_4);
  init_symbol(&symbols[9u],
	      "cache_aw_events_wires_ifc_ifc_wires_5",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_5);
  init_symbol(&symbols[10u],
	      "cache_aw_events_wires_ifc_ifc_wires_6",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_6);
  init_symbol(&symbols[11u],
	      "cache_aw_events_wires_ifc_ifc_wires_7",
	      SYM_MODULE,
	      &INST_cache_aw_events_wires_ifc_ifc_wires_7);
  init_symbol(&symbols[12u], "cache_cfg_verbosity", SYM_MODULE, &INST_cache_cfg_verbosity);
  init_symbol(&symbols[13u],
	      "cache_ctr_wr_rsps_pending_crg",
	      SYM_MODULE,
	      &INST_cache_ctr_wr_rsps_pending_crg);
  init_symbol(&symbols[14u], "cache_dw_commit", SYM_MODULE, &INST_cache_dw_commit);
  init_symbol(&symbols[15u], "cache_dw_exc", SYM_MODULE, &INST_cache_dw_exc);
  init_symbol(&symbols[16u], "cache_dw_exc_code", SYM_MODULE, &INST_cache_dw_exc_code);
  init_symbol(&symbols[17u], "cache_dw_output_ld_val", SYM_MODULE, &INST_cache_dw_output_ld_val);
  init_symbol(&symbols[18u],
	      "cache_dw_output_st_amo_val",
	      SYM_MODULE,
	      &INST_cache_dw_output_st_amo_val);
  init_symbol(&symbols[19u], "cache_dw_valid", SYM_MODULE, &INST_cache_dw_valid);
  init_symbol(&symbols[20u],
	      "cache_f_fabric_second_write_reqs",
	      SYM_MODULE,
	      &INST_cache_f_fabric_second_write_reqs);
  init_symbol(&symbols[21u],
	      "cache_f_fabric_write_reqs",
	      SYM_MODULE,
	      &INST_cache_f_fabric_write_reqs);
  init_symbol(&symbols[22u], "cache_f_pte_writebacks", SYM_MODULE, &INST_cache_f_pte_writebacks);
  init_symbol(&symbols[23u], "cache_f_reset_reqs", SYM_MODULE, &INST_cache_f_reset_reqs);
  init_symbol(&symbols[24u], "cache_f_reset_rsps", SYM_MODULE, &INST_cache_f_reset_rsps);
  init_symbol(&symbols[25u],
	      "cache_masterPortShim_arff",
	      SYM_MODULE,
	      &INST_cache_masterPortShim_arff);
  init_symbol(&symbols[26u],
	      "cache_masterPortShim_awff",
	      SYM_MODULE,
	      &INST_cache_masterPortShim_awff);
  init_symbol(&symbols[27u], "cache_masterPortShim_bff", SYM_MODULE, &INST_cache_masterPortShim_bff);
  init_symbol(&symbols[28u], "cache_masterPortShim_rff", SYM_MODULE, &INST_cache_masterPortShim_rff);
  init_symbol(&symbols[29u], "cache_masterPortShim_wff", SYM_MODULE, &INST_cache_masterPortShim_wff);
  init_symbol(&symbols[30u], "cache_pw_tlb_flush_req", SYM_MODULE, &INST_cache_pw_tlb_flush_req);
  init_symbol(&symbols[31u], "cache_ram_cword_set", SYM_MODULE, &INST_cache_ram_cword_set);
  init_symbol(&symbols[32u],
	      "cache_ram_state_and_ctag_cset",
	      SYM_MODULE,
	      &INST_cache_ram_state_and_ctag_cset);
  init_symbol(&symbols[33u], "cache_rg_addr", SYM_MODULE, &INST_cache_rg_addr);
  init_symbol(&symbols[34u], "cache_rg_allow_cap", SYM_MODULE, &INST_cache_rg_allow_cap);
  init_symbol(&symbols[35u], "cache_rg_amo_funct5", SYM_MODULE, &INST_cache_rg_amo_funct5);
  init_symbol(&symbols[36u],
	      "cache_rg_cache_rereq_data",
	      SYM_MODULE,
	      &INST_cache_rg_cache_rereq_data);
  init_symbol(&symbols[37u],
	      "cache_rg_cset_cword_in_cache",
	      SYM_MODULE,
	      &INST_cache_rg_cset_cword_in_cache);
  init_symbol(&symbols[38u], "cache_rg_cset_in_cache", SYM_MODULE, &INST_cache_rg_cset_in_cache);
  init_symbol(&symbols[39u], "cache_rg_ddr4_ready", SYM_MODULE, &INST_cache_rg_ddr4_ready);
  init_symbol(&symbols[40u],
	      "cache_rg_error_during_refill",
	      SYM_MODULE,
	      &INST_cache_rg_error_during_refill);
  init_symbol(&symbols[41u], "cache_rg_exc_code", SYM_MODULE, &INST_cache_rg_exc_code);
  init_symbol(&symbols[42u], "cache_rg_is_unsigned", SYM_MODULE, &INST_cache_rg_is_unsigned);
  init_symbol(&symbols[43u], "cache_rg_ld_val", SYM_MODULE, &INST_cache_rg_ld_val);
  init_symbol(&symbols[44u], "cache_rg_lower_word64", SYM_MODULE, &INST_cache_rg_lower_word64);
  init_symbol(&symbols[45u],
	      "cache_rg_lower_word64_full",
	      SYM_MODULE,
	      &INST_cache_rg_lower_word64_full);
  init_symbol(&symbols[46u],
	      "cache_rg_lower_word64_full__h53423",
	      SYM_DEF,
	      &DEF_cache_rg_lower_word64_full__h53423,
	      1u);
  init_symbol(&symbols[47u],
	      "cache_rg_lower_word64_user",
	      SYM_MODULE,
	      &INST_cache_rg_lower_word64_user);
  init_symbol(&symbols[48u], "cache_rg_lrsc_pa", SYM_MODULE, &INST_cache_rg_lrsc_pa);
  init_symbol(&symbols[49u], "cache_rg_lrsc_valid", SYM_MODULE, &INST_cache_rg_lrsc_valid);
  init_symbol(&symbols[50u],
	      "cache_rg_lrsc_valid__h36515",
	      SYM_DEF,
	      &DEF_cache_rg_lrsc_valid__h36515,
	      1u);
  init_symbol(&symbols[51u], "cache_rg_mem_req_sent", SYM_MODULE, &INST_cache_rg_mem_req_sent);
  init_symbol(&symbols[52u], "cache_rg_mstatus_MXR", SYM_MODULE, &INST_cache_rg_mstatus_MXR);
  init_symbol(&symbols[53u], "cache_rg_op", SYM_MODULE, &INST_cache_rg_op);
  init_symbol(&symbols[54u], "cache_rg_op__h9286", SYM_DEF, &DEF_cache_rg_op__h9286, 2u);
  init_symbol(&symbols[55u], "cache_rg_pa", SYM_MODULE, &INST_cache_rg_pa);
  init_symbol(&symbols[56u], "cache_rg_priv", SYM_MODULE, &INST_cache_rg_priv);
  init_symbol(&symbols[57u], "cache_rg_pte_pa", SYM_MODULE, &INST_cache_rg_pte_pa);
  init_symbol(&symbols[58u], "cache_rg_satp", SYM_MODULE, &INST_cache_rg_satp);
  init_symbol(&symbols[59u], "cache_rg_sstatus_SUM", SYM_MODULE, &INST_cache_rg_sstatus_SUM);
  init_symbol(&symbols[60u], "cache_rg_st_amo_val", SYM_MODULE, &INST_cache_rg_st_amo_val);
  init_symbol(&symbols[61u], "cache_rg_state", SYM_MODULE, &INST_cache_rg_state);
  init_symbol(&symbols[62u], "cache_rg_state__h6630", SYM_DEF, &DEF_cache_rg_state__h6630, 5u);
  init_symbol(&symbols[63u], "cache_rg_tlb_walk", SYM_MODULE, &INST_cache_rg_tlb_walk);
  init_symbol(&symbols[64u], "cache_rg_victim_way", SYM_MODULE, &INST_cache_rg_victim_way);
  init_symbol(&symbols[65u], "cache_rg_width_code", SYM_MODULE, &INST_cache_rg_width_code);
  init_symbol(&symbols[66u], "cache_rg_wr_rsp_err", SYM_MODULE, &INST_cache_rg_wr_rsp_err);
  init_symbol(&symbols[67u], "cache_rw_reset_req", SYM_MODULE, &INST_cache_rw_reset_req);
  init_symbol(&symbols[68u], "cache_soc_map", SYM_MODULE, &INST_cache_soc_map);
  init_symbol(&symbols[69u], "cache_tlb", SYM_MODULE, &INST_cache_tlb);
  init_symbol(&symbols[70u], "cache_w_req_addr", SYM_MODULE, &INST_cache_w_req_addr);
  init_symbol(&symbols[71u], "cache_w_req_amo_funct5", SYM_MODULE, &INST_cache_w_req_amo_funct5);
  init_symbol(&symbols[72u], "cache_w_req_is_unsigned", SYM_MODULE, &INST_cache_w_req_is_unsigned);
  init_symbol(&symbols[73u], "cache_w_req_mstatus_MXR", SYM_MODULE, &INST_cache_w_req_mstatus_MXR);
  init_symbol(&symbols[74u], "cache_w_req_op", SYM_MODULE, &INST_cache_w_req_op);
  init_symbol(&symbols[75u], "cache_w_req_priv", SYM_MODULE, &INST_cache_w_req_priv);
  init_symbol(&symbols[76u], "cache_w_req_satp", SYM_MODULE, &INST_cache_w_req_satp);
  init_symbol(&symbols[77u], "cache_w_req_sstatus_SUM", SYM_MODULE, &INST_cache_w_req_sstatus_SUM);
  init_symbol(&symbols[78u], "cache_w_req_st_value", SYM_MODULE, &INST_cache_w_req_st_value);
  init_symbol(&symbols[79u], "cache_w_req_width_code", SYM_MODULE, &INST_cache_w_req_width_code);
  init_symbol(&symbols[80u], "cache_wr_mem_req_sent", SYM_MODULE, &INST_cache_wr_mem_req_sent);
  init_symbol(&symbols[81u], "cword_snd", SYM_PORT, &PORT_cword_snd, 128u);
  init_symbol(&symbols[82u], "funct5__h68311", SYM_DEF, &DEF_funct5__h68311, 5u);
  init_symbol(&symbols[83u], "lrsc_result__h36684", SYM_DEF, &DEF_lrsc_result__h36684, 1u);
  init_symbol(&symbols[84u], "mem_master_ar_peek", SYM_PORT, &PORT_mem_master_ar_peek, 97u);
  init_symbol(&symbols[85u], "mem_master_aw_peek", SYM_PORT, &PORT_mem_master_aw_peek, 97u);
  init_symbol(&symbols[86u], "mem_master_r_put_val", SYM_PORT, &PORT_mem_master_r_put_val, 72u);
  init_symbol(&symbols[87u], "mem_master_w_peek", SYM_PORT, &PORT_mem_master_w_peek, 74u);
  init_symbol(&symbols[88u], "mstatus_MXR__h9251", SYM_DEF, &DEF_mstatus_MXR__h9251, 1u);
  init_symbol(&symbols[89u], "n_ctag__h8294", SYM_DEF, &DEF_n_ctag__h8294, 52u);
  init_symbol(&symbols[90u], "n_ctag__h8527", SYM_DEF, &DEF_n_ctag__h8527, 52u);
  init_symbol(&symbols[91u], "pa_ctag__h9110", SYM_DEF, &DEF_pa_ctag__h9110, 52u);
  init_symbol(&symbols[92u], "priv__h9249", SYM_DEF, &DEF_priv__h9249, 2u);
  init_symbol(&symbols[93u], "RL_cache_aw_events_update_reg", SYM_RULE);
  init_symbol(&symbols[94u], "RL_cache_do_req", SYM_RULE);
  init_symbol(&symbols[95u], "RL_cache_do_reset_req", SYM_RULE);
  init_symbol(&symbols[96u], "RL_cache_do_set_req_valid", SYM_RULE);
  init_symbol(&symbols[97u], "RL_cache_do_tlb_flush", SYM_RULE);
  init_symbol(&symbols[98u], "RL_cache_rl_cache_refill_rsps_loop", SYM_RULE);
  init_symbol(&symbols[99u], "RL_cache_rl_count_miss_lat", SYM_RULE);
  init_symbol(&symbols[100u], "RL_cache_rl_count_tlb_latency", SYM_RULE);
  init_symbol(&symbols[101u], "RL_cache_rl_discard_write_rsp", SYM_RULE);
  init_symbol(&symbols[102u], "RL_cache_rl_drive_exception_rsp", SYM_RULE);
  init_symbol(&symbols[103u], "RL_cache_rl_fabric_send_second_write_req", SYM_RULE);
  init_symbol(&symbols[104u], "RL_cache_rl_fabric_send_write_req", SYM_RULE);
  init_symbol(&symbols[105u], "RL_cache_rl_io_AMO_op_req", SYM_RULE);
  init_symbol(&symbols[106u], "RL_cache_rl_io_AMO_read_rsp", SYM_RULE);
  init_symbol(&symbols[107u], "RL_cache_rl_io_AMO_SC_req", SYM_RULE);
  init_symbol(&symbols[108u], "RL_cache_rl_io_read_req", SYM_RULE);
  init_symbol(&symbols[109u], "RL_cache_rl_io_read_rsp", SYM_RULE);
  init_symbol(&symbols[110u], "RL_cache_rl_io_write_req", SYM_RULE);
  init_symbol(&symbols[111u], "RL_cache_rl_maintain_io_read_rsp", SYM_RULE);
  init_symbol(&symbols[112u], "RL_cache_rl_probe_and_immed_rsp", SYM_RULE);
  init_symbol(&symbols[113u], "RL_cache_rl_ptw_level_0", SYM_RULE);
  init_symbol(&symbols[114u], "RL_cache_rl_ptw_level_1", SYM_RULE);
  init_symbol(&symbols[115u], "RL_cache_rl_ptw_level_2", SYM_RULE);
  init_symbol(&symbols[116u], "RL_cache_rl_rereq", SYM_RULE);
  init_symbol(&symbols[117u], "RL_cache_rl_reset", SYM_RULE);
  init_symbol(&symbols[118u], "RL_cache_rl_ST_AMO_response", SYM_RULE);
  init_symbol(&symbols[119u], "RL_cache_rl_start_cache_refill", SYM_RULE);
  init_symbol(&symbols[120u], "RL_cache_rl_start_reset", SYM_RULE);
  init_symbol(&symbols[121u], "RL_cache_rl_start_tlb_refill", SYM_RULE);
  init_symbol(&symbols[122u], "RL_cache_rl_writeback_updated_PTE", SYM_RULE);
  init_symbol(&symbols[123u], "req_st_value", SYM_PORT, &PORT_req_st_value, 129u);
  init_symbol(&symbols[124u], "satp__h9246", SYM_DEF, &DEF_satp__h9246, 64u);
  init_symbol(&symbols[125u], "sstatus_SUM__h9250", SYM_DEF, &DEF_sstatus_SUM__h9250, 1u);
  init_symbol(&symbols[126u], "st_amo_val_snd", SYM_PORT, &PORT_st_amo_val_snd, 128u);
  init_symbol(&symbols[127u],
	      "vm_xlate_result_pa__h9264",
	      SYM_DEF,
	      &DEF_vm_xlate_result_pa__h9264,
	      64u);
  init_symbol(&symbols[128u],
	      "WILL_FIRE_RL_cache_do_req",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_req,
	      1u);
  init_symbol(&symbols[129u],
	      "WILL_FIRE_RL_cache_do_reset_req",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_reset_req,
	      1u);
  init_symbol(&symbols[130u],
	      "WILL_FIRE_RL_cache_do_tlb_flush",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_do_tlb_flush,
	      1u);
  init_symbol(&symbols[131u],
	      "WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop,
	      1u);
  init_symbol(&symbols[132u],
	      "WILL_FIRE_RL_cache_rl_rereq",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_rereq,
	      1u);
  init_symbol(&symbols[133u],
	      "WILL_FIRE_RL_cache_rl_start_cache_refill",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_cache_rl_start_cache_refill,
	      1u);
  init_symbol(&symbols[134u], "width_code__h5592", SYM_DEF, &DEF_width_code__h5592, 3u);
  init_symbol(&symbols[135u], "x2__h7137", SYM_DEF, &DEF_x2__h7137, 6u);
  init_symbol(&symbols[136u], "y__h47708", SYM_DEF, &DEF_y__h47708, 64u);
}


/* Rule actions */

void MOD_mkMMU_DCache::RL_cache_aw_events_update_reg()
{
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29;
  tUInt8 DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30;
  tUInt32 DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34;
  DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 = INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 = INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 = INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 = INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 = INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 = INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 = INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 = INST_cache_aw_events_wires_ifc_ifc_wires.METH_wget();
  DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 = INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 = INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 = INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 = INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 = INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 = INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 = INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 = INST_cache_aw_events_wires_ifc_ifc_wires.METH_whas();
  DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345 = 16383u & ((((((((((((((((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 13u))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 13u)))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 13u))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 13u)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)(DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 13u)))))) << 13u) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 12u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 12u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 12u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 12u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 12u))))))) << 12u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 11u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 11u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 11u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 11u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 11u))))))) << 11u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 10u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 10u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 10u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 10u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 10u))))))) << 10u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 9u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 9u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 9u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 9u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 9u))))))) << 9u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 8u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 8u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 8u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 8u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 8u))))))) << 8u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 7u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 7u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 7u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 7u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 7u))))))) << 7u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 6u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 6u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 6u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 6u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 6u))))))) << 6u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 5u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 5u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 5u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 5u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 5u))))))) << 5u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 4u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 4u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 4u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 4u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 4u))))))) << 4u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 3u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 3u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 3u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 3u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 3u))))))) << 3u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 2u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 2u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 2u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 2u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 2u))))))) << 2u)) | (((tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6 >> 1u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15 >> 1u))))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25 >> 1u)))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30 >> 1u))) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & (DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34 >> 1u))))))) << 1u)) | (tUInt32)((((DEF_cache_aw_events_wires_ifc_ifc_wires_whas____d1 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_wget____d2)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_1_whas____d5 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_1_wget____d6))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_2_whas____d10 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_2_wget____d11)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_3_whas____d14 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_3_wget____d15)))) | (((DEF_cache_aw_events_wires_ifc_ifc_wires_4_whas____d20 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_4_wget____d21)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_5_whas____d24 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_5_wget____d25))) | ((DEF_cache_aw_events_wires_ifc_ifc_wires_6_whas____d29 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_6_wget____d30)) | (DEF_cache_aw_events_wires_ifc_ifc_wires_7_whas____d33 && (tUInt8)((tUInt8)1u & DEF_cache_aw_events_wires_ifc_ifc_wires_7_wget____d34))))));
  INST_cache_aw_events_register.METH_write(DEF_cache_aw_events_wires_ifc_ifc_wires_whas_AND_c_ETC___d345);
}

void MOD_mkMMU_DCache::RL_cache_rl_fabric_send_second_write_req()
{
  DEF_cache_f_fabric_second_write_reqs_first____d349 = INST_cache_f_fabric_second_write_reqs.METH_first();
  INST_cache_masterPortShim_wff.METH_enq(DEF_cache_f_fabric_second_write_reqs_first____d349);
  INST_cache_f_fabric_second_write_reqs.METH_deq();
}

void MOD_mkMMU_DCache::RL_cache_rl_fabric_send_write_req()
{
  tUInt8 DEF_cache_ctr_wr_rsps_pending_crg_port0__read__50__ETC___d404;
  tUInt8 DEF_mem_req_wr_second_data_wuser__h5707;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d408;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d409;
  tUInt8 DEF__theResult___snd_snd_fst_val__h5846;
  tUInt8 DEF_mem_req_wr_addr_awlen__h5806;
  tUInt8 DEF_strobe64__h5835;
  tUInt8 DEF_strobe64__h5831;
  tUInt8 DEF_strobe64__h5827;
  tUInt8 DEF_mem_req_wr_data_wstrb__h5883;
  tUInt8 DEF_strobe64__h5839;
  tUInt64 DEF_word64__h5826;
  tUInt64 DEF_mem_req_wr_data_wdata__h5882;
  tUInt64 DEF_mem_req_wr_second_data_wdata__h5704;
  tUInt64 DEF_mem_req_wr_addr_awaddr__h5805;
  tUInt8 DEF_shift_bits__h5600;
  tUInt8 DEF_fabric_strobe2__h5613;
  tUInt8 DEF_shift_bytes__h5599;
  tUInt64 DEF_word64__h5596;
  DEF_cache_f_fabric_write_reqs_first____d355 = INST_cache_f_fabric_write_reqs.METH_first();
  DEF_word64__h5596 = primExtract64(64u,
				    196u,
				    DEF_cache_f_fabric_write_reqs_first____d355,
				    32u,
				    63u,
				    32u,
				    0u);
  DEF_width_code__h5592 = DEF_cache_f_fabric_write_reqs_first____d355.get_bits_in_word8(6u, 1u, 3u);
  DEF_shift_bytes__h5599 = DEF_cache_f_fabric_write_reqs_first____d355.get_bits_in_word8(4u, 1u, 3u);
  switch (DEF_width_code__h5592) {
  case (tUInt8)4u:
    DEF_fabric_strobe2__h5613 = (tUInt8)255u;
    break;
  default:
    DEF_fabric_strobe2__h5613 = (tUInt8)0u;
  }
  DEF_shift_bits__h5600 = (tUInt8)63u & (DEF_shift_bytes__h5599 << 3u);
  DEF_b__h6156 = INST_cache_ctr_wr_rsps_pending_crg.METH_port0__read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_mem_req_wr_addr_awaddr__h5805 = primExtract64(64u,
						    196u,
						    DEF_cache_f_fabric_write_reqs_first____d355,
						    32u,
						    192u,
						    32u,
						    129u);
  DEF_mem_req_wr_second_data_wdata__h5704 = primExtract64(64u,
							  196u,
							  DEF_cache_f_fabric_write_reqs_first____d355,
							  32u,
							  127u,
							  32u,
							  64u);
  DEF_word64__h5826 = primShiftL64(64u,
				   64u,
				   (tUInt64)(DEF_word64__h5596),
				   6u,
				   (tUInt8)(DEF_shift_bits__h5600));
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_mem_req_wr_data_wdata__h5882 = DEF_word64__h5826;
    break;
  default:
    DEF_mem_req_wr_data_wdata__h5882 = DEF_word64__h5596;
  }
  DEF_strobe64__h5839 = primShiftL8(8u, 8u, (tUInt8)255u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5827 = primShiftL8(8u, 8u, (tUInt8)1u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5831 = primShiftL8(8u, 8u, (tUInt8)3u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  DEF_strobe64__h5835 = primShiftL8(8u, 8u, (tUInt8)15u, 3u, (tUInt8)(DEF_shift_bytes__h5599));
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
    DEF_mem_req_wr_data_wstrb__h5883 = DEF_strobe64__h5827;
    break;
  case (tUInt8)1u:
    DEF_mem_req_wr_data_wstrb__h5883 = DEF_strobe64__h5831;
    break;
  case (tUInt8)2u:
    DEF_mem_req_wr_data_wstrb__h5883 = DEF_strobe64__h5835;
    break;
  case (tUInt8)3u:
    DEF_mem_req_wr_data_wstrb__h5883 = DEF_strobe64__h5839;
    break;
  case (tUInt8)4u:
    DEF_mem_req_wr_data_wstrb__h5883 = (tUInt8)255u;
    break;
  default:
    DEF_mem_req_wr_data_wstrb__h5883 = (tUInt8)0u;
  }
  DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357 = DEF_width_code__h5592 == (tUInt8)4u;
  DEF_mem_req_wr_addr_awlen__h5806 = DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357 ? (tUInt8)1u : (tUInt8)0u;
  switch (DEF_width_code__h5592) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF__theResult___snd_snd_fst_val__h5846 = DEF_width_code__h5592;
    break;
  case (tUInt8)3u:
  case (tUInt8)4u:
    DEF__theResult___snd_snd_fst_val__h5846 = (tUInt8)3u;
    break;
  default:
    DEF__theResult___snd_snd_fst_val__h5846 = (tUInt8)6u;
  }
  DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358 = !DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d409 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d408 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357;
  DEF_mem_req_wr_second_data_wuser__h5707 = DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357 && DEF_cache_f_fabric_write_reqs_first____d355.get_bits_in_word8(4u,
																					   0u,
																					   1u);
  DEF_cache_ctr_wr_rsps_pending_crg_port0__read__50__ETC___d404 = (tUInt8)15u & (DEF_b__h6156 + (tUInt8)1u);
  DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_mem_req_wr_addr_awaddr__h5805 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_mem_req_wr_addr_awaddr__h5805 >> 3u),
															1u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_mem_req_wr_addr_awaddr__h5805))) << 29u) | (((tUInt32)(DEF_mem_req_wr_addr_awlen__h5806)) << 21u)) | (((tUInt32)(DEF__theResult___snd_snd_fst_val__h5846)) << 18u)) | 65536u,
																	   0u);
  DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378.set_bits_in_word((tUInt32)(DEF_mem_req_wr_second_data_wdata__h5704 >> 54u),
										 2u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_mem_req_wr_second_data_wdata__h5704 >> 22u),
												     1u).set_whole_word((((((tUInt32)(4194303u & DEF_mem_req_wr_second_data_wdata__h5704)) << 10u) | (((tUInt32)(DEF_fabric_strobe2__h5613)) << 2u)) | (((tUInt32)((tUInt8)1u)) << 1u)) | (tUInt32)(DEF_mem_req_wr_second_data_wuser__h5707),
															0u);
  DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403.set_bits_in_word((tUInt32)(DEF_mem_req_wr_data_wdata__h5882 >> 54u),
										 2u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_mem_req_wr_data_wdata__h5882 >> 22u),
												     1u).set_whole_word((((((tUInt32)(4194303u & DEF_mem_req_wr_data_wdata__h5882)) << 10u) | (((tUInt32)(DEF_mem_req_wr_data_wstrb__h5883)) << 2u)) | (((tUInt32)(DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358)) << 1u)) | (tUInt32)(DEF_mem_req_wr_second_data_wuser__h5707),
															0u);
  INST_cache_f_fabric_write_reqs.METH_deq();
  if (DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357)
    INST_cache_f_fabric_second_write_reqs.METH_enq(DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378);
  INST_cache_masterPortShim_awff.METH_enq(DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387);
  INST_cache_masterPortShim_wff.METH_enq(DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403);
  INST_cache_ctr_wr_rsps_pending_crg.METH_port0__write(DEF_cache_ctr_wr_rsps_pending_crg_port0__read__50__ETC___d404);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_2, &__str_literal_3);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_mem_req_wr_addr_awaddr__h5805);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_7);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, DEF_mem_req_wr_addr_awlen__h5806);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_8);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_4,
		   DEF__theResult___snd_snd_fst_val__h5846,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_12);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_14);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_16);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_17);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_18);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_19);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_20);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_23, &__str_literal_24);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_mem_req_wr_data_wdata__h5882);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_25);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, DEF_mem_req_wr_data_wstrb__h5883);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_26);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d408)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d409)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_29);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_mem_req_wr_second_data_wuser__h5707,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_DCache::RL_cache_rl_writeback_updated_PTE()
{
  tUInt64 DEF_x__h6610;
  tUInt64 DEF_x__h6598;
  DEF_cache_f_pte_writebacks_first____d413 = INST_cache_f_pte_writebacks.METH_first();
  DEF_x__h6598 = primExtract64(64u,
			       128u,
			       DEF_cache_f_pte_writebacks_first____d413,
			       32u,
			       127u,
			       32u,
			       64u);
  DEF_x__h6610 = primExtract64(64u,
			       128u,
			       DEF_cache_f_pte_writebacks_first____d413,
			       32u,
			       63u,
			       32u,
			       0u);
  DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.set_bits_in_word(UWide_literal_65_h0.get_bits_in_word8(2u,
															0u,
															1u),
										  4u,
										  0u,
										  1u).set_whole_word(UWide_literal_65_h0.get_whole_word(1u),
												     3u).build_concat((((tUInt64)(UWide_literal_65_h0.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h6610 >> 32u)),
														      32u,
														      64u).set_whole_word((tUInt32)(DEF_x__h6610),
																	  0u);
  DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417.set_bits_in_word((tUInt8)15u & (((tUInt8)3u << 1u) | (tUInt8)(DEF_x__h6598 >> 63u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_x__h6598 >> 31u),
												     5u).set_whole_word((((tUInt32)(2147483647u & DEF_x__h6598)) << 1u) | (tUInt32)(DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.get_bits_in_word8(4u,
																																     0u,
																																     1u)),
															4u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.get_whole_word(3u),
																	   3u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.get_whole_word(2u),
																			      2u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.get_whole_word(1u),
																						 1u).set_whole_word(DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416.get_whole_word(0u),
																								    0u);
  INST_cache_f_pte_writebacks.METH_deq();
  INST_cache_f_fabric_write_reqs.METH_enq(DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417);
}

void MOD_mkMMU_DCache::RL_cache_rl_start_reset()
{
  tUInt32 DEF_v__h7076;
  tUInt32 DEF_signed_4___d432;
  tUInt32 DEF_signed_8___d429;
  tUInt32 DEF_signed_32___d431;
  DEF_cache_f_reset_reqs_first____d425 = INST_cache_f_reset_reqs.METH_first();
  DEF_signed_32___d431 = 32u;
  DEF_signed_8___d429 = 8u;
  DEF_signed_2___d430 = 2u;
  DEF_signed_4___d432 = 4u;
  DEF_NOT_cache_f_reset_reqs_first__25___d426 = !DEF_cache_f_reset_reqs_first____d425;
  INST_cache_rg_cset_in_cache.METH_write((tUInt8)0u);
  INST_cache_rg_state.METH_write((tUInt8)1u);
  INST_cache_rg_lower_word64_full.METH_write((tUInt8)0u);
  INST_cache_tlb.METH_ma_flush();
  INST_cache_aw_events_wires_ifc_ifc_wires.METH_wset(2u);
  INST_cache_rg_lrsc_valid.METH_write((tUInt8)0u);
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_masterPortShim_awff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_masterPortShim_wff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_masterPortShim_bff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_masterPortShim_arff.METH_clear();
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_masterPortShim_rff.METH_clear();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h7082 = dollar_stime(sim_hdl);
  DEF_v__h7076 = DEF_v__h7082 / 10u;
  if (DEF_NOT_cache_f_reset_reqs_first__25___d426)
    INST_cache_ctr_wr_rsps_pending_crg.METH_port2__write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,s,-32,-32,-32,-32",
		   &__str_literal_30,
		   DEF_v__h7076,
		   &__str_literal_31,
		   DEF_signed_8___d429,
		   DEF_signed_2___d430,
		   DEF_signed_32___d431,
		   DEF_signed_4___d432);
}

void MOD_mkMMU_DCache::RL_cache_rl_reset()
{
  tUInt64 DEF__0_CONCAT_DONTCARE___d440;
  tUInt8 DEF_x__h7704;
  tUInt32 DEF_v__h7541;
  tUInt32 DEF_v__h7636;
  tUInt8 DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d445;
  tUInt8 DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d450;
  tUInt32 DEF_signed_64___d448;
  DEF_cache_f_reset_reqs_first____d425 = INST_cache_f_reset_reqs.METH_first();
  DEF_signed_64___d448 = 64u;
  DEF_signed_2___d430 = 2u;
  DEF_x2__h7137 = INST_cache_rg_cset_in_cache.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_cset_in_cache_33_EQ_63___d434 = DEF_x2__h7137 == (tUInt8)63u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_f_reset_reqs_first__25___d426 = !DEF_cache_f_reset_reqs_first____d425;
  DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d450 = DEF_cache_rg_cset_in_cache_33_EQ_63___d434 && (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_f_reset_reqs_first____d425);
  DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d445 = DEF_cache_rg_cset_in_cache_33_EQ_63___d434 && (!(DEF_x__h72337 == (tUInt8)0u) && DEF_NOT_cache_f_reset_reqs_first__25___d426);
  DEF_x__h7704 = (tUInt8)63u & (DEF_x2__h7137 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d440 = 3002399751580330llu;
  DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441.set_bits_in_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d440 >> 43u),
										3u,
										0u,
										10u).set_whole_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d440 >> 11u),
												    2u).set_whole_word((((tUInt32)(2047u & DEF__0_CONCAT_DONTCARE___d440)) << 21u) | (tUInt32)(DEF__0_CONCAT_DONTCARE___d440 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF__0_CONCAT_DONTCARE___d440),
																	  0u);
  INST_cache_ram_state_and_ctag_cset.METH_a_put((tUInt8)1u,
						DEF_x2__h7137,
						DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441);
  if (DEF_cache_rg_cset_in_cache_33_EQ_63___d434)
    INST_cache_f_reset_reqs.METH_deq();
  if (DEF_cache_rg_cset_in_cache_33_EQ_63___d434)
    INST_cache_f_reset_rsps.METH_enq(DEF_cache_f_reset_reqs_first____d425);
  INST_cache_rg_cset_in_cache.METH_write(DEF_x__h7704);
  if (DEF_cache_rg_cset_in_cache_33_EQ_63___d434)
    INST_cache_rg_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d445)
      DEF_v__h7547 = dollar_stime(sim_hdl);
    else
      DEF_v__h7547 = 2863311530u;
  DEF_v__h7541 = DEF_v__h7547 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d445)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,-32,-32",
		     &__str_literal_32,
		     DEF_v__h7541,
		     &__str_literal_31,
		     DEF_signed_64___d448,
		     DEF_signed_2___d430);
    if (DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d450)
      DEF_v__h7642 = dollar_stime(sim_hdl);
    else
      DEF_v__h7642 = 2863311530u;
  }
  DEF_v__h7636 = DEF_v__h7642 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_cset_in_cache_33_EQ_63_34_AND_NOT_cac_ETC___d450)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_33, DEF_v__h7636, &__str_literal_31);
}

void MOD_mkMMU_DCache::RL_cache_rl_probe_and_immed_rsp()
{
  tUInt32 DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d1171;
  tUInt32 DEF_v__h7769;
  tUInt32 DEF_v__h35841;
  tUInt32 DEF_v__h42166;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d556;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d566;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d567;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d543;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d544;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d545;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d546;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d531;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d555;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d560;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d562;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d564;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d581;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d552;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d558;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d571;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d573;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d584;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d587;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d590;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d618;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d624;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d803;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d809;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d813;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d817;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d824;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d829;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d846;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1082;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1088;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1094;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1099;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1103;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1115;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1121;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1126;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1133;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1143;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1146;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1148;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d557;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d563;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_1_79___d606;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d800;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d814;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d818;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602;
  tUInt8 DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d759;
  tUInt8 DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610;
  tUInt8 DEF_cache_rg_mem_req_sent_162_AND_cache_tlb_mv_vm__ETC___d1168;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d554;
  tUInt8 DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1156;
  tUInt8 DEF_IF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cach_ETC___d1157;
  tUInt8 DEF_x1_avValue_snd_snd__h48066;
  tUInt8 DEF_x__h48091;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d850;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d858;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d862;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d865;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d869;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d872;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d876;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d879;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d883;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d886;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d890;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d893;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d897;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d900;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d904;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d907;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d916;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d912;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d920;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d923;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d927;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d930;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d934;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d937;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d946;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d942;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d950;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d953;
  tUInt64 DEF__theResult___snd_fst__h35658;
  tUInt64 DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980;
  tUInt64 DEF_w1___1__h43883;
  tUInt64 DEF_new_st_val__h43844;
  tUInt64 DEF_x__h43842;
  tUInt64 DEF__theResult___snd_snd__h35659;
  tUInt64 DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784;
  tUInt64 DEF_result_lo__h35732;
  tUInt64 DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780;
  tUInt64 DEF_result_lo__h35693;
  tUInt64 DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d788;
  tUInt64 DEF_result_lo__h35744;
  tUInt64 DEF_w1__h42741;
  tUInt64 DEF_new_st_val__h44174;
  tUInt64 DEF_new_st_val__h44169;
  tUInt64 DEF_new_st_val__h44163;
  tUInt64 DEF_new_st_val__h44158;
  tUInt64 DEF_new_st_val__h44154;
  tUInt64 DEF_new_st_val__h44150;
  tUInt64 DEF_new_st_val__h44146;
  tUInt64 DEF_new_st_val__h43916;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d957;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561;
  tUInt8 DEF_vm_xlate_result_pte_level__h9268;
  tUInt8 DEF_vm_xlate_result_exc_code__h9265;
  tUInt8 DEF_bit8__h35692;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d908;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d905;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d901;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d898;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d894;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d891;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d887;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d884;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d880;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d877;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d873;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d870;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d866;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d863;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d859;
  tUInt8 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d856;
  tUInt8 DEF_n__h43466;
  tUInt8 DEF_n__h37820;
  tUInt32 DEF_bit16__h35731;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d938;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d935;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d931;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d928;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d924;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d921;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d917;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d914;
  tUInt32 DEF_n__h45548;
  tUInt32 DEF_n__h39546;
  tUInt64 DEF_w1__h42736;
  tUInt32 DEF_x__h43924;
  tUInt64 DEF__theResult_____2__h43838;
  tUInt32 DEF_x__h43847;
  tUInt32 DEF_bit32__h35743;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d954;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d951;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d947;
  tUInt32 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d944;
  tUInt32 DEF_n__h46446;
  tUInt64 DEF_cache_rg_addr_BITS_63_TO_12___h8061;
  tUInt64 DEF_result_hi__h10159;
  tUInt64 DEF_result_lo__h10104;
  tUInt64 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959;
  tUInt64 DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961;
  tUInt64 DEF_n__h46930;
  tUInt64 DEF_value__h9550;
  tUInt64 DEF_value__h9543;
  tUInt32 DEF_signed_1___d553;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551;
  tUInt8 DEF_x__h37819;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_2_57___d599;
  tUInt8 DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d619;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d842;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591;
  tUInt8 DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d608;
  tUInt8 DEF_cache_rg_mem_req_sent__h48289;
  tUInt8 DEF_cword_in_cline__h2296;
  tUInt32 DEF_offset__h2293;
  tUInt8 DEF_vm_mode__h2301;
  DEF_cache_rg_mem_req_sent__h48289 = INST_cache_rg_mem_req_sent.METH_read();
  DEF_cache_rg_lrsc_valid__h36515 = INST_cache_rg_lrsc_valid.METH_read();
  DEF_cache_dw_commit_wget____d492 = INST_cache_dw_commit.METH_wget();
  DEF_cache_dw_commit_whas____d490 = INST_cache_dw_commit.METH_whas();
  DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494 = !DEF_cache_dw_commit_whas____d490 || !DEF_cache_dw_commit_wget____d492;
  DEF_NOT_cache_rg_lrsc_valid_83___d484 = !DEF_cache_rg_lrsc_valid__h36515;
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_signed_1___d553 = 1u;
  DEF_cache_ram_cword_set_b_read____d547 = INST_cache_ram_cword_set.METH_b_read();
  DEF_satp__h9246 = INST_cache_rg_satp.METH_read();
  DEF_vm_mode__h2301 = (tUInt8)(DEF_satp__h9246 >> 60u);
  DEF_satp_ppn__h2303 = (tUInt64)(17592186044415llu & DEF_satp__h9246);
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9246 >> 44u));
  DEF_priv__h9249 = INST_cache_rg_priv.METH_read();
  DEF_sstatus_SUM__h9250 = INST_cache_rg_sstatus_SUM.METH_read();
  DEF_mstatus_MXR__h9251 = INST_cache_rg_mstatus_MXR.METH_read();
  DEF_cache_rg_st_amo_val___d462 = INST_cache_rg_st_amo_val.METH_read();
  DEF_cache_rg_st_amo_val_62_BIT_128___d463 = DEF_cache_rg_st_amo_val___d462.get_bits_in_word8(4u,
											       0u,
											       1u);
  DEF_cache_ram_state_and_ctag_cset_b_read____d497 = INST_cache_ram_state_and_ctag_cset.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505 = DEF_cache_ram_state_and_ctag_cset_b_read____d497.get_bits_in_word8(3u,
																   9u,
																   1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498 = DEF_cache_ram_state_and_ctag_cset_b_read____d497.get_bits_in_word8(1u,
																  20u,
																  1u);
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506 = !DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
  DEF_y__h47708 = INST_cache_rg_lrsc_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h68905 >> 12u));
  DEF_offset__h2293 = (tUInt32)(4095u & DEF_addr__h68905);
  DEF_vpn_1__h2291 = (tUInt32)(511u & (DEF_addr__h68905 >> 21u));
  DEF_vpn_0__h2292 = (tUInt32)(511u & (DEF_addr__h68905 >> 12u));
  DEF_cword_in_cline__h2296 = (tUInt8)((tUInt8)3u & (DEF_addr__h68905 >> 4u));
  DEF_cache_rg_state__h6630 = INST_cache_rg_state.METH_read();
  DEF_new_value__h69834 = INST_cache_rg_exc_code.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_is_unsigned__h35696 = INST_cache_rg_is_unsigned.METH_read();
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      257u,
		      32u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549);
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      128u,
		      32u,
		      0u,
		      DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548);
  wop_primExtractWide(128u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      256u,
		      32u,
		      129u,
		      DEF_n_snd__h9021);
  wop_primExtractWide(128u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_n_snd__h8920);
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_rg_st_amo_val___d462,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_new_cword__h41097);
  DEF_n__h40928 = primExtract64(64u, 129u, DEF_cache_rg_st_amo_val___d462, 32u, 63u, 32u, 0u);
  DEF_n__h39546 = DEF_cache_rg_st_amo_val___d462.get_bits_in_word32(0u, 0u, 16u);
  DEF_n_ctag__h8527 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d497,
				    32u,
				    104u,
				    32u,
				    53u);
  DEF_n_ctag__h8294 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d497,
				    32u,
				    51u,
				    32u,
				    0u);
  DEF_cache_rg_addr_BITS_63_TO_12___h8061 = (tUInt64)(DEF_addr__h68905 >> 12u);
  DEF_n__h40444 = DEF_cache_rg_st_amo_val___d462.get_whole_word(0u);
  DEF_n__h37820 = DEF_cache_rg_st_amo_val___d462.get_bits_in_word8(0u, 0u, 8u);
  DEF_cset_cword_in_cache__h64675 = (tUInt8)((tUInt8)255u & (DEF_addr__h68905 >> 4u));
  DEF_cset_in_cache__h64259 = (tUInt8)((tUInt8)63u & (DEF_addr__h68905 >> 6u));
  DEF_addr_lsbs__h68489 = (tUInt8)((tUInt8)15u & DEF_addr__h68905);
  DEF__0_BIT_0_97_CONCAT_0___d798.build_concat(8589934591llu & ((((tUInt64)((tUInt8)((tUInt8)0u))) << 32u) | (tUInt64)(UWide_literal_128_h0.get_whole_word(3u))),
					       96u,
					       33u).set_whole_word(UWide_literal_128_h0.get_whole_word(2u),
								   2u).set_whole_word(UWide_literal_128_h0.get_whole_word(1u),
										      1u).set_whole_word(UWide_literal_128_h0.get_whole_word(0u),
													 0u);
  DEF_cache_rg_width_code_25_EQ_0b10___d763 = DEF_funct3__h68310 == (tUInt8)2u;
  DEF_cache_rg_width_code_25_EQ_0b100___d626 = DEF_funct3__h68310 == (tUInt8)4u;
  DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? primSignExt64(64u,
															    32u,
															    (tUInt32)(DEF_n__h40444)) : DEF_n__h40928;
  DEF_w2___1__h43884 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_n__h40444);
  DEF_w2__h42743 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? DEF_w2___1__h43884 : DEF_n__h40928;
  DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 = DEF_funct5__h68311 == (tUInt8)3u;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_NOT_cache_rg_op_55_EQ_2_57___d599 = !DEF_cache_rg_op_55_EQ_2___d457;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b11___d480;
  DEF_cache_rg_op_55_EQ_1___d479 = DEF_cache_rg_op__h9286 == (tUInt8)1u;
  DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 = DEF_cache_rg_op_55_EQ_1___d479 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600 = !DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607 = !DEF_cache_rg_amo_funct5_58_EQ_0b11___d480;
  DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d608 = DEF_NOT_cache_rg_op_55_EQ_2_57___d599 || DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499 = !DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0___d456 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467 = INST_cache_tlb.METH_mv_vm_get_xlate(DEF_satp__h9246,
												      DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461,
												      DEF_cache_rg_st_amo_val_62_BIT_128___d463,
												      DEF_priv__h9249,
												      DEF_sstatus_SUM__h9250,
												      DEF_mstatus_MXR__h9251);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
																		  2u,
																		  1u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(6u,
																		  10u,
																		  2u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
																		  11u,
																		  2u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
																		  10u,
																		  3u);
  DEF_x__h37819 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
												  9u,
												  4u);
  DEF_vm_xlate_result_pa__h9264 = primExtract64(64u,
						204u,
						DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467,
						32u,
						200u,
						32u,
						137u);
  DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486 = DEF_y__h47708 == DEF_vm_xlate_result_pa__h9264;
  DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 = INST_cache_soc_map.METH_m_is_mem_addr(DEF_vm_xlate_result_pa__h9264);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593 = DEF_vm_xlate_result_pa__h9264 == DEF_y__h47708;
  DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 = DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d608 || (DEF_cache_rg_lrsc_valid__h36515 && DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486);
  DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487 = !DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486;
  DEF_lrsc_result__h36684 = DEF_NOT_cache_rg_lrsc_valid_83___d484 || DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487;
  DEF_value__h9543 = primExtract64(64u,
				   204u,
				   DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467,
				   32u,
				   129u,
				   32u,
				   66u);
  DEF_value__h9550 = primExtract64(64u,
				   204u,
				   DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467,
				   32u,
				   63u,
				   32u,
				   0u);
  DEF_pa_ctag__h9110 = primExtract64(52u,
				     204u,
				     DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467,
				     32u,
				     200u,
				     32u,
				     149u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508 = DEF_n_ctag__h8527 == DEF_pa_ctag__h9110;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506 || !DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508;
  switch (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551) {
  case (tUInt8)0u:
    DEF_new_cword__h37067 = DEF_n_snd__h8920;
    break;
  case (tUInt8)1u:
    DEF_new_cword__h37067 = DEF_n_snd__h9021;
    break;
  default:
    DEF_new_cword__h37067 = UWide_literal_128_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
  }
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961 = primExtract64(64u,
										128u,
										DEF_new_cword__h37067,
										32u,
										127u,
										32u,
										64u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959 = primExtract64(64u,
										128u,
										DEF_new_cword__h37067,
										32u,
										63u,
										32u,
										0u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d944 = DEF_new_cword__h37067.get_whole_word(3u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d947 = DEF_new_cword__h37067.get_whole_word(2u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d951 = DEF_new_cword__h37067.get_whole_word(1u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d954 = DEF_new_cword__h37067.get_whole_word(0u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d914 = DEF_new_cword__h37067.get_bits_in_word32(3u,
													   16u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d917 = DEF_new_cword__h37067.get_bits_in_word32(3u,
													   0u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d921 = DEF_new_cword__h37067.get_bits_in_word32(2u,
													   16u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d924 = DEF_new_cword__h37067.get_bits_in_word32(2u,
													   0u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d928 = DEF_new_cword__h37067.get_bits_in_word32(1u,
													   16u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d931 = DEF_new_cword__h37067.get_bits_in_word32(1u,
													   0u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d935 = DEF_new_cword__h37067.get_bits_in_word32(0u,
													   16u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d938 = DEF_new_cword__h37067.get_bits_in_word32(0u,
													   0u,
													   16u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d856 = DEF_new_cword__h37067.get_bits_in_word8(3u,
													  24u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d859 = DEF_new_cword__h37067.get_bits_in_word8(3u,
													  16u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d863 = DEF_new_cword__h37067.get_bits_in_word8(3u,
													  8u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d866 = DEF_new_cword__h37067.get_bits_in_word8(3u,
													  0u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d873 = DEF_new_cword__h37067.get_bits_in_word8(2u,
													  16u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d870 = DEF_new_cword__h37067.get_bits_in_word8(2u,
													  24u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d877 = DEF_new_cword__h37067.get_bits_in_word8(2u,
													  8u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d880 = DEF_new_cword__h37067.get_bits_in_word8(2u,
													  0u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d884 = DEF_new_cword__h37067.get_bits_in_word8(1u,
													  24u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d894 = DEF_new_cword__h37067.get_bits_in_word8(1u,
													  0u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d887 = DEF_new_cword__h37067.get_bits_in_word8(1u,
													  16u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d898 = DEF_new_cword__h37067.get_bits_in_word8(0u,
													  24u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d891 = DEF_new_cword__h37067.get_bits_in_word8(1u,
													  8u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d901 = DEF_new_cword__h37067.get_bits_in_word8(0u,
													  16u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d905 = DEF_new_cword__h37067.get_bits_in_word8(0u,
													  8u,
													  8u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d908 = DEF_new_cword__h37067.get_bits_in_word8(0u,
													  0u,
													  8u);
  DEF_vm_xlate_result_exc_code__h9265 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
															3u,
															6u);
  DEF_vm_xlate_result_pte_level__h9268 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(2u,
															 0u,
															 2u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(6u,
																		  9u,
																		  1u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d957 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467.get_bits_in_word8(4u,
																		  12u,
																		  1u);
  DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830.set_bits_in_word(UWide_literal_128_h0.get_bits_in_word8(3u,
															 31u,
															 1u),
										  4u,
										  0u,
										  1u).set_whole_word(primExtract32(32u,
														   128u,
														   UWide_literal_128_h0,
														   32u,
														   126u,
														   32u,
														   95u),
												     3u).set_whole_word(primExtract32(32u,
																      128u,
																      UWide_literal_128_h0,
																      32u,
																      94u,
																      32u,
																      63u),
															2u).set_whole_word(primExtract32(32u,
																			 128u,
																			 UWide_literal_128_h0,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   1u).set_whole_word((UWide_literal_128_h0.get_bits_in_word32(0u,
																								       0u,
																								       31u) << 1u) | (tUInt32)(DEF_lrsc_result__h36684),
																			      0u);
  DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? DEF__0_BIT_0_97_CONCAT_0___d798 : UWide_literal_129_h0;
  DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960.set_whole_word((tUInt32)(DEF_n__h40928 >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_n__h40928))) << 32u) | (tUInt64)((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959 >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959),
														    0u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962.set_whole_word((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961 >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961))) << 32u) | (tUInt64)((tUInt32)(DEF_n__h40928 >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_n__h40928),
														    0u);
  DEF_new_cword__h40785 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d957 ? DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d953 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941 == (tUInt8)0u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d950 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941 == (tUInt8)1u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d942 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941 == (tUInt8)3u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d946 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d941 == (tUInt8)2u;
  DEF_new_cword__h40227.set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d942 ? DEF_n__h40444 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d944,
				       3u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d946 ? DEF_n__h40444 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d947,
							  2u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d950 ? DEF_n__h40444 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d951,
									     1u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d953 ? DEF_n__h40444 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d954,
												0u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d937 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)0u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d927 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)3u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d934 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)1u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d930 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)2u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d923 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)4u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d920 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)5u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d912 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)7u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d916 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d911 == (tUInt8)6u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d907 = DEF_x__h37819 == (tUInt8)0u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d904 = DEF_x__h37819 == (tUInt8)1u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d900 = DEF_x__h37819 == (tUInt8)2u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d897 = DEF_x__h37819 == (tUInt8)3u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d893 = DEF_x__h37819 == (tUInt8)4u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d890 = DEF_x__h37819 == (tUInt8)5u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d886 = DEF_x__h37819 == (tUInt8)6u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d883 = DEF_x__h37819 == (tUInt8)7u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d879 = DEF_x__h37819 == (tUInt8)8u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d869 = DEF_x__h37819 == (tUInt8)11u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d876 = DEF_x__h37819 == (tUInt8)9u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d872 = DEF_x__h37819 == (tUInt8)10u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d865 = DEF_x__h37819 == (tUInt8)12u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d862 = DEF_x__h37819 == (tUInt8)13u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d858 = DEF_x__h37819 == (tUInt8)14u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d850 = DEF_x__h37819 == (tUInt8)15u;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 == (tUInt8)2u;
  switch (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468) {
  case (tUInt8)2u:
    DEF_x1_avValue_snd_snd__h48066 = DEF_vm_xlate_result_exc_code__h9265;
    break;
  default:
    DEF_x1_avValue_snd_snd__h48066 = DEF_new_value__h69834;
  }
  DEF_x__h48091 = DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494 ? (tUInt8)28u : DEF_x1_avValue_snd_snd__h48066;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 == (tUInt8)1u;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502 = DEF_n_ctag__h8294 == DEF_pa_ctag__h9110;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499 || !DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 || DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d554 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 == (tUInt8)0u;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550 || DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d619 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591;
  switch (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468) {
  case (tUInt8)1u:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1156 = (tUInt8)5u;
    break;
  case (tUInt8)2u:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1156 = (tUInt8)4u;
    break;
  default:
    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1156 = DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 ? (DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591 ? DEF_cache_rg_state__h6630 : (tUInt8)9u) : (DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 ? (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 ? (tUInt8)12u : DEF_cache_rg_state__h6630) : (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 ? (tUInt8)9u : (tUInt8)12u))) : (tUInt8)13u;
  }
  DEF_IF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cach_ETC___d1157 = DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494 ? (tUInt8)4u : DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1156;
  DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478 = !DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_cache_rg_mem_req_sent_162_AND_cache_tlb_mv_vm__ETC___d1168 = DEF_cache_rg_mem_req_sent__h48289 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
  DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610 = DEF_cache_dw_commit_whas____d490 && DEF_cache_dw_commit_wget____d492;
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848 = DEF_cache_rg_width_code_25_EQ_0b100___d626 && DEF_cache_rg_st_amo_val_62_BIT_128___d463;
  DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 = !DEF_cache_rg_op_55_EQ_0___d456 && (DEF_NOT_cache_rg_op_55_EQ_2_57___d599 || DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591 && DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610;
  DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d814 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d818 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d800 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_NOT_cache_rg_op_55_EQ_1_79___d606 = !DEF_cache_rg_op_55_EQ_1___d479;
  DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 = DEF_NOT_cache_rg_op_55_EQ_1_79___d606 && DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d608;
  DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d842 = DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611;
  DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577 = !(DEF_x__h72337 < (tUInt8)2u);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d563 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d557 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d554;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d571 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d558 = !DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d558 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d571;
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1148 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1146 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d842));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1143 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 && (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d818))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 && (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1133 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 && (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1126 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 && (DEF_lrsc_result__h36684 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1121 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 && (DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1115 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 && (DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d814)))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 && (DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d800)))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1103 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1099 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 && (DEF_NOT_cache_rg_lrsc_valid_83___d484 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1094 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 && (DEF_cache_rg_lrsc_valid__h36515 && (DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1088 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_1___d479 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d818));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1082 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && ((DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 && DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610)) || DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d842)));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d846 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && ((DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && (DEF_NOT_cache_rg_op_55_EQ_2_57_99_OR_NOT_cache_rg__ETC___d838 && (DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591))) || DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d842)));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d829 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && (DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481 || (DEF_NOT_cache_rg_op_55_EQ_1_79___d606 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d824 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 && (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504 && (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d818)))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d817 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d814));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d813 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d800)));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d809 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591)));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d803 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d800));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d624 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && (DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d619 || (DEF_cache_rg_op_55_EQ_2___d457 && (DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 && DEF_lrsc_result__h36684))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d618 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && ((DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 && ((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d591 && DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460) || (DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 && (DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593)))) || (DEF_NOT_cache_rg_op_55_EQ_0_56_98_AND_NOT_cache_rg_ETC___d602 && ((DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 && ((DEF_cache_rg_op_55_EQ_1___d479 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593) || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481)) || (DEF_NOT_cache_rg_op_55_EQ_1_79_06_AND_NOT_cache_rg_ETC___d609 && (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d611 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d593))))));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d590 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 && (DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d563));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d587 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 && (DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d584 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 && (DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d557));
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 && DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577);
  DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d573 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d552 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551;
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d581 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 && (DEF_NOT_cache_cfg_verbosity_read__05_ULT_2_76___d577 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d554);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d564 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d563;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d562 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d560 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d557 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d558);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d555 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d554;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d531 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && !(DEF_vm_mode__h2301 == (tUInt8)0u);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d546 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d545 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d544 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d543 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d567 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d566 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d556 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
  DEF_x__h68771 = (tUInt8)127u & (DEF_addr_lsbs__h68489 << 3u);
  DEF_x__h68730 = (tUInt8)127u & (((tUInt8)15u & (DEF_addr_lsbs__h68489 + (tUInt8)8u)) << 3u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933.build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d912 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d914,
									     80u,
									     16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d916 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d917,
												   2u,
												   0u,
												   16u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d920 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d921,
														     48u,
														     16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d923 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d924,
																	   1u,
																	   0u,
																	   16u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d927 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d928,
																			     16u,
																			     16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d930 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d931,
																						   0u,
																						   0u,
																						   16u);
  DEF_new_cword__h39181.set_whole_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933.get_whole_word(2u),
				       3u).set_whole_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933.get_whole_word(1u),
							  2u).build_concat(((((tUInt64)(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d934 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d935)) << 16u)) | (tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d937 ? DEF_n__h39546 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d938),
									   0u,
									   64u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575.set_whole_word((tUInt32)(DEF_value__h9550 >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_value__h9550))) << 32u) | (tUInt64)((tUInt32)(DEF_value__h9543 >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_value__h9543),
														    0u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889.set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d850 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d856,
										 2u,
										 8u,
										 8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d858 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d859,
												      2u,
												      0u,
												      8u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d862 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d863,
														       56u,
														       8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d865 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d866,
																	    1u,
																	    16u,
																	    8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d869 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d870,
																				 1u,
																				 8u,
																				 8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d872 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d873,
																						      1u,
																						      0u,
																						      8u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d876 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d877,
																								       24u,
																								       8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d879 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d880,
																											    0u,
																											    16u,
																											    8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d883 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d884,
																														 0u,
																														 8u,
																														 8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d886 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d887,
																																      0u,
																																      0u,
																																      8u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896.set_whole_word(primExtract32(32u,
											     80u,
											     DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889,
											     32u,
											     79u,
											     32u,
											     48u),
									       2u).set_whole_word(primExtract32(32u,
														80u,
														DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889,
														32u,
														47u,
														32u,
														16u),
												  1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889.get_bits_in_word32(0u,
																									0u,
																									16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d890 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d891)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d893 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d894),
														     0u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903.set_bits_in_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896.get_bits_in_word32(2u,
																				  16u,
																				  16u),
										 3u,
										 0u,
										 16u).set_whole_word(primExtract32(32u,
														   96u,
														   DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896,
														   32u,
														   79u,
														   32u,
														   48u),
												     2u).set_whole_word(primExtract32(32u,
																      96u,
																      DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896,
																      32u,
																      47u,
																      32u,
																      16u),
															1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896.get_bits_in_word32(0u,
																											      0u,
																											      16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d897 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d898)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d900 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d901),
																	   0u);
  DEF_new_cword__h37159.set_whole_word(primExtract32(32u,
						     112u,
						     DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903,
						     32u,
						     111u,
						     32u,
						     80u),
				       3u).set_whole_word(primExtract32(32u,
									112u,
									DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903,
									32u,
									79u,
									32u,
									48u),
							  2u).set_whole_word(primExtract32(32u,
											   112u,
											   DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903,
											   32u,
											   47u,
											   32u,
											   16u),
									     1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903.get_bits_in_word32(0u,
																						   0u,
																						   16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d904 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d905)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d907 ? DEF_n__h37820 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d908),
												0u);
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF_b__h37086 = DEF_new_cword__h37159;
    break;
  case (tUInt8)1u:
    DEF_b__h37086 = DEF_new_cword__h39181;
    break;
  case (tUInt8)2u:
    DEF_b__h37086 = DEF_new_cword__h40227;
    break;
  case (tUInt8)3u:
    DEF_b__h37086 = DEF_new_cword__h40785;
    break;
  case (tUInt8)4u:
    DEF_b__h37086 = DEF_new_cword__h41097;
    break;
  default:
    DEF_b__h37086 = DEF_new_cword__h37067;
  }
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848)) << 32u) | (tUInt64)(DEF_b__h37086.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_b__h37086.get_whole_word(2u),
												 2u).set_whole_word(DEF_b__h37086.get_whole_word(1u),
														    1u).set_whole_word(DEF_b__h37086.get_whole_word(0u),
																       0u);
  DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551 ? DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970 : DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
  DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 ? DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970 : DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548;
  DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973.set_bits_in_word(primExtract8(2u,
											      129u,
											      DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971,
											      32u,
											      128u,
											      32u,
											      127u),
										 8u,
										 0u,
										 2u).set_whole_word(primExtract32(32u,
														  129u,
														  DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971,
														  32u,
														  126u,
														  32u,
														  95u),
												    7u).set_whole_word(primExtract32(32u,
																     129u,
																     DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971,
																     32u,
																     94u,
																     32u,
																     63u),
														       6u).set_whole_word(primExtract32(32u,
																			129u,
																			DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971,
																			32u,
																			62u,
																			32u,
																			31u),
																	  5u).set_whole_word((DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971.get_bits_in_word32(0u,
																													       0u,
																													       31u) << 1u) | (tUInt32)(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972.get_bits_in_word8(4u,
																																										       0u,
																																										       1u)),
																			     4u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972.get_whole_word(3u),
																						3u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972.get_whole_word(2u),
																								   2u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972.get_whole_word(1u),
																										      1u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972.get_whole_word(0u),
																													 0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
										 2u,
										 0u,
										 1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
												  63u,
												  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
														       1u,
														       30u,
														       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																	    1u,
																	    29u,
																	    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																				 1u,
																				 28u,
																				 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																						      1u,
																						      27u,
																						      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																									   1u,
																									   26u,
																									   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																												1u,
																												25u,
																												1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																														     1u,
																														     24u,
																														     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																	  1u,
																																	  23u,
																																	  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																			       1u,
																																			       22u,
																																			       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																						    1u,
																																						    21u,
																																						    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																									 1u,
																																									 20u,
																																									 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																											      1u,
																																											      19u,
																																											      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																														   1u,
																																														   18u,
																																														   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																	1u,
																																																	17u,
																																																	1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																			     1u,
																																																			     16u,
																																																			     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																						  1u,
																																																						  15u,
																																																						  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																								       1u,
																																																								       14u,
																																																								       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																											    1u,
																																																											    13u,
																																																											    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																														 1u,
																																																														 12u,
																																																														 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																      1u,
																																																																      11u,
																																																																      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																			   1u,
																																																																			   10u,
																																																																			   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																						1u,
																																																																						9u,
																																																																						1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																								     1u,
																																																																								     8u,
																																																																								     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																											  1u,
																																																																											  7u,
																																																																											  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																													       1u,
																																																																													       6u,
																																																																													       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																    1u,
																																																																																    5u,
																																																																																    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																			 1u,
																																																																																			 4u,
																																																																																			 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																					      1u,
																																																																																					      3u,
																																																																																					      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																								   1u,
																																																																																								   2u,
																																																																																								   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																											1u,
																																																																																											1u,
																																																																																											1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																													     1u,
																																																																																													     0u,
																																																																																													     1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																															      31u,
																																																																																															      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																		   0u,
																																																																																																		   30u,
																																																																																																		   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																					0u,
																																																																																																					29u,
																																																																																																					1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																							     0u,
																																																																																																							     28u,
																																																																																																							     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																										  0u,
																																																																																																										  27u,
																																																																																																										  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																												       0u,
																																																																																																												       26u,
																																																																																																												       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																															    0u,
																																																																																																															    25u,
																																																																																																															    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																		 0u,
																																																																																																																		 24u,
																																																																																																																		 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																				      0u,
																																																																																																																				      23u,
																																																																																																																				      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																							   0u,
																																																																																																																							   22u,
																																																																																																																							   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																										0u,
																																																																																																																										21u,
																																																																																																																										1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																												     0u,
																																																																																																																												     20u,
																																																																																																																												     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																															  0u,
																																																																																																																															  19u,
																																																																																																																															  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																	       0u,
																																																																																																																																	       18u,
																																																																																																																																	       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																				    0u,
																																																																																																																																				    17u,
																																																																																																																																				    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																							 0u,
																																																																																																																																							 16u,
																																																																																																																																							 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																									      0u,
																																																																																																																																									      15u,
																																																																																																																																									      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																												   0u,
																																																																																																																																												   14u,
																																																																																																																																												   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																															0u,
																																																																																																																																															13u,
																																																																																																																																															1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																	     0u,
																																																																																																																																																	     12u,
																																																																																																																																																	     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																				  0u,
																																																																																																																																																				  11u,
																																																																																																																																																				  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																						       0u,
																																																																																																																																																						       10u,
																																																																																																																																																						       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																									    0u,
																																																																																																																																																									    9u,
																																																																																																																																																									    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																												 0u,
																																																																																																																																																												 8u,
																																																																																																																																																												 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																														      0u,
																																																																																																																																																														      7u,
																																																																																																																																																														      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																	   0u,
																																																																																																																																																																	   6u,
																																																																																																																																																																	   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																				0u,
																																																																																																																																																																				5u,
																																																																																																																																																																				1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																						     0u,
																																																																																																																																																																						     4u,
																																																																																																																																																																						     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																									  0u,
																																																																																																																																																																									  3u,
																																																																																																																																																																									  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																											       0u,
																																																																																																																																																																											       2u,
																																																																																																																																																																											       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																														    0u,
																																																																																																																																																																														    1u,
																																																																																																																																																																														    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659.set_bits_in_word(primExtract8(3u,
											      65u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658,
											      32u,
											      64u,
											      32u,
											      62u),
										 2u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  65u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660.set_bits_in_word(primExtract8(5u,
											      67u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659,
											      32u,
											      66u,
											      32u,
											      62u),
										 2u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  67u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661.set_bits_in_word(primExtract8(7u,
											      69u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660,
											      32u,
											      68u,
											      32u,
											      62u),
										 2u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  69u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662.set_bits_in_word(primExtract32(9u,
											       71u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661,
											       32u,
											       70u,
											       32u,
											       62u),
										 2u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  71u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663.set_bits_in_word(primExtract32(11u,
											       73u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662,
											       32u,
											       72u,
											       32u,
											       62u),
										 2u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664.set_bits_in_word(primExtract32(13u,
											       75u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663,
											       32u,
											       74u,
											       32u,
											       62u),
										 2u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   75u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665.set_bits_in_word(primExtract32(15u,
											       77u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664,
											       32u,
											       76u,
											       32u,
											       62u),
										 2u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   77u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666.set_bits_in_word(primExtract32(17u,
											       79u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665,
											       32u,
											       78u,
											       32u,
											       62u),
										 2u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   79u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668.set_bits_in_word(primExtract32(21u,
											       83u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667,
											       32u,
											       82u,
											       32u,
											       62u),
										 2u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   83u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669.set_bits_in_word(primExtract32(23u,
											       85u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668,
											       32u,
											       84u,
											       32u,
											       62u),
										 2u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   85u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670.set_bits_in_word(primExtract32(25u,
											       87u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669,
											       32u,
											       86u,
											       32u,
											       62u),
										 2u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   87u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672.set_bits_in_word(primExtract32(29u,
											       91u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671,
											       32u,
											       90u,
											       32u,
											       62u),
										 2u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   91u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673.set_bits_in_word(primExtract32(31u,
											       93u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672,
											       32u,
											       92u,
											       32u,
											       62u),
										 2u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   93u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673.get_bits_in_word8(2u,
																				 30u,
																				 1u),
										 3u,
										 0u,
										 1u).set_whole_word(primExtract32(32u,
														  95u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     95u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675.set_bits_in_word(primExtract8(3u,
											      97u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674,
											      32u,
											      96u,
											      32u,
											      94u),
										 3u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  97u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     97u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676.set_bits_in_word(primExtract8(5u,
											      99u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675,
											      32u,
											      98u,
											      32u,
											      94u),
										 3u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  99u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     99u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677.set_bits_in_word(primExtract8(7u,
											      101u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676,
											      32u,
											      100u,
											      32u,
											      94u),
										 3u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  101u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     101u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678.set_bits_in_word(primExtract32(9u,
											       103u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677,
											       32u,
											       102u,
											       32u,
											       94u),
										 3u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  103u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     103u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679.set_bits_in_word(primExtract32(11u,
											       105u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678,
											       32u,
											       104u,
											       32u,
											       94u),
										 3u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   105u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      105u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680.set_bits_in_word(primExtract32(13u,
											       107u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679,
											       32u,
											       106u,
											       32u,
											       94u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   107u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      107u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681.set_bits_in_word(primExtract32(15u,
											       109u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680,
											       32u,
											       108u,
											       32u,
											       94u),
										 3u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   109u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      109u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682.set_bits_in_word(primExtract32(17u,
											       111u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681,
											       32u,
											       110u,
											       32u,
											       94u),
										 3u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   111u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      111u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683.set_bits_in_word(primExtract32(19u,
											       113u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682,
											       32u,
											       112u,
											       32u,
											       94u),
										 3u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   113u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      113u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684.set_bits_in_word(primExtract32(21u,
											       115u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683,
											       32u,
											       114u,
											       32u,
											       94u),
										 3u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   115u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      115u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685.set_bits_in_word(primExtract32(23u,
											       117u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684,
											       32u,
											       116u,
											       32u,
											       94u),
										 3u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   117u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      117u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686.set_bits_in_word(primExtract32(25u,
											       119u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685,
											       32u,
											       118u,
											       32u,
											       94u),
										 3u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   119u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      119u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687.set_bits_in_word(primExtract32(27u,
											       121u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686,
											       32u,
											       120u,
											       32u,
											       94u),
										 3u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   121u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      121u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688.set_bits_in_word(primExtract32(29u,
											       123u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687,
											       32u,
											       122u,
											       32u,
											       94u),
										 3u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   123u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      123u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689.set_bits_in_word(primExtract32(31u,
											       125u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688,
											       32u,
											       124u,
											       32u,
											       94u),
										 3u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   125u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      125u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
																	   0u);
  DEF_y__h10271.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689.get_bits_in_word8(3u,
														 30u,
														 1u),
				 4u,
				 0u,
				 1u).set_whole_word(primExtract32(32u,
								  127u,
								  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689,
								  32u,
								  125u,
								  32u,
								  94u),
						    3u).set_whole_word(primExtract32(32u,
										     127u,
										     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689,
										     32u,
										     93u,
										     32u,
										     62u),
								       2u).set_whole_word(primExtract32(32u,
													127u,
													DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689,
													32u,
													61u,
													32u,
													30u),
											  1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689.get_bits_in_word32(0u,
																								0u,
																								30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d550),
													     0u);
  wop_and(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548, DEF_y__h10271, DEF_x__h10217);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
										 2u,
										 0u,
										 1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
												  63u,
												  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
														       1u,
														       30u,
														       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																	    1u,
																	    29u,
																	    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																				 1u,
																				 28u,
																				 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																						      1u,
																						      27u,
																						      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																									   1u,
																									   26u,
																									   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																												1u,
																												25u,
																												1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																														     1u,
																														     24u,
																														     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																	  1u,
																																	  23u,
																																	  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																			       1u,
																																			       22u,
																																			       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																						    1u,
																																						    21u,
																																						    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																									 1u,
																																									 20u,
																																									 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																											      1u,
																																											      19u,
																																											      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																														   1u,
																																														   18u,
																																														   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																	1u,
																																																	17u,
																																																	1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																			     1u,
																																																			     16u,
																																																			     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																						  1u,
																																																						  15u,
																																																						  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																								       1u,
																																																								       14u,
																																																								       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																											    1u,
																																																											    13u,
																																																											    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																														 1u,
																																																														 12u,
																																																														 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																      1u,
																																																																      11u,
																																																																      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																			   1u,
																																																																			   10u,
																																																																			   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																						1u,
																																																																						9u,
																																																																						1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																								     1u,
																																																																								     8u,
																																																																								     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																											  1u,
																																																																											  7u,
																																																																											  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																													       1u,
																																																																													       6u,
																																																																													       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																    1u,
																																																																																    5u,
																																																																																    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																			 1u,
																																																																																			 4u,
																																																																																			 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																					      1u,
																																																																																					      3u,
																																																																																					      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																								   1u,
																																																																																								   2u,
																																																																																								   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																											1u,
																																																																																											1u,
																																																																																											1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																													     1u,
																																																																																													     0u,
																																																																																													     1u).build_concat(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																															      31u,
																																																																																															      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																		   0u,
																																																																																																		   30u,
																																																																																																		   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																					0u,
																																																																																																					29u,
																																																																																																					1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																							     0u,
																																																																																																							     28u,
																																																																																																							     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																										  0u,
																																																																																																										  27u,
																																																																																																										  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																												       0u,
																																																																																																												       26u,
																																																																																																												       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																															    0u,
																																																																																																															    25u,
																																																																																																															    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																		 0u,
																																																																																																																		 24u,
																																																																																																																		 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																				      0u,
																																																																																																																				      23u,
																																																																																																																				      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																							   0u,
																																																																																																																							   22u,
																																																																																																																							   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																										0u,
																																																																																																																										21u,
																																																																																																																										1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																												     0u,
																																																																																																																												     20u,
																																																																																																																												     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																															  0u,
																																																																																																																															  19u,
																																																																																																																															  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																	       0u,
																																																																																																																																	       18u,
																																																																																																																																	       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																				    0u,
																																																																																																																																				    17u,
																																																																																																																																				    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																							 0u,
																																																																																																																																							 16u,
																																																																																																																																							 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																									      0u,
																																																																																																																																									      15u,
																																																																																																																																									      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																												   0u,
																																																																																																																																												   14u,
																																																																																																																																												   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																															0u,
																																																																																																																																															13u,
																																																																																																																																															1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																	     0u,
																																																																																																																																																	     12u,
																																																																																																																																																	     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																				  0u,
																																																																																																																																																				  11u,
																																																																																																																																																				  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																						       0u,
																																																																																																																																																						       10u,
																																																																																																																																																						       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																									    0u,
																																																																																																																																																									    9u,
																																																																																																																																																									    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																												 0u,
																																																																																																																																																												 8u,
																																																																																																																																																												 1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																														      0u,
																																																																																																																																																														      7u,
																																																																																																																																																														      1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																	   0u,
																																																																																																																																																																	   6u,
																																																																																																																																																																	   1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																				0u,
																																																																																																																																																																				5u,
																																																																																																																																																																				1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																						     0u,
																																																																																																																																																																						     4u,
																																																																																																																																																																						     1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																									  0u,
																																																																																																																																																																									  3u,
																																																																																																																																																																									  1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																											       0u,
																																																																																																																																																																											       2u,
																																																																																																																																																																											       1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																														    0u,
																																																																																																																																																																														    1u,
																																																																																																																																																																														    1u).set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 0u,
																																																																																																																																																																																	 1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724.set_bits_in_word(primExtract8(3u,
											      65u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723,
											      32u,
											      64u,
											      32u,
											      62u),
										 2u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  65u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725.set_bits_in_word(primExtract8(5u,
											      67u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724,
											      32u,
											      66u,
											      32u,
											      62u),
										 2u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  67u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726.set_bits_in_word(primExtract8(7u,
											      69u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725,
											      32u,
											      68u,
											      32u,
											      62u),
										 2u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  69u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727.set_bits_in_word(primExtract32(9u,
											       71u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726,
											       32u,
											       70u,
											       32u,
											       62u),
										 2u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  71u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726,
														  32u,
														  61u,
														  32u,
														  30u),
												    1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726.get_bits_in_word32(0u,
																									  0u,
																									  30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
														       0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728.set_bits_in_word(primExtract32(11u,
											       73u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727,
											       32u,
											       72u,
											       32u,
											       62u),
										 2u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729.set_bits_in_word(primExtract32(13u,
											       75u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728,
											       32u,
											       74u,
											       32u,
											       62u),
										 2u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   75u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730.set_bits_in_word(primExtract32(15u,
											       77u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729,
											       32u,
											       76u,
											       32u,
											       62u),
										 2u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   77u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731.set_bits_in_word(primExtract32(17u,
											       79u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730,
											       32u,
											       78u,
											       32u,
											       62u),
										 2u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   79u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733.set_bits_in_word(primExtract32(21u,
											       83u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732,
											       32u,
											       82u,
											       32u,
											       62u),
										 2u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   83u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734.set_bits_in_word(primExtract32(23u,
											       85u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733,
											       32u,
											       84u,
											       32u,
											       62u),
										 2u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   85u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735.set_bits_in_word(primExtract32(25u,
											       87u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734,
											       32u,
											       86u,
											       32u,
											       62u),
										 2u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   87u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736.set_bits_in_word(primExtract32(27u,
											       89u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735,
											       32u,
											       88u,
											       32u,
											       62u),
										 2u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   89u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737.set_bits_in_word(primExtract32(29u,
											       91u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736,
											       32u,
											       90u,
											       32u,
											       62u),
										 2u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   91u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738.set_bits_in_word(primExtract32(31u,
											       93u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737,
											       32u,
											       92u,
											       32u,
											       62u),
										 2u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   93u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737.get_bits_in_word32(0u,
																									   0u,
																									   30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
															0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738.get_bits_in_word8(2u,
																				 30u,
																				 1u),
										 3u,
										 0u,
										 1u).set_whole_word(primExtract32(32u,
														  95u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     95u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740.set_bits_in_word(primExtract8(3u,
											      97u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739,
											      32u,
											      96u,
											      32u,
											      94u),
										 3u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  97u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     97u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741.set_bits_in_word(primExtract8(5u,
											      99u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740,
											      32u,
											      98u,
											      32u,
											      94u),
										 3u,
										 0u,
										 5u).set_whole_word(primExtract32(32u,
														  99u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     99u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742.set_bits_in_word(primExtract8(7u,
											      101u,
											      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741,
											      32u,
											      100u,
											      32u,
											      94u),
										 3u,
										 0u,
										 7u).set_whole_word(primExtract32(32u,
														  101u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     101u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743.set_bits_in_word(primExtract32(9u,
											       103u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742,
											       32u,
											       102u,
											       32u,
											       94u),
										 3u,
										 0u,
										 9u).set_whole_word(primExtract32(32u,
														  103u,
														  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742,
														  32u,
														  93u,
														  32u,
														  62u),
												    2u).set_whole_word(primExtract32(32u,
																     103u,
																     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742,
																     32u,
																     61u,
																     32u,
																     30u),
														       1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742.get_bits_in_word32(0u,
																											     0u,
																											     30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	  0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744.set_bits_in_word(primExtract32(11u,
											       105u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743,
											       32u,
											       104u,
											       32u,
											       94u),
										 3u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   105u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      105u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745.set_bits_in_word(primExtract32(13u,
											       107u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744,
											       32u,
											       106u,
											       32u,
											       94u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   107u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      107u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746.set_bits_in_word(primExtract32(15u,
											       109u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745,
											       32u,
											       108u,
											       32u,
											       94u),
										 3u,
										 0u,
										 15u).set_whole_word(primExtract32(32u,
														   109u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      109u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747.set_bits_in_word(primExtract32(17u,
											       111u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746,
											       32u,
											       110u,
											       32u,
											       94u),
										 3u,
										 0u,
										 17u).set_whole_word(primExtract32(32u,
														   111u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      111u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748.set_bits_in_word(primExtract32(19u,
											       113u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747,
											       32u,
											       112u,
											       32u,
											       94u),
										 3u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   113u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      113u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749.set_bits_in_word(primExtract32(21u,
											       115u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748,
											       32u,
											       114u,
											       32u,
											       94u),
										 3u,
										 0u,
										 21u).set_whole_word(primExtract32(32u,
														   115u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      115u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750.set_bits_in_word(primExtract32(23u,
											       117u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749,
											       32u,
											       116u,
											       32u,
											       94u),
										 3u,
										 0u,
										 23u).set_whole_word(primExtract32(32u,
														   117u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      117u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751.set_bits_in_word(primExtract32(25u,
											       119u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750,
											       32u,
											       118u,
											       32u,
											       94u),
										 3u,
										 0u,
										 25u).set_whole_word(primExtract32(32u,
														   119u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      119u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752.set_bits_in_word(primExtract32(27u,
											       121u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751,
											       32u,
											       120u,
											       32u,
											       94u),
										 3u,
										 0u,
										 27u).set_whole_word(primExtract32(32u,
														   121u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      121u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753.set_bits_in_word(primExtract32(29u,
											       123u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752,
											       32u,
											       122u,
											       32u,
											       94u),
										 3u,
										 0u,
										 29u).set_whole_word(primExtract32(32u,
														   123u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      123u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754.set_bits_in_word(primExtract32(31u,
											       125u,
											       DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753,
											       32u,
											       124u,
											       32u,
											       94u),
										 3u,
										 0u,
										 31u).set_whole_word(primExtract32(32u,
														   125u,
														   DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753,
														   32u,
														   93u,
														   32u,
														   62u),
												     2u).set_whole_word(primExtract32(32u,
																      125u,
																      DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753,
																      32u,
																      61u,
																      32u,
																      30u),
															1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753.get_bits_in_word32(0u,
																											      0u,
																											      30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
																	   0u);
  DEF_y__h22963.set_bits_in_word(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754.get_bits_in_word8(3u,
														 30u,
														 1u),
				 4u,
				 0u,
				 1u).set_whole_word(primExtract32(32u,
								  127u,
								  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754,
								  32u,
								  125u,
								  32u,
								  94u),
						    3u).set_whole_word(primExtract32(32u,
										     127u,
										     DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754,
										     32u,
										     93u,
										     32u,
										     62u),
								       2u).set_whole_word(primExtract32(32u,
													127u,
													DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754,
													32u,
													61u,
													32u,
													30u),
											  1u).set_whole_word(((DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754.get_bits_in_word32(0u,
																								0u,
																								30u) << 2u) | (((tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551)) << 1u)) | (tUInt32)(DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551),
													     0u);
  wop_and(DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549, DEF_y__h22963, DEF_y__h10218);
  wop_or(DEF_x__h10217, DEF_y__h10218, DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757);
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_centry__h10102);
  wop_primShiftRWide(128u, 128u, DEF_centry__h10102, 7u, (tUInt8)(DEF_x__h68771), DEF_x__h35706);
  DEF_result_lo__h10104 = primExtract64(64u, 128u, DEF_x__h35706, 32u, 63u, 32u, 0u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h10102, 7u, (tUInt8)(DEF_x__h68730), DEF_x__h35664);
  DEF_result_hi__h10159 = primExtract64(64u, 128u, DEF_x__h35664, 32u, 63u, 32u, 0u);
  DEF_bit32__h35743 = DEF_x__h35706.get_whole_word(0u);
  DEF_bit16__h35731 = DEF_x__h35706.get_bits_in_word32(0u, 0u, 16u);
  DEF_bit8__h35692 = DEF_x__h35706.get_bits_in_word8(0u, 0u, 8u);
  DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d788 = primSignExt64(64u,
										32u,
										(tUInt32)(DEF_bit32__h35743));
  DEF_result_lo__h35744 = DEF_cache_rg_is_unsigned__h35696 ? (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_bit32__h35743) : DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d788;
  DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780 = primSignExt64(64u,
										8u,
										(tUInt8)(DEF_bit8__h35692));
  DEF_result_lo__h35693 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit8__h35692) : DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780;
  DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784 = primSignExt64(64u,
										16u,
										(tUInt32)(DEF_bit16__h35731));
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF_w1__h42736 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780;
    break;
  case (tUInt8)1u:
    DEF_w1__h42736 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784;
    break;
  case (tUInt8)2u:
    DEF_w1__h42736 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d788;
    break;
  default:
    DEF_w1__h42736 = DEF_result_lo__h10104;
  }
  DEF_x__h43924 = (tUInt32)(DEF_w1__h42736);
  DEF_result_lo__h35732 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit16__h35731) : DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784;
  switch (DEF_funct3__h68310) {
  case (tUInt8)4u:
    DEF__theResult___snd_snd__h35659 = DEF_result_hi__h10159;
    break;
  default:
    DEF__theResult___snd_snd__h35659 = 0llu;
  }
  DEF_w1___1__h43883 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h43924);
  switch (DEF_funct3__h68310) {
  case (tUInt8)2u:
    DEF_w1__h42741 = DEF_w1___1__h43883;
    break;
  case (tUInt8)0u:
    DEF_w1__h42741 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780;
    break;
  case (tUInt8)1u:
    DEF_w1__h42741 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784;
    break;
  default:
    DEF_w1__h42741 = DEF_result_lo__h10104;
  }
  DEF_new_st_val__h44146 = DEF_w1__h42741 ^ DEF_w2__h42743;
  DEF_new_st_val__h44150 = DEF_w1__h42741 & DEF_w2__h42743;
  DEF_new_st_val__h44154 = DEF_w1__h42741 | DEF_w2__h42743;
  DEF_new_st_val__h44158 = DEF_w1__h42741 < DEF_w2__h42743 ? DEF_w1__h42741 : DEF_w2__h42743;
  DEF_new_st_val__h44163 = DEF_w1__h42741 <= DEF_w2__h42743 ? DEF_w2__h42743 : DEF_w1__h42741;
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF__theResult___snd_fst__h35658 = DEF_result_lo__h35693;
    break;
  case (tUInt8)1u:
    DEF__theResult___snd_fst__h35658 = DEF_result_lo__h35732;
    break;
  case (tUInt8)2u:
    DEF__theResult___snd_fst__h35658 = DEF_result_lo__h35744;
    break;
  default:
    DEF__theResult___snd_fst__h35658 = DEF_result_lo__h10104;
  }
  switch (DEF_funct3__h68310) {
  case (tUInt8)2u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980 = primSignExt64(64u,
										  32u,
										  (tUInt32)(DEF_x__h43924));
    break;
  case (tUInt8)0u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d780;
    break;
  case (tUInt8)1u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980 = DEF_SEXT_cache_ram_cword_set_b_read__47_BITS_128_T_ETC___d784;
    break;
  default:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980 = DEF_result_lo__h10104;
  }
  DEF_new_st_val__h43916 = DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980 + DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982;
  DEF_new_st_val__h44169 = primSLT8(1u,
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980),
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982)) ? DEF_w1__h42741 : DEF_w2__h42743;
  DEF_new_st_val__h44174 = primSLE8(1u,
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d980),
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982)) ? DEF_w2__h42743 : DEF_w1__h42741;
  switch (DEF_funct5__h68311) {
  case (tUInt8)1u:
    DEF__theResult_____2__h43838 = DEF_w2__h42743;
    break;
  case (tUInt8)0u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h43916;
    break;
  case (tUInt8)4u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44146;
    break;
  case (tUInt8)12u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44150;
    break;
  case (tUInt8)8u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44154;
    break;
  case (tUInt8)24u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44158;
    break;
  case (tUInt8)28u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44163;
    break;
  case (tUInt8)16u:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44169;
    break;
  default:
    DEF__theResult_____2__h43838 = DEF_new_st_val__h44174;
  }
  DEF_x__h43847 = (tUInt32)(DEF__theResult_____2__h43838);
  DEF_new_st_val__h43844 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h43847);
  DEF_x__h43842 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? DEF_new_st_val__h43844 : DEF__theResult_____2__h43838;
  DEF_new_st_val_cap__h43839.set_whole_word((tUInt32)(0llu),
					    3u).build_concat((((tUInt64)((tUInt32)(0llu))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h43842 >> 32u)),
							     32u,
							     64u).set_whole_word((tUInt32)(DEF_x__h43842), 0u);
  DEF_upd_val__h42810 = DEF_cache_rg_width_code_25_EQ_0b100___d626 ? DEF_new_cword__h41097 : DEF_new_st_val_cap__h43839;
  DEF_n__h46930 = primExtract64(64u, 128u, DEF_upd_val__h42810, 32u, 63u, 32u, 0u);
  DEF_n__h46446 = DEF_upd_val__h42810.get_whole_word(0u);
  DEF_n__h45548 = DEF_upd_val__h42810.get_bits_in_word32(0u, 0u, 16u);
  DEF_n__h43466 = DEF_upd_val__h42810.get_bits_in_word8(0u, 0u, 8u);
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848)) << 32u) | (tUInt64)(DEF_upd_val__h42810.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_upd_val__h42810.get_whole_word(2u),
												  2u).set_whole_word(DEF_upd_val__h42810.get_whole_word(1u),
														     1u).set_whole_word(DEF_upd_val__h42810.get_whole_word(0u),
																	0u);
  DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084 = DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 ? DEF_cache_rg_st_amo_val___d462 : DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083;
  DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064.set_whole_word((tUInt32)(DEF_n__h46930 >> 32u),
										3u).build_concat((((tUInt64)((tUInt32)(DEF_n__h46930))) << 32u) | (tUInt64)((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959 >> 32u)),
												 32u,
												 64u).set_whole_word((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d959),
														     0u);
  DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065.set_whole_word((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961 >> 32u),
										3u).build_concat((((tUInt64)((tUInt32)(DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d961))) << 32u) | (tUInt64)((tUInt32)(DEF_n__h46930 >> 32u)),
												 32u,
												 64u).set_whole_word((tUInt32)(DEF_n__h46930),
														     0u);
  DEF_new_cword__h46787 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d957 ? DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065;
  DEF_new_cword__h46229.set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d942 ? DEF_n__h46446 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d944,
				       3u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d946 ? DEF_n__h46446 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d947,
							  2u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d950 ? DEF_n__h46446 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d951,
									     1u).set_whole_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d953 ? DEF_n__h46446 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d954,
												0u);
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d759 = DEF_cache_rg_width_code_25_EQ_0b100___d626 && DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757.get_bits_in_word8(4u,
																								0u,
																								1u);
  DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085.set_bits_in_word((tUInt8)15u & ((DEF_funct3__h68310 << 1u) | (tUInt8)(DEF_vm_xlate_result_pa__h9264 >> 63u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_vm_xlate_result_pa__h9264 >> 31u),
												     5u).set_whole_word((((tUInt32)(2147483647u & DEF_vm_xlate_result_pa__h9264)) << 1u) | (tUInt32)(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084.get_bits_in_word8(4u,
																																		      0u,
																																		      1u)),
															4u).set_whole_word(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084.get_whole_word(3u),
																	   3u).set_whole_word(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084.get_whole_word(0u),
																								    0u);
  DEF_x__h35657.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h35659 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h35659))) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___snd_fst__h35658 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__theResult___snd_fst__h35658), 0u);
  DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561 && DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d759)) << 32u) | (tUInt64)(DEF_x__h35657.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_x__h35657.get_whole_word(2u),
												 2u).set_whole_word(DEF_x__h35657.get_whole_word(1u),
														    1u).set_whole_word(DEF_x__h35657.get_whole_word(0u),
																       0u);
  DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795 : UWide_literal_129_h1;
  DEF_x__h47892.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h35659 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h35659))) << 32u) | (tUInt64)((tUInt32)(DEF_w1__h42736 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF_w1__h42736), 0u);
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d759)) << 32u) | (tUInt64)(DEF_x__h47892.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_x__h47892.get_whole_word(2u),
												 2u).set_whole_word(DEF_x__h47892.get_whole_word(1u),
														    1u).set_whole_word(DEF_x__h47892.get_whole_word(0u),
																       0u);
  DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836 = DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 ? DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830 : DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835;
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052.build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d912 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d914,
									      80u,
									      16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d916 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d917,
												    2u,
												    0u,
												    16u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d920 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d921,
														      48u,
														      16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d923 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d924,
																	    1u,
																	    0u,
																	    16u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d927 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d928,
																			      16u,
																			      16u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d930 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d931,
																						    0u,
																						    0u,
																						    16u);
  DEF_new_cword__h45183.set_whole_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052.get_whole_word(2u),
				       3u).set_whole_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052.get_whole_word(1u),
							  2u).build_concat(((((tUInt64)(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d934 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d935)) << 16u)) | (tUInt64)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d937 ? DEF_n__h45548 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d938),
									   0u,
									   64u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033.set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d850 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d856,
										  2u,
										  8u,
										  8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d858 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d859,
												       2u,
												       0u,
												       8u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d862 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d863,
															56u,
															8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d865 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d866,
																	     1u,
																	     16u,
																	     8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d869 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d870,
																				  1u,
																				  8u,
																				  8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d872 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d873,
																						       1u,
																						       0u,
																						       8u).build_concat(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d876 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d877,
																									24u,
																									8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d879 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d880,
																											     0u,
																											     16u,
																											     8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d883 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d884,
																														  0u,
																														  8u,
																														  8u).set_bits_in_word(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d886 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d887,
																																       0u,
																																       0u,
																																       8u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036.set_whole_word(primExtract32(32u,
											      80u,
											      DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033,
											      32u,
											      79u,
											      32u,
											      48u),
										2u).set_whole_word(primExtract32(32u,
														 80u,
														 DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033,
														 32u,
														 47u,
														 32u,
														 16u),
												   1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033.get_bits_in_word32(0u,
																									  0u,
																									  16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d890 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d891)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d893 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d894),
														      0u);
  DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039.set_bits_in_word(DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036.get_bits_in_word32(2u,
																				    16u,
																				    16u),
										  3u,
										  0u,
										  16u).set_whole_word(primExtract32(32u,
														    96u,
														    DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036,
														    32u,
														    79u,
														    32u,
														    48u),
												      2u).set_whole_word(primExtract32(32u,
																       96u,
																       DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036,
																       32u,
																       47u,
																       32u,
																       16u),
															 1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036.get_bits_in_word32(0u,
																												0u,
																												16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d897 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d898)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d900 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d901),
																	    0u);
  DEF_new_cword__h42805.set_whole_word(primExtract32(32u,
						     112u,
						     DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039,
						     32u,
						     111u,
						     32u,
						     80u),
				       3u).set_whole_word(primExtract32(32u,
									112u,
									DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039,
									32u,
									79u,
									32u,
									48u),
							  2u).set_whole_word(primExtract32(32u,
											   112u,
											   DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039,
											   32u,
											   47u,
											   32u,
											   16u),
									     1u).set_whole_word(((DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039.get_bits_in_word32(0u,
																						    0u,
																						    16u) << 16u) | (((tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d904 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d905)) << 8u)) | (tUInt32)(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d907 ? DEF_n__h43466 : DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d908),
												0u);
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF_b__h42692 = DEF_new_cword__h42805;
    break;
  case (tUInt8)1u:
    DEF_b__h42692 = DEF_new_cword__h45183;
    break;
  case (tUInt8)2u:
    DEF_b__h42692 = DEF_new_cword__h46229;
    break;
  case (tUInt8)3u:
    DEF_b__h42692 = DEF_new_cword__h46787;
    break;
  case (tUInt8)4u:
    DEF_b__h42692 = DEF_upd_val__h42810;
    break;
  default:
    DEF_b__h42692 = DEF_new_cword__h37067;
  }
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848)) << 32u) | (tUInt64)(DEF_b__h42692.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_b__h42692.get_whole_word(2u),
												  2u).set_whole_word(DEF_b__h42692.get_whole_word(1u),
														     1u).set_whole_word(DEF_b__h42692.get_whole_word(0u),
																	0u);
  DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d551 ? DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072 : DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
  DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 ? DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072 : DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548;
  DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075.set_bits_in_word(primExtract8(2u,
											       129u,
											       DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073,
											       32u,
											       128u,
											       32u,
											       127u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   129u,
														   DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073,
														   32u,
														   126u,
														   32u,
														   95u),
												     7u).set_whole_word(primExtract32(32u,
																      129u,
																      DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073,
																      32u,
																      94u,
																      32u,
																      63u),
															6u).set_whole_word(primExtract32(32u,
																			 129u,
																			 DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   5u).set_whole_word((DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073.get_bits_in_word32(0u,
																														 0u,
																														 31u) << 1u) | (tUInt32)(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074.get_bits_in_word8(4u,
																																											  0u,
																																											  1u)),
																			      4u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074.get_whole_word(3u),
																						 3u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074.get_whole_word(2u),
																								    2u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074.get_whole_word(1u),
																										       1u).set_whole_word(DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074.get_whole_word(0u),
																													  0u);
  DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076 = DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 ? DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973 : DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075;
  DEF_x__h7913 = 72057594037927935llu & ((DEF_satp_ppn__h2303 << 12u) | (tUInt64)(0u));
  DEF_satp_pa__h2304 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h7913;
  DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d1171 = 16383u & (((((((((tUInt32)((tUInt8)0u)) << 7u) | (((tUInt32)(DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d558 && (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d571 && (DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 && ((DEF_cache_rg_mem_req_sent__h48289 && DEF_cache_rg_op_55_EQ_2___d457) && DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511))))) << 6u)) | (((tUInt32)((tUInt8)0u)) << 5u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent__h48289)) << 4u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent_162_AND_cache_tlb_mv_vm__ETC___d1168)) << 3u)) | (((tUInt32)(DEF_cache_rg_mem_req_sent_162_AND_cache_tlb_mv_vm__ETC___d1168)) << 2u)) | (tUInt32)((tUInt8)0u));
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h7775 = dollar_stime(sim_hdl);
    else
      DEF_v__h7775 = 2863311530u;
  DEF_v__h7769 = DEF_v__h7775 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64",
		     &__str_literal_34,
		     DEF_v__h7769,
		     &__str_literal_31,
		     DEF_addr__h68905);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d531)
      dollar_display(sim_hdl,
		     this,
		     "s,2,4,16,64,9,9,12",
		     &__str_literal_35,
		     DEF_priv__h9249,
		     DEF_vm_mode__h2301,
		     DEF_asid__h2302,
		     DEF_satp_pa__h2304,
		     DEF_vpn_1__h2291,
		     DEF_vpn_0__h2292,
		     DEF_offset__h2293);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,52,6,2,4",
		     &__str_literal_36,
		     DEF_cache_rg_addr_BITS_63_TO_12___h8061,
		     DEF_cset_in_cache__h64259,
		     DEF_cword_in_cline__h2296,
		     DEF_addr_lsbs__h68489);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_37, DEF_cset_in_cache__h64259);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d543)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d544)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d543)
      dollar_write(sim_hdl, this, "s,52", &__str_literal_41, DEF_n_ctag__h8294);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d544)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d545)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d546)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d545)
      dollar_write(sim_hdl, this, "s,52", &__str_literal_41, DEF_n_ctag__h8527);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d546)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h64259,
		   DEF_cword_in_cline__h2296);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d552)
      dollar_display(sim_hdl, this, "s,-32,1", &__str_literal_46, DEF_signed_1___d553, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_48, &__str_literal_49);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d555)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d556)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d560)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_53);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d562)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d564)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_54);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_55);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_4, DEF_vm_xlate_result_exc_code__h9265);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_56);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d566)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d567)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_57);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9543);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_58);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_4, DEF_vm_xlate_result_pte_level__h9268);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_59);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_4, DEF_value__h9550, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d573)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_value__h9543,
				  DEF_vm_xlate_result_pte_level__h9268,
				  DEF_vm_xlate_result_pa__h9264);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d573)
    INST_cache_f_pte_writebacks.METH_enq(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_display(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s", &__str_literal_61);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_48, &__str_literal_49);
    if (DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d581)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d584)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_53);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d587)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d590)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_54);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_55);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_4, DEF_vm_xlate_result_exc_code__h9265);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_56);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_57);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_value__h9543);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_58);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_4, DEF_vm_xlate_result_pte_level__h9268);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_59);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_4, DEF_value__h9550, &__str_literal_11);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d579)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572)
    INST_cache_rg_pa.METH_write(DEF_vm_xlate_result_pa__h9264);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d572)
    INST_cache_rg_allow_cap.METH_write(DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d561);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d618)
    INST_cache_rg_lrsc_valid.METH_write(DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d619);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d624)
    INST_cache_dw_valid.METH_wset(DEF_cache_dw_commit_whas__90_AND_cache_dw_commit_w_ETC___d610);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d624)
    INST_cache_dw_output_ld_val.METH_wset(DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d624)
    INST_cache_dw_output_st_amo_val.METH_wset(DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d803)
      DEF_v__h35847 = dollar_stime(sim_hdl);
    else
      DEF_v__h35847 = 2863311530u;
  DEF_v__h35841 = DEF_v__h35847 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d803)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p,129p",
		     &__str_literal_62,
		     DEF_v__h35841,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757,
		     &UWide_literal_129_h0);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d809)
    INST_cache_rg_lrsc_pa.METH_write(DEF_vm_xlate_result_pa__h9264);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d813)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_63, DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d803)
      dollar_display(sim_hdl,
		     this,
		     "s,64,129p",
		     &__str_literal_64,
		     DEF_addr__h68905,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d817)
      dollar_display(sim_hdl, this, "s", &__str_literal_65);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d824)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_66, DEF_y__h47708);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d829)
    INST_cache_rg_ld_val.METH_write(DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d846)
    INST_cache_ram_cword_set.METH_a_put((tUInt8)1u,
					DEF_cset_cword_in_cache__h64675,
					DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076);
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1082)
    INST_cache_f_fabric_write_reqs.METH_enq(DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1088)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_67, DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1094)
      dollar_display(sim_hdl,
		     this,
		     "s,64,64",
		     &__str_literal_68,
		     DEF_y__h47708,
		     DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1099)
      dollar_display(sim_hdl, this, "s", &__str_literal_69);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1103)
      dollar_display(sim_hdl, this, "s,1", &__str_literal_70, DEF_lrsc_result__h36684);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_display(sim_hdl,
		     this,
		     "s,64,129p",
		     &__str_literal_71,
		     DEF_vm_xlate_result_pa__h9264,
		     &DEF_cache_rg_st_amo_val___d462);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_write(sim_hdl, this, "s", &__str_literal_72);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h64259,
		   DEF_cword_in_cline__h2296);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1109)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1115)
      dollar_display(sim_hdl,
		     this,
		     "s,64,129p",
		     &__str_literal_73,
		     DEF_vm_xlate_result_pa__h9264,
		     &DEF_cache_rg_st_amo_val___d462);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1121)
      dollar_display(sim_hdl,
		     this,
		     "s,64,129p",
		     &__str_literal_74,
		     DEF_addr__h68905,
		     &DEF_cache_rg_st_amo_val___d462);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1121)
      dollar_display(sim_hdl, this, "s", &__str_literal_75);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1126)
      DEF_v__h42172 = dollar_stime(sim_hdl);
    else
      DEF_v__h42172 = 2863311530u;
  }
  DEF_v__h42166 = DEF_v__h42172 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1126)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p,129p",
		     &__str_literal_62,
		     DEF_v__h42166,
		     &__str_literal_31,
		     0llu,
		     &UWide_literal_129_h1,
		     &UWide_literal_129_h0);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1126)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_76, DEF_addr__h68905);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1133)
      dollar_display(sim_hdl, this, "s", &__str_literal_77);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_display(sim_hdl,
		     this,
		     "s,64,5,3,1,129p",
		     &__str_literal_78,
		     DEF_addr__h68905,
		     DEF_funct5__h68311,
		     DEF_funct3__h68310,
		     DEF_cache_rg_is_unsigned__h35696,
		     &DEF_cache_rg_st_amo_val___d462);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_79, DEF_vm_xlate_result_pa__h9264);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_display(sim_hdl,
		     this,
		     "s,129p,129p",
		     &__str_literal_80,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_display(sim_hdl,
		     this,
		     "s,129p,129p,129p",
		     &__str_literal_81,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757,
		     &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757,
		     &DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_write(sim_hdl, this, "s", &__str_literal_82);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h64259,
		   DEF_cword_in_cline__h2296);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1138)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1143)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_83, DEF_vm_xlate_result_pa__h9264);
  }
  if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1146)
    INST_cache_rg_st_amo_val.METH_write(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d1148)
      dollar_display(sim_hdl, this, "s", &__str_literal_84);
  INST_cache_rg_state.METH_write(DEF_IF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cach_ETC___d1157);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.METH_wset(DEF__0_CONCAT_NOT_cache_tlb_mv_vm_get_xlate_cache_r_ETC___d1171);
  INST_cache_rg_exc_code.METH_write(DEF_x__h48091);
}

void MOD_mkMMU_DCache::RL_cache_rl_count_tlb_latency()
{
  DEF_cache_rg_state__h6630 = INST_cache_rg_state.METH_read();
  DEF_cache_rg_state_20_EQ_3___d522 = DEF_cache_rg_state__h6630 == (tUInt8)3u;
  DEF_NOT_cache_rg_state_20_EQ_3_22___d1175 = !DEF_cache_rg_state_20_EQ_3___d522;
  INST_cache_aw_events_wires_ifc_ifc_wires_2.METH_wset(4u);
  INST_cache_rg_tlb_walk.METH_write(DEF_NOT_cache_rg_state_20_EQ_3_22___d1175);
}

void MOD_mkMMU_DCache::RL_cache_rl_start_tlb_refill()
{
  tUInt64 DEF_lev_2_pte_pa_w64_fa__h48601;
  tUInt64 DEF_vpn_2_pa__h48598;
  tUInt32 DEF_v__h48544;
  tUInt64 DEF_lev_2_pte_pa__h48599;
  tUInt32 DEF_vpn_2__h2290;
  DEF_satp__h9246 = INST_cache_rg_satp.METH_read();
  DEF_satp_ppn__h2303 = (tUInt64)(17592186044415llu & DEF_satp__h9246);
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_vpn_2__h2290 = (tUInt32)(511u & (DEF_addr__h68905 >> 30u));
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_vpn_2_pa__h48598 = (((tUInt64)(DEF_vpn_2__h2290)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h7913 = 72057594037927935llu & ((DEF_satp_ppn__h2303 << 12u) | (tUInt64)(0u));
  DEF_satp_pa__h2304 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h7913;
  DEF_lev_2_pte_pa__h48599 = DEF_satp_pa__h2304 + DEF_vpn_2_pa__h48598;
  DEF_lev_2_pte_pa_w64_fa__h48601 = (((tUInt64)(DEF_lev_2_pte_pa__h48599 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_2_pte_pa_w64_fa__h48601 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_lev_2_pte_pa_w64_fa__h48601 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_2_pte_pa_w64_fa__h48601))) << 29u) | 851968u,
																	    0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h48550 = dollar_stime(sim_hdl);
    else
      DEF_v__h48550 = 2863311530u;
  DEF_v__h48544 = DEF_v__h48550 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64",
		     &__str_literal_85,
		     DEF_v__h48544,
		     &__str_literal_31,
		     DEF_addr__h68905);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h48739 = dollar_time(sim_hdl);
    else
      DEF_v__h48739 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h48739);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_2_pte_pa_w64_fa__h48601);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  INST_cache_rg_pte_pa.METH_write(DEF_lev_2_pte_pa__h48599);
  INST_cache_rg_state.METH_write((tUInt8)6u);
}

void MOD_mkMMU_DCache::RL_cache_rl_ptw_level_2()
{
  tUInt64 DEF_lev_1_pte_pa_w64_fa__h49556;
  tUInt64 DEF_vpn_1_pa__h49553;
  tUInt32 DEF_v__h49516;
  tUInt32 DEF_v__h49254;
  tUInt32 DEF_v__h49837;
  tUInt32 DEF_v__h49954;
  tUInt32 DEF_v__h49436;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1260;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1264;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1268;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1272;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1265;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1220;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1214;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1231;
  tUInt64 DEF_lev_1_pte_pa__h49554;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1222;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1219;
  tUInt32 DEF_ppn_1__h49072;
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_satp__h9246 = INST_cache_rg_satp.METH_read();
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9246 >> 44u));
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															4u,
															1u);
  DEF_ppn_1__h49072 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word32(0u, 23u, 9u);
  DEF_ppn_0__h49073 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word32(0u, 14u, 9u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															7u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															5u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 = DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 || DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_pte_pa__h51443 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h68905 >> 12u));
  DEF_vpn_1__h2291 = (tUInt32)(511u & (DEF_addr__h68905 >> 21u));
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_ppn__h49551 = primExtract64(44u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															6u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 = DEF_ppn_0__h49073 == 0u;
  DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1214 = DEF_ppn_1__h49072 == 0u;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218 = !DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1219 = !DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1214 || DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218;
  DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1220 = DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1219;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 = !DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0___d456 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  DEF_page_fault_exc_code__h5334 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)13u : (tUInt8)15u;
  DEF_access_exc_code__h5333 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)5u : (tUInt8)7u;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? DEF_page_fault_exc_code__h5334 : DEF_access_exc_code__h5333;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1265 = DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1214 && DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
  DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 = DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 && (DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 || !DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 = !DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 || (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 && DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1222 = (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 || DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1220) || DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 = !DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1231 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 ? (tUInt8)4u : (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 ? (tUInt8)7u : (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1219 ? (tUInt8)4u : (tUInt8)11u))) : (tUInt8)4u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1272 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && (DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1265 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1268 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && DEF_cache_masterPortShim_rff_first__192_BITS_31_TO_ETC___d1265));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1264 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1220);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1260 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1219 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407);
  DEF_vpn_1_pa__h49553 = (((tUInt64)(DEF_vpn_1__h2291)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h49629 = 72057594037927935llu & ((DEF_ppn__h49551 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h49552 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h49629;
  DEF_lev_1_pte_pa__h49554 = DEF_lev_1_PTN_pa__h49552 + DEF_vpn_1_pa__h49553;
  DEF_lev_1_pte_pa_w64_fa__h49556 = (((tUInt64)(DEF_lev_1_pte_pa__h49554 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_1_pte_pa_w64_fa__h49556 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_lev_1_pte_pa_w64_fa__h49556 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_1_pte_pa_w64_fa__h49556))) << 29u) | 851968u,
																	    0u);
  INST_cache_masterPortShim_rff.METH_deq();
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1231);
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1222)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      DEF_v__h49522 = dollar_stime(sim_hdl);
    else
      DEF_v__h49522 = 2863311530u;
  DEF_v__h49516 = DEF_v__h49522 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_99,
		     DEF_v__h49516,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443,
		     DEF_page_fault_exc_code__h5334);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      DEF_v__h49260 = dollar_stime(sim_hdl);
    else
      DEF_v__h49260 = 2863311530u;
  }
  DEF_v__h49254 = DEF_v__h49260 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_100,
		     DEF_v__h49254,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_display(sim_hdl, this, "s", &__str_literal_101);
  }
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247)
    INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      DEF_v__h49677 = dollar_time(sim_hdl);
    else
      DEF_v__h49677 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h49677);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_1_pte_pa_w64_fa__h49556);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247)
    INST_cache_rg_pte_pa.METH_write(DEF_lev_1_pte_pa__h49554);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1260)
      DEF_v__h49843 = dollar_stime(sim_hdl);
    else
      DEF_v__h49843 = 2863311530u;
  DEF_v__h49837 = DEF_v__h49843 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1260)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_102,
		     DEF_v__h49837,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1264)
      dollar_display(sim_hdl, this, "s,6", &__str_literal_103, DEF_page_fault_exc_code__h5334);
  }
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1268)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h48903,
				  (tUInt8)2u,
				  DEF_pte_pa__h51443);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1272)
      DEF_v__h49960 = dollar_stime(sim_hdl);
    else
      DEF_v__h49960 = 2863311530u;
  DEF_v__h49954 = DEF_v__h49960 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1272)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_104,
		     DEF_v__h49954,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1272)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_105, DEF_lev_1_PTN_pa__h49552);
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      DEF_v__h49442 = dollar_stime(sim_hdl);
    else
      DEF_v__h49442 = 2863311530u;
  }
  DEF_v__h49436 = DEF_v__h49442 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_106,
		     DEF_v__h49436,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte_pa__h51443,
		     DEF_access_exc_code__h5333);
}

void MOD_mkMMU_DCache::RL_cache_rl_ptw_level_1()
{
  tUInt64 DEF_lev_0_pte_pa_w64_fa__h50669;
  tUInt64 DEF_vpn_0_pa__h50666;
  tUInt32 DEF_v__h50629;
  tUInt32 DEF_v__h50370;
  tUInt32 DEF_v__h51066;
  tUInt32 DEF_v__h50949;
  tUInt32 DEF_v__h50549;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1299;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1303;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1309;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1313;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1280;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1286;
  tUInt64 DEF_lev_0_pte_pa__h50667;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1282;
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_satp__h9246 = INST_cache_rg_satp.METH_read();
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9246 >> 44u));
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															4u,
															1u);
  DEF_ppn_0__h49073 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word32(0u, 14u, 9u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															7u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															5u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 = DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 || DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_pte_pa__h51443 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h68905 >> 12u));
  DEF_vpn_0__h2292 = (tUInt32)(511u & (DEF_addr__h68905 >> 12u));
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_ppn__h49551 = primExtract64(44u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															6u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 = DEF_ppn_0__h49073 == 0u;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218 = !DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
  DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1280 = DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 = !DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0___d456 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  DEF_page_fault_exc_code__h5334 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)13u : (tUInt8)15u;
  DEF_access_exc_code__h5333 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)5u : (tUInt8)7u;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? DEF_page_fault_exc_code__h5334 : DEF_access_exc_code__h5333;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 = DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 && (DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 || !DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 = !DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 || (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 && DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1282 = (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 || DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1280) || DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 = !DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1286 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 ? (tUInt8)4u : (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 ? (tUInt8)8u : (DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 ? (tUInt8)11u : (tUInt8)4u))) : (tUInt8)4u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1313 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1280);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1309 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1303 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && (DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1299 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407);
  DEF_vpn_0_pa__h50666 = (((tUInt64)(DEF_vpn_0__h2292)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF_x__h49629 = 72057594037927935llu & ((DEF_ppn__h49551 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h49552 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h49629;
  DEF_lev_0_pte_pa__h50667 = DEF_lev_1_PTN_pa__h49552 + DEF_vpn_0_pa__h50666;
  DEF_lev_0_pte_pa_w64_fa__h50669 = (((tUInt64)(DEF_lev_0_pte_pa__h50667 >> 3u)) << 3u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_lev_0_pte_pa_w64_fa__h50669 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_lev_0_pte_pa_w64_fa__h50669 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_lev_0_pte_pa_w64_fa__h50669))) << 29u) | 851968u,
																	    0u);
  INST_cache_masterPortShim_rff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      DEF_v__h50635 = dollar_stime(sim_hdl);
    else
      DEF_v__h50635 = 2863311530u;
  DEF_v__h50629 = DEF_v__h50635 / 10u;
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1282)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225);
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1286);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_107,
		     DEF_v__h50629,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443,
		     DEF_page_fault_exc_code__h5334);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      DEF_v__h50376 = dollar_stime(sim_hdl);
    else
      DEF_v__h50376 = 2863311530u;
  }
  DEF_v__h50370 = DEF_v__h50376 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_108,
		     DEF_v__h50370,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_display(sim_hdl, this, "s", &__str_literal_109);
  }
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247)
    INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      DEF_v__h50789 = dollar_time(sim_hdl);
    else
      DEF_v__h50789 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h50789);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_lev_0_pte_pa_w64_fa__h50669);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247)
    INST_cache_rg_pte_pa.METH_write(DEF_lev_0_pte_pa__h50667);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1299)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h48903,
				  (tUInt8)1u,
				  DEF_pte_pa__h51443);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1303)
      DEF_v__h51072 = dollar_stime(sim_hdl);
    else
      DEF_v__h51072 = 2863311530u;
  DEF_v__h51066 = DEF_v__h51072 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1303)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_110,
		     DEF_v__h51066,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1303)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_105, DEF_lev_1_PTN_pa__h49552);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1309)
      DEF_v__h50955 = dollar_stime(sim_hdl);
    else
      DEF_v__h50955 = 2863311530u;
  }
  DEF_v__h50949 = DEF_v__h50955 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1309)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_111,
		     DEF_v__h50949,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1313)
      dollar_display(sim_hdl, this, "s,6", &__str_literal_112, DEF_page_fault_exc_code__h5334);
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      DEF_v__h50555 = dollar_stime(sim_hdl);
    else
      DEF_v__h50555 = 2863311530u;
  }
  DEF_v__h50549 = DEF_v__h50555 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_113,
		     DEF_v__h50549,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte_pa__h51443,
		     DEF_access_exc_code__h5333);
}

void MOD_mkMMU_DCache::RL_cache_rl_ptw_level_0()
{
  tUInt32 DEF_v__h51582;
  tUInt32 DEF_v__h51662;
  tUInt32 DEF_v__h51753;
  tUInt32 DEF_v__h51502;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1328;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1331;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1322;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1319;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1320;
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_satp__h9246 = INST_cache_rg_satp.METH_read();
  DEF_asid__h2302 = (tUInt32)(65535u & (DEF_satp__h9246 >> 44u));
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															4u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															7u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															5u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 = DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 || DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_pte_pa__h51443 = INST_cache_rg_pte_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_vpn__h2289 = (tUInt32)(134217727u & (DEF_addr__h68905 >> 12u));
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_ppn__h49551 = primExtract64(44u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  57u,
				  32u,
				  14u);
  DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															6u,
															1u);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 = !DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0___d456 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  DEF_page_fault_exc_code__h5334 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)13u : (tUInt8)15u;
  DEF_access_exc_code__h5333 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)5u : (tUInt8)7u;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? DEF_page_fault_exc_code__h5334 : DEF_access_exc_code__h5333;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 = DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 && (DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 || !DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 = !DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 || (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 && DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 = !DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1319 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 || DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1320 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1319 || DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1322 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1319 ? (tUInt8)4u : (tUInt8)11u) : (tUInt8)4u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1331 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1328 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407);
  DEF_x__h49629 = 72057594037927935llu & ((DEF_ppn__h49551 << 12u) | (tUInt64)(0u));
  DEF_lev_1_PTN_pa__h49552 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h49629;
  INST_cache_masterPortShim_rff.METH_deq();
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1320)
    INST_cache_rg_exc_code.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      DEF_v__h51588 = dollar_stime(sim_hdl);
    else
      DEF_v__h51588 = 2863311530u;
  DEF_v__h51582 = DEF_v__h51588 / 10u;
  INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1322);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_114,
		     DEF_v__h51582,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443,
		     DEF_page_fault_exc_code__h5334);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      DEF_v__h51668 = dollar_stime(sim_hdl);
    else
      DEF_v__h51668 = 2863311530u;
  }
  DEF_v__h51662 = DEF_v__h51668 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64,6",
		     &__str_literal_115,
		     DEF_v__h51662,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443,
		     DEF_page_fault_exc_code__h5334);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1328)
    INST_cache_tlb.METH_ma_insert(DEF_asid__h2302,
				  DEF_vpn__h2289,
				  DEF_pte__h48903,
				  (tUInt8)0u,
				  DEF_pte_pa__h51443);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1331)
      DEF_v__h51759 = dollar_stime(sim_hdl);
    else
      DEF_v__h51759 = 2863311530u;
  DEF_v__h51753 = DEF_v__h51759 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1331)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,64",
		     &__str_literal_116,
		     DEF_v__h51753,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte__h48903,
		     DEF_pte_pa__h51443);
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1331)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_117, DEF_lev_1_PTN_pa__h49552);
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      DEF_v__h51508 = dollar_stime(sim_hdl);
    else
      DEF_v__h51508 = 2863311530u;
  }
  DEF_v__h51502 = DEF_v__h51508 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64,6",
		     &__str_literal_118,
		     DEF_v__h51502,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_pte_pa__h51443,
		     DEF_access_exc_code__h5333);
}

void MOD_mkMMU_DCache::RL_cache_rl_count_miss_lat()
{
  tUInt32 DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0_CONCA_ETC___d1341;
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_cache_rg_state__h6630 = INST_cache_rg_state.METH_read();
  DEF_cache_rg_state_20_EQ_3___d522 = DEF_cache_rg_state__h6630 == (tUInt8)3u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_rg_state_20_EQ_3_22___d1175 = !DEF_cache_rg_state_20_EQ_3___d522;
  DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0_CONCA_ETC___d1341 = 16383u & (((((((tUInt32)((tUInt8)0u)) << 12u) | (((tUInt32)(DEF_cache_rg_op_55_EQ_0___d456)) << 11u)) | (((tUInt32)((tUInt8)0u)) << 6u)) | (((tUInt32)(DEF_cache_rg_op_55_EQ_2___d457)) << 5u)) | (tUInt32)((tUInt8)0u));
  INST_cache_aw_events_wires_ifc_ifc_wires_3.METH_wset(DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0_CONCA_ETC___d1341);
  INST_cache_rg_cache_rereq_data.METH_write(DEF_NOT_cache_rg_state_20_EQ_3_22___d1175);
}

void MOD_mkMMU_DCache::RL_cache_rl_start_cache_refill()
{
  tUInt8 DEF_x__h52463;
  tUInt32 DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0___d1347;
  tUInt64 DEF_cline_fabric_addr__h52259;
  tUInt8 DEF_tmp__h52412;
  tUInt32 DEF_v__h52063;
  tUInt8 DEF_tmp__h52413;
  tUInt8 DEF_new_victim_way__h52414;
  tUInt64 DEF_cache_rg_pa_BITS_63_TO_6___h52330;
  DEF_cache_rg_victim_way__h64182 = INST_cache_rg_victim_way.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_pa_BITS_63_TO_6___h52330 = (tUInt64)(DEF_x__h68308 >> 6u);
  DEF_cset_in_cache__h64259 = (tUInt8)((tUInt8)63u & (DEF_addr__h68905 >> 6u));
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_tmp__h52412 = (tUInt8)3u & DEF_cache_rg_victim_way__h64182;
  DEF_tmp__h52413 = (tUInt8)3u & (DEF_tmp__h52412 + (tUInt8)1u);
  DEF_new_victim_way__h52414 = (tUInt8)((tUInt8)1u & DEF_tmp__h52413);
  DEF_cline_fabric_addr__h52259 = (DEF_cache_rg_pa_BITS_63_TO_6___h52330 << 6u) | (tUInt64)((tUInt8)0u);
  DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_cline_fabric_addr__h52259 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_cline_fabric_addr__h52259 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_cline_fabric_addr__h52259))) << 29u) | 15532032u,
																	    0u);
  DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0___d1347 = 16383u & ((((tUInt32)((tUInt8)0u)) << 13u) | (((tUInt32)(DEF_cache_rg_op_55_EQ_0___d456)) << 12u));
  DEF_x__h52463 = (tUInt8)255u & (DEF_cset_in_cache__h64259 << 2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h52069 = dollar_stime(sim_hdl);
    else
      DEF_v__h52069 = 2863311530u;
  DEF_v__h52063 = DEF_v__h52069 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_119, DEF_v__h52063, &__str_literal_31);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.METH_wset(DEF__0_CONCAT_cache_rg_op_55_EQ_0_56_CONCAT_0___d1347);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h52352 = dollar_time(sim_hdl);
    else
      DEF_v__h52352 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h52352);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_cline_fabric_addr__h52259);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)7u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  INST_cache_rg_victim_way.METH_write(DEF_new_victim_way__h52414);
  INST_cache_rg_cset_cword_in_cache.METH_write(DEF_x__h52463);
  INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
				      DEF_x__h52463,
				      UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_cache_rg_lower_word64_full.METH_write((tUInt8)0u);
  INST_cache_rg_error_during_refill.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s,1", &__str_literal_120, DEF_new_victim_way__h52414);
  INST_cache_rg_state.METH_write((tUInt8)10u);
}

void MOD_mkMMU_DCache::RL_cache_rl_cache_refill_rsps_loop()
{
  tUInt32 DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d1403;
  tUInt8 DEF_next_word128_set_in_cache__h63092;
  tUInt8 DEF_tags__h53596;
  tUInt32 DEF_v__h53072;
  tUInt32 DEF_v__h53330;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1366;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1368;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1370;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1375;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1377;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1379;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1411;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1400;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1416;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1422;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1427;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_r_ETC___d1429;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1395;
  tUInt8 DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1418;
  tUInt8 DEF_IF_NOT_cache_masterPortShim_rff_first__192_BIT_ETC___d1419;
  tUInt8 DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d1402;
  tUInt8 DEF__read_BIT_0___h55892;
  tUInt64 DEF_n_ctag__h62682;
  tUInt8 DEF_cache_rg_error_during_refill__h63517;
  tUInt8 DEF_x2__h62799;
  tUInt8 DEF_cword_in_cline__h53401;
  tUInt8 DEF__read__h2992;
  DEF__read__h2966 = INST_cache_rg_lower_word64.METH_read();
  DEF__read__h2992 = INST_cache_rg_lower_word64_user.METH_read();
  DEF_cache_rg_lower_word64_full__h53423 = INST_cache_rg_lower_word64_full.METH_read();
  DEF_cache_rg_victim_way__h64182 = INST_cache_rg_victim_way.METH_read();
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_cache_ram_cword_set_b_read____d547 = INST_cache_ram_cword_set.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read____d497 = INST_cache_ram_state_and_ctag_cset.METH_b_read();
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505 = DEF_cache_ram_state_and_ctag_cset_b_read____d497.get_bits_in_word8(3u,
																   9u,
																   1u);
  DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498 = DEF_cache_ram_state_and_ctag_cset_b_read____d497.get_bits_in_word8(1u,
																  20u,
																  1u);
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															1u,
															1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 = !DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x2__h62799 = INST_cache_rg_cset_cword_in_cache.METH_read();
  DEF_cword_in_cline__h53401 = (tUInt8)((tUInt8)3u & DEF_x2__h62799);
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_error_during_refill__h63517 = INST_cache_rg_error_during_refill.METH_read();
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      257u,
		      32u,
		      129u,
		      DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549);
  wop_primExtractWide(129u,
		      258u,
		      DEF_cache_ram_cword_set_b_read____d547,
		      32u,
		      128u,
		      32u,
		      0u,
		      DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548);
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_n_ctag__h8527 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d497,
				    32u,
				    104u,
				    32u,
				    53u);
  DEF_n_ctag__h8294 = primExtract64(52u,
				    106u,
				    DEF_cache_ram_state_and_ctag_cset_b_read____d497,
				    32u,
				    51u,
				    32u,
				    0u);
  DEF_cset_in_cache__h64259 = (tUInt8)((tUInt8)63u & (DEF_addr__h68905 >> 6u));
  DEF_n_ctag__h62682 = (tUInt64)(DEF_x__h68308 >> 12u);
  DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(2u,
																4u,
																4u);
  switch (DEF_cache_rg_victim_way__h64182) {
  case (tUInt8)0u:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d1402 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d1402 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
    break;
  default:
    DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d1402 = (tUInt8)0u;
  }
  DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															0u,
															1u);
  DEF__read_BIT_0___h55892 = (tUInt8)((tUInt8)1u & DEF__read__h2966);
  DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391 = DEF__read_BIT_0___h55892 ? UWide_literal_128_h1 : UWide_literal_128_h0;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1418 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 || DEF_cache_rg_error_during_refill__h63517;
  DEF_IF_NOT_cache_masterPortShim_rff_first__192_BIT_ETC___d1419 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1418 ? (tUInt8)4u : (tUInt8)11u;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415 = DEF_cword_in_cline__h53401 == (tUInt8)3u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)2u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)1u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op__h9286 == (tUInt8)0u;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0___d456 || DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  DEF_access_exc_code__h5333 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 ? (tUInt8)5u : (tUInt8)7u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_NOT_cache_rg_lower_word64_full_383___d1384 = !DEF_cache_rg_lower_word64_full__h53423;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 = !(DEF_x__h72337 <= (tUInt8)2u);
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1395 = DEF_NOT_cache_rg_lower_word64_full_383___d1384 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362;
  DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_r_ETC___d1429 = DEF_cache_rg_lower_word64_full__h53423 && !DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415;
  DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1427 = DEF_cache_rg_lower_word64_full__h53423 && (DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415 && ((DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && !DEF_cache_rg_error_during_refill__h63517) && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1416 = DEF_cache_rg_lower_word64_full__h53423 && DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415;
  DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1422 = DEF_cache_rg_lower_word64_full__h53423 && (DEF_cache_rg_cset_cword_in_cache_396_BITS_1_TO_0_3_ETC___d1415 && (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1418 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407));
  DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1400 = DEF_cache_rg_lower_word64_full__h53423 && (DEF_cword_in_cline__h53401 == (tUInt8)0u && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194);
  DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385 = DEF_cache_rg_lower_word64_full__h53423 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362;
  DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1411 = DEF_cache_rg_lower_word64_full__h53423 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1379 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1368 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1377 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && (!DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 && !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1375 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1370 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1366 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_tags__h53596 = DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 & DEF__read__h2992;
  DEF_b__h53678.set_whole_word((tUInt32)(DEF_pte__h48903 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF_pte__h48903))) << 32u) | (tUInt64)((tUInt32)(DEF__read__h2966 >> 32u)),
						32u,
						64u).set_whole_word((((tUInt32)(2147483647u & (DEF__read__h2966 >> 1u))) << 1u) | (tUInt32)(DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391.get_bits_in_word8(0u,
																											     0u,
																											     1u)),
								    0u);
  DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.build_concat(8589934591llu & ((((tUInt64)(DEF_tags__h53596)) << 32u) | (tUInt64)(DEF_b__h53678.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_b__h53678.get_whole_word(2u),
												  2u).set_whole_word(DEF_b__h53678.get_whole_word(1u),
														     1u).set_whole_word(DEF_b__h53678.get_whole_word(0u),
																	0u);
  DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412.set_bits_in_word(primExtract8(2u,
											       129u,
											       DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394,
											       32u,
											       128u,
											       32u,
											       127u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   129u,
														   DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394,
														   32u,
														   126u,
														   32u,
														   95u),
												     7u).set_whole_word(primExtract32(32u,
																      129u,
																      DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394,
																      32u,
																      94u,
																      32u,
																      63u),
															6u).set_whole_word(primExtract32(32u,
																			 129u,
																			 DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   5u).set_whole_word((DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_bits_in_word32(0u,
																														 0u,
																														 31u) << 1u) | (tUInt32)(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548.get_bits_in_word8(4u,
																																										   0u,
																																										   1u)),
																			      4u).set_whole_word(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548.get_whole_word(3u),
																						 3u).set_whole_word(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548.get_whole_word(2u),
																								    2u).set_whole_word(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548.get_whole_word(1u),
																										       1u).set_whole_word(DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548.get_whole_word(0u),
																													  0u);
  DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413.set_bits_in_word(primExtract8(2u,
											       129u,
											       DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549,
											       32u,
											       128u,
											       32u,
											       127u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   129u,
														   DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549,
														   32u,
														   126u,
														   32u,
														   95u),
												     7u).set_whole_word(primExtract32(32u,
																      129u,
																      DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549,
																      32u,
																      94u,
																      32u,
																      63u),
															6u).set_whole_word(primExtract32(32u,
																			 129u,
																			 DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549,
																			 32u,
																			 62u,
																			 32u,
																			 31u),
																	   5u).set_whole_word((DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549.get_bits_in_word32(0u,
																													    0u,
																													    31u) << 1u) | (tUInt32)(DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_bits_in_word8(4u,
																																										     0u,
																																										     1u)),
																			      4u).set_whole_word(DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_whole_word(3u),
																						 3u).set_whole_word(DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_whole_word(2u),
																								    2u).set_whole_word(DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_whole_word(1u),
																										       1u).set_whole_word(DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394.get_whole_word(0u),
																													  0u);
  DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414 = DEF_cache_rg_victim_way__h64182 ? DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412 : DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413;
  DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432 = DEF_cache_rg_victim_way__h64182 ? DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394 : DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
  DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431 = DEF_cache_rg_victim_way__h64182 ? DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548 : DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394;
  DEF_next_word128_set_in_cache__h63092 = (tUInt8)255u & (DEF_x2__h62799 + (tUInt8)1u);
  DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410.set_bits_in_word(1023u & ((((tUInt32)(DEF_cache_rg_victim_way__h64182 || DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505)) << 9u) | (tUInt32)((DEF_cache_rg_victim_way__h64182 ? DEF_n_ctag__h62682 : DEF_n_ctag__h8527) >> 43u)),
										  3u,
										  0u,
										  10u).set_whole_word((tUInt32)((DEF_cache_rg_victim_way__h64182 ? DEF_n_ctag__h62682 : DEF_n_ctag__h8527) >> 11u),
												      2u).set_whole_word(((((tUInt32)(2047u & (DEF_cache_rg_victim_way__h64182 ? DEF_n_ctag__h62682 : DEF_n_ctag__h8527))) << 21u) | (((tUInt32)(!DEF_cache_rg_victim_way__h64182 || DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498)) << 20u)) | (tUInt32)((DEF_cache_rg_victim_way__h64182 ? DEF_n_ctag__h8294 : DEF_n_ctag__h62682) >> 32u),
															 1u).set_whole_word((tUInt32)(DEF_cache_rg_victim_way__h64182 ? DEF_n_ctag__h8294 : DEF_n_ctag__h62682),
																	    0u);
  DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d1403 = 16383u & ((tUInt32)(DEF_SEL_ARR_cache_ram_state_and_ctag_cset_b_read___ETC___d1402));
  INST_cache_masterPortShim_rff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      DEF_v__h53078 = dollar_stime(sim_hdl);
    else
      DEF_v__h53078 = 2863311530u;
  DEF_v__h53072 = DEF_v__h53078 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_121, DEF_v__h53072, &__str_literal_31);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s", &__str_literal_122);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_123, &__str_literal_124);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_125);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_pte__h48903);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_126);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1366)
      dollar_write(sim_hdl, this, "s", &__str_literal_127);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1368)
      dollar_write(sim_hdl, this, "s", &__str_literal_128);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1370)
      dollar_write(sim_hdl, this, "s", &__str_literal_129);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1375)
      dollar_write(sim_hdl, this, "s", &__str_literal_130);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_131);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1377)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361_362_ETC___d1379)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_132);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_2_361___d1362)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195)
    INST_cache_rg_error_during_refill.METH_write((tUInt8)1u);
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195)
    INST_cache_rg_exc_code.METH_write(DEF_access_exc_code__h5333);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      DEF_v__h53336 = dollar_stime(sim_hdl);
    else
      DEF_v__h53336 = 2863311530u;
  DEF_v__h53330 = DEF_v__h53336 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,6",
		     &__str_literal_133,
		     DEF_v__h53330,
		     &__str_literal_31,
		     DEF_access_exc_code__h5333);
  INST_cache_rg_lower_word64_full.METH_write(DEF_NOT_cache_rg_lower_word64_full_383___d1384);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_display(sim_hdl,
		     this,
		     "s,129p",
		     &__str_literal_134,
		     &DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394);
  if (DEF_NOT_cache_rg_lower_word64_full_383___d1384)
    INST_cache_rg_lower_word64.METH_write(DEF_pte__h48903);
  if (DEF_NOT_cache_rg_lower_word64_full_383___d1384)
    INST_cache_rg_lower_word64_user.METH_write(DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1395)
      dollar_display(sim_hdl, this, "s", &__str_literal_135);
  if (DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1400)
    INST_cache_aw_events_wires_ifc_ifc_wires_4.METH_wset(DEF__0_CONCAT_SEL_ARR_cache_ram_state_and_ctag_cset_ETC___d1403);
  if (DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1400)
    INST_cache_ram_state_and_ctag_cset.METH_a_put((tUInt8)1u,
						  DEF_cset_in_cache__h64259,
						  DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410);
  if (DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1411)
    INST_cache_ram_cword_set.METH_a_put((tUInt8)1u,
					DEF_x2__h62799,
					DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414);
  if (DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1416)
    INST_cache_rg_state.METH_write(DEF_IF_NOT_cache_masterPortShim_rff_first__192_BIT_ETC___d1419);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1422)
      dollar_display(sim_hdl, this, "s", &__str_literal_136);
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_rg_cs_ETC___d1427)
      dollar_display(sim_hdl, this, "s", &__str_literal_137);
  }
  if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_r_ETC___d1429)
    INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
					DEF_next_word128_set_in_cache__h63092,
					UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_r_ETC___d1429)
    INST_cache_rg_cset_cword_in_cache.METH_write(DEF_next_word128_set_in_cache__h63092);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_display(sim_hdl,
		     this,
		     "s,8,2",
		     &__str_literal_138,
		     DEF_x2__h62799,
		     DEF_cword_in_cline__h53401);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h64259,
		   DEF_cword_in_cline__h53401);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,6,2",
		   &__str_literal_44,
		   DEF_cset_in_cache__h64259,
		   DEF_cword_in_cline__h53401);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl,
		   this,
		   "s,129p",
		   &__str_literal_45,
		   &DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432);
    if (DEF_cache_rg_lower_word64_full_383_AND_NOT_cache_c_ETC___d1385)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_DCache::RL_cache_rl_rereq()
{
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cset_cword_in_cache__h64675 = (tUInt8)((tUInt8)255u & (DEF_addr__h68905 >> 4u));
  DEF_cset_in_cache__h64259 = (tUInt8)((tUInt8)63u & (DEF_addr__h68905 >> 6u));
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  INST_cache_rg_state.METH_write((tUInt8)3u);
  INST_cache_ram_state_and_ctag_cset.METH_b_put((tUInt8)0u,
						DEF_cset_in_cache__h64259,
						UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
				      DEF_cset_cword_in_cache__h64675,
				      UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,6,8",
		     &__str_literal_139,
		     DEF_cset_in_cache__h64259,
		     DEF_cset_cword_in_cache__h64675);
}

void MOD_mkMMU_DCache::RL_cache_rl_ST_AMO_response()
{
  DEF_cache_rg_ld_val___d1437 = INST_cache_rg_ld_val.METH_read();
  DEF_cache_rg_st_amo_val___d462 = INST_cache_rg_st_amo_val.METH_read();
  DEF_cache_rg_allow_cap__h65139 = INST_cache_rg_allow_cap.METH_read();
  wop_primExtractWide(128u, 129u, DEF_cache_rg_ld_val___d1437, 32u, 127u, 32u, 0u, DEF_x__h65154);
  DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_allow_cap__h65139 && DEF_cache_rg_ld_val___d1437.get_bits_in_word8(4u,
																							   0u,
																							   1u))) << 32u) | (tUInt64)(DEF_x__h65154.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_x__h65154.get_whole_word(2u),
												  2u).set_whole_word(DEF_x__h65154.get_whole_word(1u),
														     1u).set_whole_word(DEF_x__h65154.get_whole_word(0u),
																	0u);
  INST_cache_dw_valid.METH_wset((tUInt8)1u);
  INST_cache_dw_output_ld_val.METH_wset(DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441);
  INST_cache_dw_output_st_amo_val.METH_wset(DEF_cache_rg_st_amo_val___d462);
}

void MOD_mkMMU_DCache::RL_cache_rl_io_read_req()
{
  tUInt32 DEF_v__h65227;
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_cache_rg_op__h9286 = INST_cache_rg_op.METH_read();
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_size_val__h67510 = DEF_funct3__h68310;
    break;
  default:
    DEF_size_val__h67510 = (tUInt8)4u;
  }
  DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 = primShiftL8(8u,
										8u,
										(tUInt8)1u,
										3u,
										(tUInt8)(DEF_size_val__h67510)) <= (tUInt8)8u;
  DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_funct5__h68311 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op__h9286 == (tUInt8)2u;
  DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2___d457 && DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461 = !DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_x__h68308 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_x__h68308 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h68308))) << 29u) | (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 ? 536870911u & (((((tUInt32)((tUInt8)0u)) << 21u) | (((tUInt32)(DEF_size_val__h67510)) << 18u)) | 65536u) : 2949120u),
																	    0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h65233 = dollar_stime(sim_hdl);
    else
      DEF_v__h65233 = 2863311530u;
  DEF_v__h65227 = DEF_v__h65233 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,3,64,64",
		     &__str_literal_140,
		     DEF_v__h65227,
		     &__str_literal_31,
		     DEF_funct3__h68310,
		     DEF_addr__h68905,
		     DEF_x__h68308);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      DEF_v__h65462 = dollar_time(sim_hdl);
    else
      DEF_v__h65462 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h65462);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_x__h68308);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, DEF_size_val__h67510, &__str_literal_11);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      DEF_v__h65563 = dollar_time(sim_hdl);
    else
      DEF_v__h65563 = 12297829382473034410llu;
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h65563);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_x__h68308);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)1u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460)
    INST_cache_rg_lrsc_valid.METH_write((tUInt8)0u);
  INST_cache_rg_state.METH_write((tUInt8)14u);
}

void MOD_mkMMU_DCache::RL_cache_rl_io_read_rsp()
{
  tUInt32 DEF_v__h65769;
  tUInt32 DEF_v__h66448;
  tUInt32 DEF_v__h66583;
  tUInt32 DEF_v__h66278;
  tUInt32 DEF_v__h66744;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1530;
  tUInt8 DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1535;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1518;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1519;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1523;
  tUInt8 DEF_cache_rg_lower_word64_full_383_OR_NOT_cache_ma_ETC___d1528;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1517;
  tUInt8 DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1511;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1475;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1508;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1509;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1476;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1514;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474;
  DEF__read__h2966 = INST_cache_rg_lower_word64.METH_read();
  DEF_cache_rg_lower_word64_full__h53423 = INST_cache_rg_lower_word64_full.METH_read();
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															1u,
															1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 = !DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_is_unsigned__h35696 = INST_cache_rg_is_unsigned.METH_read();
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(2u,
																4u,
																4u);
  DEF_x__h68625 = (tUInt8)((tUInt8)7u & DEF_addr__h68905);
  DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															0u,
															1u);
  DEF_x__h66261.set_whole_word((tUInt32)(DEF_pte__h48903 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF_pte__h48903))) << 32u) | (tUInt64)((tUInt32)(DEF__read__h2966 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__read__h2966), 0u);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1475 = DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1508 = DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? (tUInt8)15u : (tUInt8)4u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)2u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)1u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_cache_rg_lower_word64_full_383_OR_NOT_cache_ma_ETC___d1528 = (DEF_cache_rg_lower_word64_full__h53423 || DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378) && (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 || DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1518 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_NOT_cache_rg_lower_word64_full_383___d1384 = !DEF_cache_rg_lower_word64_full__h53423;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 = DEF_NOT_cache_rg_lower_word64_full_383___d1384 && DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1514 = (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194) || (DEF_cache_rg_lower_word64_full__h53423 && DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1475);
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1476 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 || DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1475;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1509 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 || DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1508;
  DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1511 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 ? DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510 : (tUInt8)4u;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1517 = (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195) || (DEF_cache_rg_lower_word64_full__h53423 && DEF_cache_masterPortShim_rff_first__192_BIT_1_376__ETC___d1508);
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1523 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1519 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1518;
  DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1535 = DEF_cache_rg_lower_word64_full__h53423 && (DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275);
  DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1530 = DEF_cache_rg_lower_word64_full__h53423 && (DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1518);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && (!DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 && !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_centry__h65969.set_whole_word((tUInt32)(0llu),
				    3u).build_concat((((tUInt64)((tUInt32)(0llu))) << 32u) | (tUInt64)((tUInt32)(DEF_pte__h48903 >> 32u)),
						     32u,
						     64u).set_whole_word((tUInt32)(DEF_pte__h48903), 0u);
  DEF_addr_lsbs__h68060 = (tUInt8)15u & DEF_x__h68625;
  DEF_x__h68678 = (tUInt8)127u & (DEF_addr_lsbs__h68060 << 3u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h65969, 7u, (tUInt8)(DEF_x__h68678), DEF_x__h66130);
  DEF_result_lo__h65971 = primExtract64(64u, 128u, DEF_x__h66130, 32u, 63u, 32u, 0u);
  DEF_bit32__h66167 = DEF_x__h66130.get_whole_word(0u);
  DEF_bit8__h66118 = DEF_x__h66130.get_bits_in_word8(0u, 0u, 8u);
  DEF_bit16__h66155 = DEF_x__h66130.get_bits_in_word32(0u, 0u, 16u);
  DEF_result_lo__h66168 = DEF_cache_rg_is_unsigned__h35696 ? (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_bit32__h66167) : primSignExt64(64u,
																     32u,
																     (tUInt32)(DEF_bit32__h66167));
  DEF_result_lo__h66156 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit16__h66155) : primSignExt64(64u,
													  16u,
													  (tUInt32)(DEF_bit16__h66155));
  DEF_result_lo__h66119 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit8__h66118) : primSignExt64(64u,
													 8u,
													 (tUInt8)(DEF_bit8__h66118));
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66119;
    break;
  case (tUInt8)1u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66156;
    break;
  case (tUInt8)2u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66168;
    break;
  default:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h65971;
  }
  DEF_x__h68613 = (tUInt8)127u & (((tUInt8)15u & (DEF_addr_lsbs__h68060 + (tUInt8)8u)) << 3u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h65969, 7u, (tUInt8)(DEF_x__h68613), DEF_x__h66088);
  DEF_result_hi__h66021 = primExtract64(64u, 128u, DEF_x__h66088, 32u, 63u, 32u, 0u);
  switch (DEF_funct3__h68310) {
  case (tUInt8)4u:
    DEF__theResult___snd_snd__h66083 = DEF_result_hi__h66021;
    break;
  default:
    DEF__theResult___snd_snd__h66083 = 0llu;
  }
  DEF_x__h66081.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h66083 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h66083))) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___snd_fst__h66082 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__theResult___snd_fst__h66082), 0u);
  DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1474 ? DEF_x__h66081 : DEF_x__h66261;
  DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)(DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506.get_whole_word(3u))),
									       96u,
									       33u).set_whole_word(DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506.get_whole_word(2u),
												   2u).set_whole_word(DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506.get_whole_word(1u),
														      1u).set_whole_word(DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506.get_whole_word(0u),
																	 0u);
  DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)(DEF_x__h66261.get_whole_word(3u))),
									       96u,
									       33u).set_whole_word(DEF_x__h66261.get_whole_word(2u),
												   2u).set_whole_word(DEF_x__h66261.get_whole_word(1u),
														      1u).set_whole_word(DEF_x__h66261.get_whole_word(0u),
																	 0u);
  DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)(DEF_x__h66081.get_whole_word(3u))),
									       96u,
									       33u).set_whole_word(DEF_x__h66081.get_whole_word(2u),
												   2u).set_whole_word(DEF_x__h66081.get_whole_word(1u),
														      1u).set_whole_word(DEF_x__h66081.get_whole_word(0u),
																	 0u);
  INST_cache_masterPortShim_rff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h65775 = dollar_stime(sim_hdl);
    else
      DEF_v__h65775 = 2863311530u;
  DEF_v__h65769 = DEF_v__h65775 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64",
		     &__str_literal_141,
		     DEF_v__h65769,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_x__h68308);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_142);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_123, &__str_literal_124);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_125);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_pte__h48903);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_126);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468)
      dollar_write(sim_hdl, this, "s", &__str_literal_127);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469)
      dollar_write(sim_hdl, this, "s", &__str_literal_128);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470)
      dollar_write(sim_hdl, this, "s", &__str_literal_129);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471)
      dollar_write(sim_hdl, this, "s", &__str_literal_130);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_131);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_132);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1514)
    INST_cache_dw_valid.METH_wset((tUInt8)1u);
  if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1476)
    INST_cache_rg_ld_val.METH_write(DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507);
  if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1509)
    INST_cache_rg_state.METH_write(DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1511);
  if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1514)
    INST_cache_dw_output_ld_val.METH_wset(DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507);
  if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1517)
    INST_cache_rg_exc_code.METH_write((tUInt8)5u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1519)
      DEF_v__h66454 = dollar_stime(sim_hdl);
    else
      DEF_v__h66454 = 2863311530u;
  DEF_v__h66448 = DEF_v__h66454 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1519)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p",
		     &__str_literal_143,
		     DEF_v__h66448,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     &DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522);
    if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1523)
      DEF_v__h66589 = dollar_stime(sim_hdl);
    else
      DEF_v__h66589 = 2863311530u;
  }
  DEF_v__h66583 = DEF_v__h66589 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_rg_lower_word64_full_383_384_AND_cac_ETC___d1523)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_144, DEF_v__h66583, &__str_literal_31);
  if (DEF_cache_rg_lower_word64_full_383_OR_NOT_cache_ma_ETC___d1528)
    INST_cache_rg_lower_word64_full.METH_write(DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1530)
      DEF_v__h66284 = dollar_stime(sim_hdl);
    else
      DEF_v__h66284 = 2863311530u;
  DEF_v__h66278 = DEF_v__h66284 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1530)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p",
		     &__str_literal_143,
		     DEF_v__h66278,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     &DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533);
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1535)
      DEF_v__h66750 = dollar_stime(sim_hdl);
    else
      DEF_v__h66750 = 2863311530u;
  }
  DEF_v__h66744 = DEF_v__h66750 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_rg_lower_word64_full_383_AND_cache_maste_ETC___d1535)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_144, DEF_v__h66744, &__str_literal_31);
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378)
    INST_cache_rg_lower_word64.METH_write(DEF_pte__h48903);
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378)
    INST_cache_rg_lower_word64_user.METH_write((tUInt8)0u);
}

void MOD_mkMMU_DCache::RL_cache_rl_maintain_io_read_rsp()
{
  tUInt32 DEF_v__h66854;
  DEF_cache_rg_ld_val___d1437 = INST_cache_rg_ld_val.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_allow_cap__h65139 = INST_cache_rg_allow_cap.METH_read();
  wop_primExtractWide(128u, 129u, DEF_cache_rg_ld_val___d1437, 32u, 127u, 32u, 0u, DEF_x__h65154);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_allow_cap__h65139 && DEF_cache_rg_ld_val___d1437.get_bits_in_word8(4u,
																							   0u,
																							   1u))) << 32u) | (tUInt64)(DEF_x__h65154.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_x__h65154.get_whole_word(2u),
												  2u).set_whole_word(DEF_x__h65154.get_whole_word(1u),
														     1u).set_whole_word(DEF_x__h65154.get_whole_word(0u),
																	0u);
  INST_cache_dw_valid.METH_wset((tUInt8)1u);
  INST_cache_dw_output_ld_val.METH_wset(DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h66860 = dollar_stime(sim_hdl);
    else
      DEF_v__h66860 = 2863311530u;
  DEF_v__h66854 = DEF_v__h66860 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p",
		     &__str_literal_143,
		     DEF_v__h66854,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     &DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441);
}

void MOD_mkMMU_DCache::RL_cache_rl_io_write_req()
{
  tUInt32 DEF_v__h66944;
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_cache_rg_st_amo_val___d462 = INST_cache_rg_st_amo_val.METH_read();
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546.set_bits_in_word((tUInt8)15u & ((DEF_funct3__h68310 << 1u) | (tUInt8)(DEF_x__h68308 >> 63u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_x__h68308 >> 31u),
												     5u).set_whole_word((((tUInt32)(2147483647u & DEF_x__h68308)) << 1u) | (tUInt32)(DEF_cache_rg_st_amo_val___d462.get_bits_in_word8(4u,
																												      0u,
																												      1u)),
															4u).set_whole_word(DEF_cache_rg_st_amo_val___d462.get_whole_word(3u),
																	   3u).set_whole_word(DEF_cache_rg_st_amo_val___d462.get_whole_word(2u),
																			      2u).set_whole_word(DEF_cache_rg_st_amo_val___d462.get_whole_word(1u),
																						 1u).set_whole_word(DEF_cache_rg_st_amo_val___d462.get_whole_word(0u),
																								    0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h66950 = dollar_stime(sim_hdl);
    else
      DEF_v__h66950 = 2863311530u;
  DEF_v__h66944 = DEF_v__h66950 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,3,64,64,129p",
		     &__str_literal_145,
		     DEF_v__h66944,
		     &__str_literal_31,
		     DEF_funct3__h68310,
		     DEF_addr__h68905,
		     DEF_x__h68308,
		     &DEF_cache_rg_st_amo_val___d462);
  INST_cache_f_fabric_write_reqs.METH_enq(DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546);
  INST_cache_rg_state.METH_write((tUInt8)12u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s", &__str_literal_146);
}

void MOD_mkMMU_DCache::RL_cache_rl_io_AMO_SC_req()
{
  tUInt32 DEF_v__h67180;
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_cache_rg_st_amo_val___d462 = INST_cache_rg_st_amo_val.METH_read();
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  INST_cache_rg_ld_val.METH_write(UWide_literal_129_h1);
  INST_cache_rg_state.METH_write((tUInt8)12u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h67186 = dollar_stime(sim_hdl);
    else
      DEF_v__h67186 = 2863311530u;
  DEF_v__h67180 = DEF_v__h67186 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,3,64,64,129p",
		     &__str_literal_147,
		     DEF_v__h67180,
		     &__str_literal_31,
		     DEF_funct3__h68310,
		     DEF_addr__h68905,
		     DEF_x__h68308,
		     &DEF_cache_rg_st_amo_val___d462);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s", &__str_literal_148);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s", &__str_literal_146);
  }
}

void MOD_mkMMU_DCache::RL_cache_rl_io_AMO_op_req()
{
  tUInt32 DEF_v__h67324;
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_size_val__h67510 = DEF_funct3__h68310;
    break;
  default:
    DEF_size_val__h67510 = (tUInt8)4u;
  }
  DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 = primShiftL8(8u,
										8u,
										(tUInt8)1u,
										3u,
										(tUInt8)(DEF_size_val__h67510)) <= (tUInt8)8u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461 = !DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457.set_bits_in_word((tUInt8)((tUInt8)0u),
										   3u,
										   0u,
										   1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_x__h68308 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_x__h68308 >> 3u),
															 1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h68308))) << 29u) | (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 ? 536870911u & (((((tUInt32)((tUInt8)0u)) << 21u) | (((tUInt32)(DEF_size_val__h67510)) << 18u)) | 65536u) : 2949120u),
																	    0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h67330 = dollar_stime(sim_hdl);
    else
      DEF_v__h67330 = 2863311530u;
  DEF_v__h67324 = DEF_v__h67330 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,3,64,64",
		     &__str_literal_149,
		     DEF_v__h67324,
		     &__str_literal_31,
		     DEF_funct3__h68310,
		     DEF_addr__h68905,
		     DEF_x__h68308);
  INST_cache_masterPortShim_arff.METH_enq(DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      DEF_v__h67535 = dollar_time(sim_hdl);
    else
      DEF_v__h67535 = 12297829382473034410llu;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h67535);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_x__h68308);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, DEF_size_val__h67510, &__str_literal_11);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      DEF_v__h67636 = dollar_time(sim_hdl);
    else
      DEF_v__h67636 = 12297829382473034410llu;
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_86, DEF_v__h67636);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_87, &__str_literal_88);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_89);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_x__h68308);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_90);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)1u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_91);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)3u, &__str_literal_11);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_92);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_93);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_94);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_95);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_96);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_97);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)0u);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_98);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  INST_cache_rg_state.METH_write((tUInt8)16u);
}

void MOD_mkMMU_DCache::RL_cache_rl_io_AMO_read_rsp()
{
  tUInt32 DEF_v__h67790;
  tUInt32 DEF_v__h68227;
  tUInt32 DEF_v__h68997;
  tUInt32 DEF_v__h68123;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1572;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1571;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574;
  tUInt64 DEF_result_lo__h68792;
  tUInt64 DEF_result_lo__h68757;
  tUInt64 DEF_result_lo__h68802;
  tUInt64 DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592;
  tUInt64 DEF_w1___1__h68401;
  tUInt64 DEF_new_st_val__h68362;
  tUInt64 DEF_x__h68360;
  tUInt64 DEF__theResult___snd_snd__h68540;
  tUInt64 DEF_new_st_val__h68849;
  tUInt64 DEF_new_st_val__h68845;
  tUInt64 DEF_new_st_val__h68841;
  tUInt64 DEF_new_st_val__h68434;
  tUInt64 DEF_new_st_val__h68853;
  tUInt64 DEF_new_st_val__h68858;
  tUInt64 DEF_new_st_val__h68864;
  tUInt64 DEF_w1__h68323;
  tUInt64 DEF_new_st_val__h68869;
  tUInt8 DEF_bit8__h68756;
  tUInt32 DEF_bit16__h68791;
  tUInt64 DEF_w1__h68318;
  tUInt32 DEF_x__h68442;
  tUInt64 DEF__theResult_____2__h68356;
  tUInt32 DEF_x__h68365;
  tUInt32 DEF_bit32__h68801;
  tUInt64 DEF_result_lo__h68494;
  tUInt64 DEF_result_hi__h68546;
  tUInt8 DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1569;
  tUInt8 DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1568;
  DEF__read__h2966 = INST_cache_rg_lower_word64.METH_read();
  DEF_cache_rg_lower_word64_full__h53423 = INST_cache_rg_lower_word64_full.METH_read();
  DEF_funct5__h68311 = INST_cache_rg_amo_funct5.METH_read();
  DEF_funct3__h68310 = INST_cache_rg_width_code.METH_read();
  DEF_cache_rg_st_amo_val___d462 = INST_cache_rg_st_amo_val.METH_read();
  DEF_cache_rg_st_amo_val_62_BIT_128___d463 = DEF_cache_rg_st_amo_val___d462.get_bits_in_word8(4u,
											       0u,
											       1u);
  DEF_cache_masterPortShim_rff_first____d1192 = INST_cache_masterPortShim_rff.METH_first();
  DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															1u,
															1u);
  DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1568 = DEF_cache_rg_lower_word64_full__h53423 || DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 = !DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															      2u,
															      2u);
  DEF_x__h68308 = INST_cache_rg_pa.METH_read();
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_rg_is_unsigned__h35696 = INST_cache_rg_is_unsigned.METH_read();
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_rg_st_amo_val___d462,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_new_cword__h41097);
  DEF_n__h40928 = primExtract64(64u, 129u, DEF_cache_rg_st_amo_val___d462, 32u, 63u, 32u, 0u);
  DEF_pte__h48903 = primExtract64(64u,
				  72u,
				  DEF_cache_masterPortShim_rff_first____d1192,
				  32u,
				  67u,
				  32u,
				  4u);
  DEF_n__h40444 = DEF_cache_rg_st_amo_val___d462.get_whole_word(0u);
  DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(2u,
																4u,
																4u);
  DEF_addr_lsbs__h68489 = (tUInt8)((tUInt8)15u & DEF_addr__h68905);
  DEF_x__h68625 = (tUInt8)((tUInt8)7u & DEF_addr__h68905);
  DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 = DEF_cache_masterPortShim_rff_first____d1192.get_bits_in_word8(0u,
															0u,
															1u);
  DEF_x__h66261.set_whole_word((tUInt32)(DEF_pte__h48903 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF_pte__h48903))) << 32u) | (tUInt64)((tUInt32)(DEF__read__h2966 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__read__h2966), 0u);
  DEF_cache_rg_width_code_25_EQ_0b10___d763 = DEF_funct3__h68310 == (tUInt8)2u;
  DEF_cache_rg_width_code_25_EQ_0b100___d626 = DEF_funct3__h68310 == (tUInt8)4u;
  DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? primSignExt64(64u,
															    32u,
															    (tUInt32)(DEF_n__h40444)) : DEF_n__h40928;
  DEF_w2___1__h43884 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_n__h40444);
  DEF_w2__h42743 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? DEF_w2___1__h43884 : DEF_n__h40928;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)0u;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1569 = DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1568 || DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 ? (tUInt8)15u : (tUInt8)4u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)2u;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 == (tUInt8)1u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_NOT_cache_rg_lower_word64_full_383___d1384 = !DEF_cache_rg_lower_word64_full__h53423;
  DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558 = DEF_NOT_cache_rg_lower_word64_full_383___d1384 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
  DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 && (!DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 && !DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1568 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1571 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && (DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 || DEF_cache_rg_lower_word64_full__h53423);
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1568;
  DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1572 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 && DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558;
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848 = DEF_cache_rg_width_code_25_EQ_0b100___d626 && DEF_cache_rg_st_amo_val_62_BIT_128___d463;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  DEF_addr_lsbs__h68060 = (tUInt8)15u & DEF_x__h68625;
  DEF_x__h68771 = (tUInt8)127u & (DEF_addr_lsbs__h68489 << 3u);
  DEF_x__h68730 = (tUInt8)127u & (((tUInt8)15u & (DEF_addr_lsbs__h68489 + (tUInt8)8u)) << 3u);
  DEF_centry__h65969.set_whole_word((tUInt32)(0llu),
				    3u).build_concat((((tUInt64)((tUInt32)(0llu))) << 32u) | (tUInt64)((tUInt32)(DEF_pte__h48903 >> 32u)),
						     32u,
						     64u).set_whole_word((tUInt32)(DEF_pte__h48903), 0u);
  DEF_x__h68678 = (tUInt8)127u & (DEF_addr_lsbs__h68060 << 3u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h65969, 7u, (tUInt8)(DEF_x__h68678), DEF_x__h66130);
  DEF_result_lo__h65971 = primExtract64(64u, 128u, DEF_x__h66130, 32u, 63u, 32u, 0u);
  DEF_bit32__h66167 = DEF_x__h66130.get_whole_word(0u);
  DEF_bit16__h66155 = DEF_x__h66130.get_bits_in_word32(0u, 0u, 16u);
  DEF_bit8__h66118 = DEF_x__h66130.get_bits_in_word8(0u, 0u, 8u);
  DEF_result_lo__h66168 = DEF_cache_rg_is_unsigned__h35696 ? (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_bit32__h66167) : primSignExt64(64u,
																     32u,
																     (tUInt32)(DEF_bit32__h66167));
  DEF_result_lo__h66156 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit16__h66155) : primSignExt64(64u,
													  16u,
													  (tUInt32)(DEF_bit16__h66155));
  DEF_result_lo__h66119 = DEF_cache_rg_is_unsigned__h35696 ? (tUInt64)(DEF_bit8__h66118) : primSignExt64(64u,
													 8u,
													 (tUInt8)(DEF_bit8__h66118));
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66119;
    break;
  case (tUInt8)1u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66156;
    break;
  case (tUInt8)2u:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h66168;
    break;
  default:
    DEF__theResult___snd_fst__h66082 = DEF_result_lo__h65971;
  }
  DEF_x__h68613 = (tUInt8)127u & (((tUInt8)15u & (DEF_addr_lsbs__h68060 + (tUInt8)8u)) << 3u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h65969, 7u, (tUInt8)(DEF_x__h68613), DEF_x__h66088);
  DEF_result_hi__h66021 = primExtract64(64u, 128u, DEF_x__h66088, 32u, 63u, 32u, 0u);
  switch (DEF_funct3__h68310) {
  case (tUInt8)4u:
    DEF__theResult___snd_snd__h66083 = DEF_result_hi__h66021;
    break;
  default:
    DEF__theResult___snd_snd__h66083 = 0llu;
  }
  DEF_x__h66081.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h66083 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h66083))) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___snd_fst__h66082 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF__theResult___snd_fst__h66082), 0u);
  DEF_centry__h68492 = DEF_cache_rg_lower_word64_full__h53423 ? DEF_x__h66261 : DEF_x__h66081;
  wop_primShiftRWide(128u, 128u, DEF_centry__h68492, 7u, (tUInt8)(DEF_x__h68730), DEF_x__h68550);
  DEF_result_hi__h68546 = primExtract64(64u, 128u, DEF_x__h68550, 32u, 63u, 32u, 0u);
  wop_primShiftRWide(128u, 128u, DEF_centry__h68492, 7u, (tUInt8)(DEF_x__h68771), DEF_x__h68768);
  DEF_result_lo__h68494 = primExtract64(64u, 128u, DEF_x__h68768, 32u, 63u, 32u, 0u);
  DEF_bit32__h68801 = DEF_x__h68768.get_whole_word(0u);
  DEF_bit16__h68791 = DEF_x__h68768.get_bits_in_word32(0u, 0u, 16u);
  DEF_bit8__h68756 = DEF_x__h68768.get_bits_in_word8(0u, 0u, 8u);
  switch (DEF_funct3__h68310) {
  case (tUInt8)4u:
    DEF__theResult___snd_snd__h68540 = DEF_result_hi__h68546;
    break;
  default:
    DEF__theResult___snd_snd__h68540 = 0llu;
  }
  DEF_result_lo__h68802 = primSignExt64(64u, 32u, (tUInt32)(DEF_bit32__h68801));
  DEF_result_lo__h68757 = primSignExt64(64u, 8u, (tUInt8)(DEF_bit8__h68756));
  DEF_result_lo__h68792 = primSignExt64(64u, 16u, (tUInt32)(DEF_bit16__h68791));
  switch (DEF_funct3__h68310) {
  case (tUInt8)0u:
    DEF_w1__h68318 = DEF_result_lo__h68757;
    break;
  case (tUInt8)1u:
    DEF_w1__h68318 = DEF_result_lo__h68792;
    break;
  case (tUInt8)2u:
    DEF_w1__h68318 = DEF_result_lo__h68802;
    break;
  default:
    DEF_w1__h68318 = DEF_result_lo__h68494;
  }
  DEF_x__h68442 = (tUInt32)(DEF_w1__h68318);
  DEF_w1___1__h68401 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h68442);
  switch (DEF_funct3__h68310) {
  case (tUInt8)2u:
    DEF_w1__h68323 = DEF_w1___1__h68401;
    break;
  case (tUInt8)0u:
    DEF_w1__h68323 = DEF_result_lo__h68757;
    break;
  case (tUInt8)1u:
    DEF_w1__h68323 = DEF_result_lo__h68792;
    break;
  default:
    DEF_w1__h68323 = DEF_result_lo__h68494;
  }
  DEF_new_st_val__h68858 = DEF_w1__h68323 <= DEF_w2__h42743 ? DEF_w2__h42743 : DEF_w1__h68323;
  DEF_new_st_val__h68853 = DEF_w1__h68323 < DEF_w2__h42743 ? DEF_w1__h68323 : DEF_w2__h42743;
  DEF_new_st_val__h68841 = DEF_w1__h68323 ^ DEF_w2__h42743;
  DEF_new_st_val__h68845 = DEF_w1__h68323 & DEF_w2__h42743;
  switch (DEF_funct3__h68310) {
  case (tUInt8)2u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592 = primSignExt64(64u,
										   32u,
										   (tUInt32)(DEF_x__h68442));
    break;
  case (tUInt8)0u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592 = DEF_result_lo__h68757;
    break;
  case (tUInt8)1u:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592 = DEF_result_lo__h68792;
    break;
  default:
    DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592 = DEF_result_lo__h68494;
  }
  DEF_new_st_val__h68869 = primSLE8(1u,
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592),
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982)) ? DEF_w2__h42743 : DEF_w1__h68323;
  DEF_new_st_val__h68864 = primSLT8(1u,
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592),
				    64u,
				    (tUInt64)(DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982)) ? DEF_w1__h68323 : DEF_w2__h42743;
  DEF_new_st_val__h68434 = DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d1592 + DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982;
  DEF_new_st_val__h68849 = DEF_w1__h68323 | DEF_w2__h42743;
  switch (DEF_funct5__h68311) {
  case (tUInt8)1u:
    DEF__theResult_____2__h68356 = DEF_w2__h42743;
    break;
  case (tUInt8)0u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68434;
    break;
  case (tUInt8)4u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68841;
    break;
  case (tUInt8)12u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68845;
    break;
  case (tUInt8)8u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68849;
    break;
  case (tUInt8)24u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68853;
    break;
  case (tUInt8)28u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68858;
    break;
  case (tUInt8)16u:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68864;
    break;
  default:
    DEF__theResult_____2__h68356 = DEF_new_st_val__h68869;
  }
  DEF_x__h68365 = (tUInt32)(DEF__theResult_____2__h68356);
  DEF_new_st_val__h68362 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h68365);
  DEF_x__h68360 = DEF_cache_rg_width_code_25_EQ_0b10___d763 ? DEF_new_st_val__h68362 : DEF__theResult_____2__h68356;
  DEF_new_st_val_cap__h68357.set_whole_word((tUInt32)(0llu),
					    3u).build_concat((((tUInt64)((tUInt32)(0llu))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h68360 >> 32u)),
							     32u,
							     64u).set_whole_word((tUInt32)(DEF_x__h68360), 0u);
  DEF_x__h68351 = DEF_cache_rg_width_code_25_EQ_0b100___d626 ? DEF_new_cword__h41097 : DEF_new_st_val_cap__h68357;
  DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.build_concat(8589934591llu & ((((tUInt64)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848)) << 32u) | (tUInt64)(DEF_x__h68351.get_whole_word(3u))),
									      96u,
									      33u).set_whole_word(DEF_x__h68351.get_whole_word(2u),
												  2u).set_whole_word(DEF_x__h68351.get_whole_word(1u),
														     1u).set_whole_word(DEF_x__h68351.get_whole_word(0u),
																	0u);
  DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622.set_bits_in_word((tUInt8)15u & ((DEF_funct3__h68310 << 1u) | (tUInt8)(DEF_x__h68308 >> 63u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_x__h68308 >> 31u),
												     5u).set_whole_word((((tUInt32)(2147483647u & DEF_x__h68308)) << 1u) | (tUInt32)(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.get_bits_in_word8(4u,
																																      0u,
																																      1u)),
															4u).set_whole_word(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.get_whole_word(3u),
																	   3u).set_whole_word(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.get_whole_word(2u),
																			      2u).set_whole_word(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.get_whole_word(1u),
																						 1u).set_whole_word(DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621.get_whole_word(0u),
																								    0u);
  DEF_x__h68981.set_whole_word((tUInt32)(DEF__theResult___snd_snd__h68540 >> 32u),
			       3u).build_concat((((tUInt64)((tUInt32)(DEF__theResult___snd_snd__h68540))) << 32u) | (tUInt64)((tUInt32)(DEF_w1__h68318 >> 32u)),
						32u,
						64u).set_whole_word((tUInt32)(DEF_w1__h68318), 0u);
  DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628.build_concat(8589934591llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)(DEF_x__h68981.get_whole_word(3u))),
									       96u,
									       33u).set_whole_word(DEF_x__h68981.get_whole_word(2u),
												   2u).set_whole_word(DEF_x__h68981.get_whole_word(1u),
														      1u).set_whole_word(DEF_x__h68981.get_whole_word(0u),
																	 0u);
  INST_cache_masterPortShim_rff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h67796 = dollar_stime(sim_hdl);
    else
      DEF_v__h67796 = 2863311530u;
  DEF_v__h67790 = DEF_v__h67796 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,64",
		     &__str_literal_150,
		     DEF_v__h67790,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     DEF_x__h68308);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_142);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_123, &__str_literal_124);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_125);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_4, DEF_pte__h48903);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_126);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468)
      dollar_write(sim_hdl, this, "s", &__str_literal_127);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469)
      dollar_write(sim_hdl, this, "s", &__str_literal_128);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470)
      dollar_write(sim_hdl, this, "s", &__str_literal_129);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471)
      dollar_write(sim_hdl, this, "s", &__str_literal_130);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_131);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_132);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380,
		   &__str_literal_11);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_cache_rg_lower_word64_full_383_OR_cache_master_ETC___d1569)
    INST_cache_rg_state.METH_write(DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1571)
    INST_cache_rg_lower_word64_full.METH_write(DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1572)
    INST_cache_rg_lower_word64.METH_write(DEF_pte__h48903);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1572)
    INST_cache_rg_lower_word64_user.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574)
      DEF_v__h68233 = dollar_stime(sim_hdl);
    else
      DEF_v__h68233 = 2863311530u;
  DEF_v__h68227 = DEF_v__h68233 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,3,64,64,129p",
		     &__str_literal_151,
		     DEF_v__h68227,
		     &__str_literal_31,
		     DEF_funct3__h68310,
		     DEF_addr__h68905,
		     DEF_x__h68308,
		     &DEF_cache_rg_st_amo_val___d462);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577)
    INST_cache_f_fabric_write_reqs.METH_enq(DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577)
    INST_cache_dw_valid.METH_wset((tUInt8)1u);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577)
    INST_cache_dw_output_ld_val.METH_wset(DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574)
      DEF_v__h69003 = dollar_stime(sim_hdl);
    else
      DEF_v__h69003 = 2863311530u;
  DEF_v__h68997 = DEF_v__h69003 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,64,129p",
		     &__str_literal_143,
		     DEF_v__h68997,
		     &__str_literal_31,
		     DEF_addr__h68905,
		     &DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628);
  if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1577)
    INST_cache_rg_ld_val.METH_write(DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1574)
      dollar_display(sim_hdl, this, "s", &__str_literal_146);
  if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195)
    INST_cache_rg_exc_code.METH_write((tUInt8)7u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      DEF_v__h68129 = dollar_stime(sim_hdl);
    else
      DEF_v__h68129 = 2863311530u;
  DEF_v__h68123 = DEF_v__h68129 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_152, DEF_v__h68123, &__str_literal_31);
}

void MOD_mkMMU_DCache::RL_cache_rl_discard_write_rsp()
{
  tUInt8 DEF_cache_ctr_wr_rsps_pending_crg_port1__read__177_ETC___d1638;
  tUInt32 DEF_v__h69637;
  tUInt32 DEF_v__h69679;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642;
  tUInt8 DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647;
  tUInt8 DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1655;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1641;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1650;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1651;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_1_TO_0___d1640;
  tUInt8 DEF_cache_masterPortShim_bff_first__639_BITS_5_TO_2___d1646;
  tUInt8 DEF_cache_masterPortShim_bff_first____d1639;
  tUInt8 DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1645;
  DEF_b__h48504 = INST_cache_ctr_wr_rsps_pending_crg.METH_port1__read();
  DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1645 = DEF_b__h48504;
  DEF_cache_masterPortShim_bff_first____d1639 = INST_cache_masterPortShim_bff.METH_first();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_cache_masterPortShim_bff_first__639_BITS_5_TO_2___d1646 = (tUInt8)(DEF_cache_masterPortShim_bff_first____d1639 >> 2u);
  DEF_cache_masterPortShim_bff_first__639_BITS_1_TO_0___d1640 = (tUInt8)((tUInt8)3u & DEF_cache_masterPortShim_bff_first____d1639);
  DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1651 = DEF_cache_masterPortShim_bff_first__639_BITS_1_TO_0___d1640 == (tUInt8)2u;
  DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1650 = DEF_cache_masterPortShim_bff_first__639_BITS_1_TO_0___d1640 == (tUInt8)1u;
  DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1641 = DEF_cache_masterPortShim_bff_first__639_BITS_1_TO_0___d1640 == (tUInt8)0u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647 = !DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1641;
  DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1655 = DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647 && (!DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1650 && !DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1651);
  DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642 = DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1641 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_cache_ctr_wr_rsps_pending_crg_port1__read__177_ETC___d1638 = (tUInt8)15u & (DEF_b__h48504 - (tUInt8)1u);
  INST_cache_masterPortShim_bff.METH_deq();
  INST_cache_ctr_wr_rsps_pending_crg.METH_port1__write(DEF_cache_ctr_wr_rsps_pending_crg_port1__read__177_ETC___d1638);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      DEF_v__h69643 = dollar_stime(sim_hdl);
    else
      DEF_v__h69643 = 2863311530u;
  DEF_v__h69637 = DEF_v__h69643 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl,
		   this,
		   "s,32,s,4",
		   &__str_literal_153,
		   DEF_v__h69637,
		   &__str_literal_31,
		   DEF_unsigned_cache_ctr_wr_rsps_pending_crg_port1__ETC___d1645);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_154, &__str_literal_155);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_bff_first__639_BITS_5_TO_2___d1646);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_156);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s", &__str_literal_127);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_157);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1642)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
  if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
    INST_cache_rg_wr_rsp_err.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      DEF_v__h69685 = dollar_stime(sim_hdl);
    else
      DEF_v__h69685 = 2863311530u;
  DEF_v__h69679 = DEF_v__h69685 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_158, DEF_v__h69679, &__str_literal_31);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s", &__str_literal_142);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_154, &__str_literal_155);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_4,
		   DEF_cache_masterPortShim_bff_first__639_BITS_5_TO_2___d1646);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_156);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1650)
      dollar_write(sim_hdl, this, "s", &__str_literal_128);
    if (DEF_cache_masterPortShim_bff_first__639_BITS_1_TO__ETC___d1651)
      dollar_write(sim_hdl, this, "s", &__str_literal_129);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1655)
      dollar_write(sim_hdl, this, "s", &__str_literal_130);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_157);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    if (DEF_NOT_cache_masterPortShim_bff_first__639_BITS_1_ETC___d1647)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
  }
}

void MOD_mkMMU_DCache::RL_cache_rl_drive_exception_rsp()
{
  DEF_new_value__h69834 = INST_cache_rg_exc_code.METH_read();
  INST_cache_dw_valid.METH_wset((tUInt8)1u);
  INST_cache_dw_exc.METH_wset((tUInt8)1u);
  INST_cache_dw_exc_code.METH_wset(DEF_new_value__h69834);
}

void MOD_mkMMU_DCache::RL_cache_do_req()
{
  tUInt32 DEF_v__h70607;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1682;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1684;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1688;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1697;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1699;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1701;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1707;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1758;
  tUInt8 DEF_cache_w_req_op_wget__680_EQ_1___d1683;
  tUInt8 DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1696;
  tUInt8 DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1698;
  tUInt8 DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1700;
  tUInt8 DEF_cache_w_req_addr_wget__691_BITS_1_TO_0_726_EQ_0b0___d1727;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1717;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1719;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1724;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1731;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1738;
  tUInt8 DEF_IF_cache_w_req_addr_whas__660_THEN_cache_w_req_ETC___d1734;
  tUInt8 DEF_cache_w_req_addr_wget__691_BITS_3_TO_0_740_EQ_0b0___d1741;
  tUInt8 DEF_mstatus_MXR__h70564;
  tUInt8 DEF_sstatus_SUM__h70563;
  tUInt8 DEF_priv__h70562;
  tUInt8 DEF_amo_funct5__h70559;
  tUInt8 DEF_NOT_IF_cache_w_req_width_code_whas__659_THEN_c_ETC___d1744;
  tUInt8 DEF_IF_NOT_IF_cache_w_req_width_code_whas__659_THE_ETC___d1745;
  tUInt8 DEF_cache_w_req_op_wget__680_EQ_0___d1681;
  tUInt8 DEF_x__h71390;
  tUInt64 DEF_satp__h70565;
  tUInt8 DEF_cache_w_req_addr_wget__691_BIT_0___d1721;
  tUInt8 DEF_x__h71268;
  tUInt8 DEF_cset_in_cache__h71403;
  tUInt64 DEF_addr__h70560;
  tUInt8 DEF_cset_cword_in_cache__h71819;
  tUInt8 DEF_cache_w_req_is_unsigned_wget____d1716;
  tUInt8 DEF_x_wget__h70387;
  tUInt8 DEF_x_wget__h70457;
  tUInt8 DEF_cache_w_req_op_wget____d1680;
  tUInt8 DEF_x_wget__h70317;
  tUInt8 DEF_x_wget__h69967;
  tUInt8 DEF_x_wget__h70107;
  tUInt64 DEF_x_wget__h70177;
  tUInt64 DEF_x_wget__h70527;
  tUInt8 DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1755;
  tUInt8 DEF_width_code__h70557;
  DEF_cache_w_req_st_value_wget____d1693 = INST_cache_w_req_st_value.METH_wget();
  DEF_x_wget__h70527 = INST_cache_w_req_satp.METH_wget();
  DEF_x_wget__h70177 = INST_cache_w_req_addr.METH_wget();
  DEF_x_wget__h70107 = INST_cache_w_req_amo_funct5.METH_wget();
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_x_wget__h69967 = INST_cache_w_req_width_code.METH_wget();
  DEF_width_code__h70557 = DEF_x_wget__h69967;
  DEF_x_wget__h70317 = INST_cache_w_req_priv.METH_wget();
  DEF_cache_w_req_op_wget____d1680 = INST_cache_w_req_op.METH_wget();
  DEF_x_wget__h70457 = INST_cache_w_req_mstatus_MXR.METH_wget();
  DEF_x_wget__h70387 = INST_cache_w_req_sstatus_SUM.METH_wget();
  DEF_cache_w_req_is_unsigned_wget____d1716 = INST_cache_w_req_is_unsigned.METH_wget();
  DEF_addr__h70560 = DEF_x_wget__h70177;
  DEF_cset_cword_in_cache__h71819 = (tUInt8)((tUInt8)255u & (DEF_addr__h70560 >> 4u));
  DEF_cset_in_cache__h71403 = (tUInt8)((tUInt8)63u & (DEF_addr__h70560 >> 6u));
  DEF_cache_w_req_addr_wget__691_BIT_0___d1721 = (tUInt8)((tUInt8)1u & DEF_x_wget__h70177);
  DEF_x__h71268 = (tUInt8)((tUInt8)7u & DEF_addr__h70560);
  DEF_satp__h70565 = DEF_x_wget__h70527;
  DEF_cache_w_req_op_wget__680_EQ_0___d1681 = DEF_cache_w_req_op_wget____d1680 == (tUInt8)0u;
  DEF_x__h71390 = DEF_cache_w_req_op_wget__680_EQ_0___d1681 ? (tUInt8)4u : (tUInt8)6u;
  DEF_amo_funct5__h70559 = DEF_x_wget__h70107;
  DEF_priv__h70562 = DEF_x_wget__h70317;
  DEF_sstatus_SUM__h70563 = DEF_x_wget__h70387;
  DEF_mstatus_MXR__h70564 = DEF_x_wget__h70457;
  DEF_cache_w_req_addr_wget__691_BITS_3_TO_0_740_EQ_0b0___d1741 = ((tUInt8)((tUInt8)15u & DEF_x_wget__h70177)) == (tUInt8)0u;
  DEF_IF_cache_w_req_addr_whas__660_THEN_cache_w_req_ETC___d1734 = DEF_x__h71268 == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1738 = DEF_width_code__h70557 == (tUInt8)4u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1731 = DEF_width_code__h70557 == (tUInt8)3u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1724 = DEF_width_code__h70557 == (tUInt8)2u;
  DEF_cache_w_req_addr_wget__691_BITS_1_TO_0_726_EQ_0b0___d1727 = ((tUInt8)((tUInt8)3u & DEF_x_wget__h70177)) == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1719 = DEF_width_code__h70557 == (tUInt8)1u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1717 = DEF_width_code__h70557 == (tUInt8)0u;
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1755 = (((DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1717 || (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1719 && !DEF_cache_w_req_addr_wget__691_BIT_0___d1721)) || (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1724 && DEF_cache_w_req_addr_wget__691_BITS_1_TO_0_726_EQ_0b0___d1727)) || (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1731 && DEF_IF_cache_w_req_addr_whas__660_THEN_cache_w_req_ETC___d1734)) || (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1738 && DEF_cache_w_req_addr_wget__691_BITS_3_TO_0_740_EQ_0b0___d1741);
  DEF_NOT_IF_cache_w_req_width_code_whas__659_THEN_c_ETC___d1744 = (((!DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1717 && (!DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1719 || DEF_cache_w_req_addr_wget__691_BIT_0___d1721)) && (!DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1724 || !DEF_cache_w_req_addr_wget__691_BITS_1_TO_0_726_EQ_0b0___d1727)) && (!DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1731 || !DEF_IF_cache_w_req_addr_whas__660_THEN_cache_w_req_ETC___d1734)) && (!DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1738 || !DEF_cache_w_req_addr_wget__691_BITS_3_TO_0_740_EQ_0b0___d1741);
  DEF_IF_NOT_IF_cache_w_req_width_code_whas__659_THE_ETC___d1745 = DEF_NOT_IF_cache_w_req_width_code_whas__659_THEN_c_ETC___d1744 ? (tUInt8)4u : (tUInt8)3u;
  DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1700 = DEF_priv__h70562 == (tUInt8)3u;
  DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1696 = DEF_priv__h70562 == (tUInt8)0u;
  DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1698 = DEF_priv__h70562 == (tUInt8)1u;
  DEF_cache_w_req_op_wget__680_EQ_1___d1683 = DEF_cache_w_req_op_wget____d1680 == (tUInt8)1u;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1758 = DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1755 && DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1707 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && (!DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1696 && (!DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1698 && !DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1700));
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1701 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1700;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1699 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1698;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1697 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_IF_cache_w_req_priv_whas__662_THEN_cache_w_req_ETC___d1696;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1688 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && (!DEF_cache_w_req_op_wget__680_EQ_0___d1681 && !DEF_cache_w_req_op_wget__680_EQ_1___d1683);
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1684 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_w_req_op_wget__680_EQ_1___d1683;
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1682 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 && DEF_cache_w_req_op_wget__680_EQ_0___d1681;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h70613 = dollar_stime(sim_hdl);
    else
      DEF_v__h70613 = 2863311530u;
  DEF_v__h70607 = DEF_v__h70613 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_159, DEF_v__h70607);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1682)
      dollar_write(sim_hdl, this, "s", &__str_literal_160);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1684)
      dollar_write(sim_hdl, this, "s", &__str_literal_161);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1688)
      dollar_write(sim_hdl, this, "s", &__str_literal_162);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,3,64,129p,s",
		   &__str_literal_163,
		   DEF_width_code__h70557,
		   DEF_addr__h70560,
		   &DEF_cache_w_req_st_value_wget____d1693,
		   &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl, this, "s", &__str_literal_164);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1697)
      dollar_write(sim_hdl, this, "s", &__str_literal_165);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1699)
      dollar_write(sim_hdl, this, "s", &__str_literal_166);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1701)
      dollar_write(sim_hdl, this, "s", &__str_literal_167);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1707)
      dollar_write(sim_hdl, this, "s", &__str_literal_168);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,64,s",
		   &__str_literal_169,
		   DEF_sstatus_SUM__h70563,
		   DEF_mstatus_MXR__h70564,
		   DEF_satp__h70565,
		   &__str_literal_21);
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s,5", &__str_literal_170, DEF_amo_funct5__h70559);
  }
  INST_cache_rg_op.METH_write(DEF_cache_w_req_op_wget____d1680);
  INST_cache_rg_width_code.METH_write(DEF_width_code__h70557);
  INST_cache_rg_is_unsigned.METH_write(DEF_cache_w_req_is_unsigned_wget____d1716);
  INST_cache_rg_amo_funct5.METH_write(DEF_amo_funct5__h70559);
  INST_cache_rg_addr.METH_write(DEF_addr__h70560);
  INST_cache_tlb.METH_mv_vm_put_va(DEF_addr__h70560);
  INST_cache_rg_st_amo_val.METH_write(DEF_cache_w_req_st_value_wget____d1693);
  INST_cache_rg_priv.METH_write(DEF_priv__h70562);
  INST_cache_rg_mstatus_MXR.METH_write(DEF_mstatus_MXR__h70564);
  INST_cache_rg_sstatus_SUM.METH_write(DEF_sstatus_SUM__h70563);
  INST_cache_rg_satp.METH_write(DEF_satp__h70565);
  INST_cache_rg_pa.METH_write(DEF_addr__h70560);
  INST_cache_rg_state.METH_write(DEF_IF_NOT_IF_cache_w_req_width_code_whas__659_THE_ETC___d1745);
  if (DEF_NOT_IF_cache_w_req_width_code_whas__659_THEN_c_ETC___d1744)
    INST_cache_rg_exc_code.METH_write(DEF_x__h71390);
  if (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1755)
    INST_cache_ram_state_and_ctag_cset.METH_b_put((tUInt8)0u,
						  DEF_cset_in_cache__h71403,
						  UWide_literal_106_h2aaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1755)
    INST_cache_ram_cword_set.METH_b_put((tUInt8)0u,
					DEF_cset_cword_in_cache__h71819,
					UWide_literal_258_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_cache_w_req_width_code_whas__659_THEN_cache_ETC___d1758)
      dollar_display(sim_hdl,
		     this,
		     "s,6,8",
		     &__str_literal_139,
		     DEF_cset_in_cache__h71403,
		     DEF_cset_cword_in_cache__h71819);
}

void MOD_mkMMU_DCache::RL_cache_do_set_req_valid()
{
  tUInt8 DEF_cache_wr_mem_req_sent_whas__759_AND_cache_wr_m_ETC___d1761;
  DEF_cache_wr_mem_req_sent_whas__759_AND_cache_wr_m_ETC___d1761 = INST_cache_wr_mem_req_sent.METH_whas() && INST_cache_wr_mem_req_sent.METH_wget();
  INST_cache_rg_mem_req_sent.METH_write(DEF_cache_wr_mem_req_sent_whas__759_AND_cache_wr_m_ETC___d1761);
}

void MOD_mkMMU_DCache::RL_cache_do_reset_req()
{
  tUInt8 DEF_cache_rw_reset_req_wget____d1765;
  DEF_cache_rw_reset_req_wget____d1765 = INST_cache_rw_reset_req.METH_wget();
  INST_cache_f_reset_reqs.METH_enq(DEF_cache_rw_reset_req_wget____d1765);
}

void MOD_mkMMU_DCache::RL_cache_do_tlb_flush()
{
  tUInt32 DEF_v__h72359;
  DEF_x__h72337 = INST_cache_cfg_verbosity.METH_read();
  DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = !(DEF_x__h72337 <= (tUInt8)1u);
  INST_cache_tlb.METH_ma_flush();
  INST_cache_rg_state.METH_write((tUInt8)2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.METH_wset(2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      DEF_v__h72365 = dollar_stime(sim_hdl);
    else
      DEF_v__h72365 = 2863311530u;
  DEF_v__h72359 = DEF_v__h72365 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      dollar_display(sim_hdl, this, "s,32,s", &__str_literal_171, DEF_v__h72359, &__str_literal_31);
}

void MOD_mkMMU_DCache::__me_check_26()
{
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_do_tlb_flush)
      dollar_error(sim_hdl, this, "s", &__str_literal_172);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_do_reset_req)
      dollar_error(sim_hdl, this, "s", &__str_literal_173);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_start_cache_refill)
      dollar_error(sim_hdl, this, "s", &__str_literal_174);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_rereq)
      dollar_error(sim_hdl, this, "s", &__str_literal_175);
    if (DEF_WILL_FIRE_RL_cache_do_req && DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop)
      dollar_error(sim_hdl, this, "s", &__str_literal_176);
  }
}


/* Methods */

void MOD_mkMMU_DCache::METH_set_verbosity(tUInt8 ARG_set_verbosity_verbosity)
{
  INST_cache_cfg_verbosity.METH_write(ARG_set_verbosity_verbosity);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_set_verbosity()
{
  tUInt8 DEF_CAN_FIRE_set_verbosity;
  tUInt8 PORT_RDY_set_verbosity;
  DEF_CAN_FIRE_set_verbosity = (tUInt8)1u;
  PORT_RDY_set_verbosity = DEF_CAN_FIRE_set_verbosity;
  return PORT_RDY_set_verbosity;
}

void MOD_mkMMU_DCache::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_cache_rw_reset_req.METH_wset((tUInt8)0u);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_cache_f_reset_reqs_notFull____d1769 = INST_cache_f_reset_reqs.METH_notFull();
  DEF_CAN_FIRE_server_reset_request_put = DEF_cache_f_reset_reqs_notFull____d1769;
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkMMU_DCache::METH_server_reset_response_get()
{
  INST_cache_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_cache_f_reset_rsps_first____d1770 = INST_cache_f_reset_rsps.METH_first();
  DEF_cache_f_reset_rsps_i_notEmpty____d1772 = INST_cache_f_reset_rsps.METH_i_notEmpty();
  DEF_CAN_FIRE_server_reset_response_get = !DEF_cache_f_reset_rsps_first____d1770 && DEF_cache_f_reset_rsps_i_notEmpty____d1772;
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkMMU_DCache::METH_req(tUInt8 ARG_req_op,
				tUInt8 ARG_req_width_code,
				tUInt8 ARG_req_is_unsigned,
				tUInt8 ARG_req_amo_funct5,
				tUInt64 ARG_req_addr,
				tUWide ARG_req_st_value,
				tUInt8 ARG_req_priv,
				tUInt8 ARG_req_sstatus_SUM,
				tUInt8 ARG_req_mstatus_MXR,
				tUInt64 ARG_req_satp)
{
  tUInt32 DEF_req_op_EQ_0_773_CONCAT_0_CONCAT_req_op_EQ_1_77_ETC___d1778;
  PORT_req_st_value = ARG_req_st_value;
  DEF_cache_f_reset_reqs_notEmpty____d419 = INST_cache_f_reset_reqs.METH_notEmpty();
  DEF_req_op_EQ_0_773_CONCAT_0_CONCAT_req_op_EQ_1_77_ETC___d1778 = 16383u & ((((((((tUInt32)(ARG_req_op == (tUInt8)0u)) << 13u) | (((tUInt32)((tUInt8)0u)) << 11u)) | (((tUInt32)(ARG_req_op == (tUInt8)1u)) << 10u)) | (((tUInt32)((tUInt8)0u)) << 8u)) | (((tUInt32)(ARG_req_op == (tUInt8)2u)) << 7u)) | (tUInt32)((tUInt8)0u));
  INST_cache_w_req_op.METH_wset(ARG_req_op);
  INST_cache_w_req_width_code.METH_wset(ARG_req_width_code);
  INST_cache_w_req_is_unsigned.METH_wset(ARG_req_is_unsigned);
  INST_cache_w_req_amo_funct5.METH_wset(ARG_req_amo_funct5);
  INST_cache_w_req_addr.METH_wset(ARG_req_addr);
  INST_cache_w_req_st_value.METH_wset(ARG_req_st_value);
  INST_cache_w_req_priv.METH_wset(ARG_req_priv);
  INST_cache_w_req_sstatus_SUM.METH_wset(ARG_req_sstatus_SUM);
  INST_cache_w_req_mstatus_MXR.METH_wset(ARG_req_mstatus_MXR);
  INST_cache_w_req_satp.METH_wset(ARG_req_satp);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,1,1",
		   &__str_literal_177,
		   ARG_req_addr,
		   (tUInt8)1u,
		   DEF_cache_f_reset_reqs_notEmpty____d419);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.METH_wset(DEF_req_op_EQ_0_773_CONCAT_0_CONCAT_req_op_EQ_1_77_ETC___d1778);
  INST_cache_wr_mem_req_sent.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_req()
{
  tUInt8 PORT_RDY_req;
  tUInt8 DEF_CAN_FIRE_req;
  DEF_CAN_FIRE_req = (tUInt8)1u;
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

void MOD_mkMMU_DCache::METH_commit()
{
  INST_cache_dw_commit.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_commit()
{
  tUInt8 PORT_RDY_commit;
  tUInt8 DEF_CAN_FIRE_commit;
  DEF_CAN_FIRE_commit = (tUInt8)1u;
  PORT_RDY_commit = DEF_CAN_FIRE_commit;
  return PORT_RDY_commit;
}

tUInt8 MOD_mkMMU_DCache::METH_valid()
{
  tUInt8 DEF_cache_dw_valid_wget____d1780;
  tUInt8 DEF_cache_dw_valid_whas____d1779;
  tUInt8 PORT_valid;
  DEF_cache_dw_valid_whas____d1779 = INST_cache_dw_valid.METH_whas();
  DEF_cache_dw_valid_wget____d1780 = INST_cache_dw_valid.METH_wget();
  PORT_valid = DEF_cache_dw_valid_whas____d1779 && DEF_cache_dw_valid_wget____d1780;
  return PORT_valid;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_valid()
{
  tUInt8 PORT_RDY_valid;
  tUInt8 DEF_CAN_FIRE_valid;
  DEF_CAN_FIRE_valid = (tUInt8)1u;
  PORT_RDY_valid = DEF_CAN_FIRE_valid;
  return PORT_RDY_valid;
}

tUInt64 MOD_mkMMU_DCache::METH_addr()
{
  tUInt64 PORT_addr;
  DEF_addr__h68905 = INST_cache_rg_addr.METH_read();
  PORT_addr = DEF_addr__h68905;
  return PORT_addr;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_addr()
{
  tUInt8 PORT_RDY_addr;
  tUInt8 DEF_CAN_FIRE_addr;
  DEF_CAN_FIRE_addr = (tUInt8)1u;
  PORT_RDY_addr = DEF_CAN_FIRE_addr;
  return PORT_RDY_addr;
}

tUInt8 MOD_mkMMU_DCache::METH_cword_fst()
{
  tUInt8 DEF_cache_dw_output_ld_val_wget__782_BIT_128___d1783;
  tUInt8 DEF_cache_dw_output_ld_val_whas____d1781;
  tUInt8 PORT_cword_fst;
  DEF_cache_dw_output_ld_val_wget____d1782 = INST_cache_dw_output_ld_val.METH_wget();
  DEF_cache_dw_output_ld_val_whas____d1781 = INST_cache_dw_output_ld_val.METH_whas();
  DEF_cache_dw_output_ld_val_wget__782_BIT_128___d1783 = DEF_cache_dw_output_ld_val_wget____d1782.get_bits_in_word8(4u,
														    0u,
														    1u);
  PORT_cword_fst = DEF_cache_dw_output_ld_val_whas____d1781 && DEF_cache_dw_output_ld_val_wget__782_BIT_128___d1783;
  return PORT_cword_fst;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_cword_fst()
{
  tUInt8 PORT_RDY_cword_fst;
  tUInt8 DEF_CAN_FIRE_cword_fst;
  DEF_CAN_FIRE_cword_fst = (tUInt8)1u;
  PORT_RDY_cword_fst = DEF_CAN_FIRE_cword_fst;
  return PORT_RDY_cword_fst;
}

tUWide MOD_mkMMU_DCache::METH_cword_snd()
{
  DEF_cache_dw_output_ld_val_wget____d1782 = INST_cache_dw_output_ld_val.METH_wget();
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_dw_output_ld_val_wget____d1782,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_x_wget_snd__h73168);
  PORT_cword_snd = DEF_x_wget_snd__h73168;
  return PORT_cword_snd;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_cword_snd()
{
  tUInt8 PORT_RDY_cword_snd;
  tUInt8 DEF_CAN_FIRE_cword_snd;
  DEF_CAN_FIRE_cword_snd = (tUInt8)1u;
  PORT_RDY_cword_snd = DEF_CAN_FIRE_cword_snd;
  return PORT_RDY_cword_snd;
}

tUInt8 MOD_mkMMU_DCache::METH_st_amo_val_fst()
{
  tUInt8 DEF_cache_dw_output_st_amo_val_wget__786_BIT_128___d1787;
  tUInt8 DEF_cache_dw_output_st_amo_val_whas____d1785;
  tUInt8 PORT_st_amo_val_fst;
  DEF_cache_dw_output_st_amo_val_wget____d1786 = INST_cache_dw_output_st_amo_val.METH_wget();
  DEF_cache_dw_output_st_amo_val_whas____d1785 = INST_cache_dw_output_st_amo_val.METH_whas();
  DEF_cache_dw_output_st_amo_val_wget__786_BIT_128___d1787 = DEF_cache_dw_output_st_amo_val_wget____d1786.get_bits_in_word8(4u,
															    0u,
															    1u);
  PORT_st_amo_val_fst = DEF_cache_dw_output_st_amo_val_whas____d1785 && DEF_cache_dw_output_st_amo_val_wget__786_BIT_128___d1787;
  return PORT_st_amo_val_fst;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_st_amo_val_fst()
{
  tUInt8 PORT_RDY_st_amo_val_fst;
  tUInt8 DEF_CAN_FIRE_st_amo_val_fst;
  DEF_CAN_FIRE_st_amo_val_fst = (tUInt8)1u;
  PORT_RDY_st_amo_val_fst = DEF_CAN_FIRE_st_amo_val_fst;
  return PORT_RDY_st_amo_val_fst;
}

tUWide MOD_mkMMU_DCache::METH_st_amo_val_snd()
{
  DEF_cache_dw_output_st_amo_val_wget____d1786 = INST_cache_dw_output_st_amo_val.METH_wget();
  wop_primExtractWide(128u,
		      129u,
		      DEF_cache_dw_output_st_amo_val_wget____d1786,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_x_wget_snd__h73190);
  PORT_st_amo_val_snd = DEF_x_wget_snd__h73190;
  return PORT_st_amo_val_snd;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_st_amo_val_snd()
{
  tUInt8 PORT_RDY_st_amo_val_snd;
  tUInt8 DEF_CAN_FIRE_st_amo_val_snd;
  DEF_CAN_FIRE_st_amo_val_snd = (tUInt8)1u;
  PORT_RDY_st_amo_val_snd = DEF_CAN_FIRE_st_amo_val_snd;
  return PORT_RDY_st_amo_val_snd;
}

tUInt8 MOD_mkMMU_DCache::METH_exc()
{
  tUInt8 DEF_cache_dw_exc_wget____d1790;
  tUInt8 DEF_cache_dw_exc_whas____d1789;
  tUInt8 PORT_exc;
  DEF_cache_dw_exc_whas____d1789 = INST_cache_dw_exc.METH_whas();
  DEF_cache_dw_exc_wget____d1790 = INST_cache_dw_exc.METH_wget();
  PORT_exc = DEF_cache_dw_exc_whas____d1789 && DEF_cache_dw_exc_wget____d1790;
  return PORT_exc;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_exc()
{
  tUInt8 PORT_RDY_exc;
  tUInt8 DEF_CAN_FIRE_exc;
  DEF_CAN_FIRE_exc = (tUInt8)1u;
  PORT_RDY_exc = DEF_CAN_FIRE_exc;
  return PORT_RDY_exc;
}

tUInt8 MOD_mkMMU_DCache::METH_exc_code()
{
  tUInt8 DEF_x_wget__h2533;
  tUInt8 PORT_exc_code;
  DEF_x_wget__h2533 = INST_cache_dw_exc_code.METH_wget();
  PORT_exc_code = DEF_x_wget__h2533;
  return PORT_exc_code;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_exc_code()
{
  tUInt8 PORT_RDY_exc_code;
  tUInt8 DEF_CAN_FIRE_exc_code;
  DEF_CAN_FIRE_exc_code = (tUInt8)1u;
  PORT_RDY_exc_code = DEF_CAN_FIRE_exc_code;
  return PORT_RDY_exc_code;
}

void MOD_mkMMU_DCache::METH_server_flush_request_put(tUInt8 ARG_server_flush_request_put)
{
  INST_cache_rw_reset_req.METH_wset((tUInt8)1u);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_server_flush_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_flush_request_put;
  tUInt8 PORT_RDY_server_flush_request_put;
  DEF_cache_f_reset_reqs_notFull____d1769 = INST_cache_f_reset_reqs.METH_notFull();
  DEF_CAN_FIRE_server_flush_request_put = DEF_cache_f_reset_reqs_notFull____d1769;
  PORT_RDY_server_flush_request_put = DEF_CAN_FIRE_server_flush_request_put;
  return PORT_RDY_server_flush_request_put;
}

void MOD_mkMMU_DCache::METH_server_flush_response_get()
{
  INST_cache_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_server_flush_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_flush_response_get;
  tUInt8 PORT_RDY_server_flush_response_get;
  DEF_cache_f_reset_rsps_first____d1770 = INST_cache_f_reset_rsps.METH_first();
  DEF_cache_f_reset_rsps_i_notEmpty____d1772 = INST_cache_f_reset_rsps.METH_i_notEmpty();
  DEF_CAN_FIRE_server_flush_response_get = DEF_cache_f_reset_rsps_first____d1770 && DEF_cache_f_reset_rsps_i_notEmpty____d1772;
  PORT_RDY_server_flush_response_get = DEF_CAN_FIRE_server_flush_response_get;
  return PORT_RDY_server_flush_response_get;
}

void MOD_mkMMU_DCache::METH_tlb_flush()
{
  INST_cache_pw_tlb_flush_req.METH_wset();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_tlb_flush()
{
  tUInt8 DEF_CAN_FIRE_tlb_flush;
  tUInt8 PORT_RDY_tlb_flush;
  DEF_CAN_FIRE_tlb_flush = (tUInt8)1u;
  PORT_RDY_tlb_flush = DEF_CAN_FIRE_tlb_flush;
  return PORT_RDY_tlb_flush;
}

tUInt8 MOD_mkMMU_DCache::METH_mem_master_aw_canPeek()
{
  tUInt8 PORT_mem_master_aw_canPeek;
  PORT_mem_master_aw_canPeek = INST_cache_masterPortShim_awff.METH_notEmpty();
  return PORT_mem_master_aw_canPeek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_aw_canPeek()
{
  tUInt8 PORT_RDY_mem_master_aw_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_aw_canPeek;
  DEF_CAN_FIRE_mem_master_aw_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_aw_canPeek = DEF_CAN_FIRE_mem_master_aw_canPeek;
  return PORT_RDY_mem_master_aw_canPeek;
}

tUWide MOD_mkMMU_DCache::METH_mem_master_aw_peek()
{
  PORT_mem_master_aw_peek = INST_cache_masterPortShim_awff.METH_first();
  return PORT_mem_master_aw_peek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_aw_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_peek;
  tUInt8 PORT_RDY_mem_master_aw_peek;
  DEF_cache_masterPortShim_awff_i_notEmpty____d1793 = INST_cache_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_aw_peek = DEF_cache_masterPortShim_awff_i_notEmpty____d1793;
  PORT_RDY_mem_master_aw_peek = DEF_CAN_FIRE_mem_master_aw_peek;
  return PORT_RDY_mem_master_aw_peek;
}

void MOD_mkMMU_DCache::METH_mem_master_aw_drop()
{
  INST_cache_masterPortShim_awff.METH_deq();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_aw_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_aw_drop;
  tUInt8 PORT_RDY_mem_master_aw_drop;
  DEF_cache_masterPortShim_awff_i_notEmpty____d1793 = INST_cache_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_aw_drop = DEF_cache_masterPortShim_awff_i_notEmpty____d1793;
  PORT_RDY_mem_master_aw_drop = DEF_CAN_FIRE_mem_master_aw_drop;
  return PORT_RDY_mem_master_aw_drop;
}

tUInt8 MOD_mkMMU_DCache::METH_mem_master_w_canPeek()
{
  tUInt8 PORT_mem_master_w_canPeek;
  PORT_mem_master_w_canPeek = INST_cache_masterPortShim_wff.METH_notEmpty();
  return PORT_mem_master_w_canPeek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_w_canPeek()
{
  tUInt8 PORT_RDY_mem_master_w_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_w_canPeek;
  DEF_CAN_FIRE_mem_master_w_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_w_canPeek = DEF_CAN_FIRE_mem_master_w_canPeek;
  return PORT_RDY_mem_master_w_canPeek;
}

tUWide MOD_mkMMU_DCache::METH_mem_master_w_peek()
{
  PORT_mem_master_w_peek = INST_cache_masterPortShim_wff.METH_first();
  return PORT_mem_master_w_peek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_w_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_peek;
  tUInt8 PORT_RDY_mem_master_w_peek;
  DEF_cache_masterPortShim_wff_i_notEmpty____d1794 = INST_cache_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_w_peek = DEF_cache_masterPortShim_wff_i_notEmpty____d1794;
  PORT_RDY_mem_master_w_peek = DEF_CAN_FIRE_mem_master_w_peek;
  return PORT_RDY_mem_master_w_peek;
}

void MOD_mkMMU_DCache::METH_mem_master_w_drop()
{
  INST_cache_masterPortShim_wff.METH_deq();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_w_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_w_drop;
  tUInt8 PORT_RDY_mem_master_w_drop;
  DEF_cache_masterPortShim_wff_i_notEmpty____d1794 = INST_cache_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_w_drop = DEF_cache_masterPortShim_wff_i_notEmpty____d1794;
  PORT_RDY_mem_master_w_drop = DEF_CAN_FIRE_mem_master_w_drop;
  return PORT_RDY_mem_master_w_drop;
}

tUInt8 MOD_mkMMU_DCache::METH_mem_master_b_canPut()
{
  tUInt8 PORT_mem_master_b_canPut;
  PORT_mem_master_b_canPut = INST_cache_masterPortShim_bff.METH_notFull();
  return PORT_mem_master_b_canPut;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_b_canPut()
{
  tUInt8 PORT_RDY_mem_master_b_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_b_canPut;
  DEF_CAN_FIRE_mem_master_b_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_b_canPut = DEF_CAN_FIRE_mem_master_b_canPut;
  return PORT_RDY_mem_master_b_canPut;
}

void MOD_mkMMU_DCache::METH_mem_master_b_put(tUInt8 ARG_mem_master_b_put_val)
{
  INST_cache_masterPortShim_bff.METH_enq(ARG_mem_master_b_put_val);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_b_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_b_put;
  tUInt8 PORT_RDY_mem_master_b_put;
  DEF_CAN_FIRE_mem_master_b_put = INST_cache_masterPortShim_bff.METH_i_notFull();
  PORT_RDY_mem_master_b_put = DEF_CAN_FIRE_mem_master_b_put;
  return PORT_RDY_mem_master_b_put;
}

tUInt8 MOD_mkMMU_DCache::METH_mem_master_ar_canPeek()
{
  tUInt8 PORT_mem_master_ar_canPeek;
  PORT_mem_master_ar_canPeek = INST_cache_masterPortShim_arff.METH_notEmpty();
  return PORT_mem_master_ar_canPeek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_ar_canPeek()
{
  tUInt8 PORT_RDY_mem_master_ar_canPeek;
  tUInt8 DEF_CAN_FIRE_mem_master_ar_canPeek;
  DEF_CAN_FIRE_mem_master_ar_canPeek = (tUInt8)1u;
  PORT_RDY_mem_master_ar_canPeek = DEF_CAN_FIRE_mem_master_ar_canPeek;
  return PORT_RDY_mem_master_ar_canPeek;
}

tUWide MOD_mkMMU_DCache::METH_mem_master_ar_peek()
{
  PORT_mem_master_ar_peek = INST_cache_masterPortShim_arff.METH_first();
  return PORT_mem_master_ar_peek;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_ar_peek()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_peek;
  tUInt8 PORT_RDY_mem_master_ar_peek;
  DEF_cache_masterPortShim_arff_i_notEmpty____d1795 = INST_cache_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_ar_peek = DEF_cache_masterPortShim_arff_i_notEmpty____d1795;
  PORT_RDY_mem_master_ar_peek = DEF_CAN_FIRE_mem_master_ar_peek;
  return PORT_RDY_mem_master_ar_peek;
}

void MOD_mkMMU_DCache::METH_mem_master_ar_drop()
{
  INST_cache_masterPortShim_arff.METH_deq();
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_ar_drop()
{
  tUInt8 DEF_CAN_FIRE_mem_master_ar_drop;
  tUInt8 PORT_RDY_mem_master_ar_drop;
  DEF_cache_masterPortShim_arff_i_notEmpty____d1795 = INST_cache_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_mem_master_ar_drop = DEF_cache_masterPortShim_arff_i_notEmpty____d1795;
  PORT_RDY_mem_master_ar_drop = DEF_CAN_FIRE_mem_master_ar_drop;
  return PORT_RDY_mem_master_ar_drop;
}

tUInt8 MOD_mkMMU_DCache::METH_mem_master_r_canPut()
{
  tUInt8 PORT_mem_master_r_canPut;
  PORT_mem_master_r_canPut = INST_cache_masterPortShim_rff.METH_notFull();
  return PORT_mem_master_r_canPut;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_r_canPut()
{
  tUInt8 PORT_RDY_mem_master_r_canPut;
  tUInt8 DEF_CAN_FIRE_mem_master_r_canPut;
  DEF_CAN_FIRE_mem_master_r_canPut = (tUInt8)1u;
  PORT_RDY_mem_master_r_canPut = DEF_CAN_FIRE_mem_master_r_canPut;
  return PORT_RDY_mem_master_r_canPut;
}

void MOD_mkMMU_DCache::METH_mem_master_r_put(tUWide ARG_mem_master_r_put_val)
{
  PORT_mem_master_r_put_val = ARG_mem_master_r_put_val;
  INST_cache_masterPortShim_rff.METH_enq(ARG_mem_master_r_put_val);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mem_master_r_put()
{
  tUInt8 DEF_CAN_FIRE_mem_master_r_put;
  tUInt8 PORT_RDY_mem_master_r_put;
  DEF_CAN_FIRE_mem_master_r_put = INST_cache_masterPortShim_rff.METH_i_notFull();
  PORT_RDY_mem_master_r_put = DEF_CAN_FIRE_mem_master_r_put;
  return PORT_RDY_mem_master_r_put;
}

tUInt32 MOD_mkMMU_DCache::METH_events()
{
  tUInt32 PORT_events;
  PORT_events = INST_cache_aw_events_register.METH_read();
  return PORT_events;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_events()
{
  tUInt8 DEF_CAN_FIRE_events;
  tUInt8 PORT_RDY_events;
  DEF_CAN_FIRE_events = (tUInt8)1u;
  PORT_RDY_events = DEF_CAN_FIRE_events;
  return PORT_RDY_events;
}

void MOD_mkMMU_DCache::METH_ma_ddr4_ready()
{
  tUInt32 DEF_v__h73788;
  INST_cache_rg_ddr4_ready.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h73794 = dollar_stime(sim_hdl);
  DEF_v__h73788 = DEF_v__h73794 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_178, DEF_v__h73788);
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_ma_ddr4_ready()
{
  tUInt8 DEF_CAN_FIRE_ma_ddr4_ready;
  tUInt8 PORT_RDY_ma_ddr4_ready;
  DEF_CAN_FIRE_ma_ddr4_ready = (tUInt8)1u;
  PORT_RDY_ma_ddr4_ready = DEF_CAN_FIRE_ma_ddr4_ready;
  return PORT_RDY_ma_ddr4_ready;
}

tUInt8 MOD_mkMMU_DCache::METH_mv_status()
{
  tUInt8 DEF_cache_rg_wr_rsp_err__h73820;
  tUInt8 PORT_mv_status;
  DEF_cache_rg_wr_rsp_err__h73820 = INST_cache_rg_wr_rsp_err.METH_read();
  PORT_mv_status = DEF_cache_rg_wr_rsp_err__h73820 ? (tUInt8)1u : (tUInt8)0u;
  return PORT_mv_status;
}

tUInt8 MOD_mkMMU_DCache::METH_RDY_mv_status()
{
  tUInt8 PORT_RDY_mv_status;
  tUInt8 DEF_CAN_FIRE_mv_status;
  DEF_CAN_FIRE_mv_status = (tUInt8)1u;
  PORT_RDY_mv_status = DEF_CAN_FIRE_mv_status;
  return PORT_RDY_mv_status;
}


/* Reset routines */

void MOD_mkMMU_DCache::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cache_tlb.reset_RST_N(ARG_rst_in);
  INST_cache_soc_map.reset_RST_N(ARG_rst_in);
  INST_cache_rg_wr_rsp_err.reset_RST(ARG_rst_in);
  INST_cache_rg_tlb_walk.reset_RST(ARG_rst_in);
  INST_cache_rg_state.reset_RST(ARG_rst_in);
  INST_cache_rg_mem_req_sent.reset_RST(ARG_rst_in);
  INST_cache_rg_lrsc_valid.reset_RST(ARG_rst_in);
  INST_cache_rg_lower_word64_full.reset_RST(ARG_rst_in);
  INST_cache_rg_ld_val.reset_RST(ARG_rst_in);
  INST_cache_rg_ddr4_ready.reset_RST(ARG_rst_in);
  INST_cache_rg_cset_in_cache.reset_RST(ARG_rst_in);
  INST_cache_rg_cache_rereq_data.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_wff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_rff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_bff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_awff.reset_RST(ARG_rst_in);
  INST_cache_masterPortShim_arff.reset_RST(ARG_rst_in);
  INST_cache_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_cache_f_reset_reqs.reset_RST(ARG_rst_in);
  INST_cache_f_pte_writebacks.reset_RST(ARG_rst_in);
  INST_cache_f_fabric_write_reqs.reset_RST(ARG_rst_in);
  INST_cache_f_fabric_second_write_reqs.reset_RST(ARG_rst_in);
  INST_cache_ctr_wr_rsps_pending_crg.reset_RST(ARG_rst_in);
  INST_cache_cfg_verbosity.reset_RST(ARG_rst_in);
  INST_cache_aw_events_register.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMMU_DCache::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMMU_DCache::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cache_aw_events_register.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_state(indent + 2u);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_state(indent + 2u);
  INST_cache_cfg_verbosity.dump_state(indent + 2u);
  INST_cache_ctr_wr_rsps_pending_crg.dump_state(indent + 2u);
  INST_cache_dw_commit.dump_state(indent + 2u);
  INST_cache_dw_exc.dump_state(indent + 2u);
  INST_cache_dw_exc_code.dump_state(indent + 2u);
  INST_cache_dw_output_ld_val.dump_state(indent + 2u);
  INST_cache_dw_output_st_amo_val.dump_state(indent + 2u);
  INST_cache_dw_valid.dump_state(indent + 2u);
  INST_cache_f_fabric_second_write_reqs.dump_state(indent + 2u);
  INST_cache_f_fabric_write_reqs.dump_state(indent + 2u);
  INST_cache_f_pte_writebacks.dump_state(indent + 2u);
  INST_cache_f_reset_reqs.dump_state(indent + 2u);
  INST_cache_f_reset_rsps.dump_state(indent + 2u);
  INST_cache_masterPortShim_arff.dump_state(indent + 2u);
  INST_cache_masterPortShim_awff.dump_state(indent + 2u);
  INST_cache_masterPortShim_bff.dump_state(indent + 2u);
  INST_cache_masterPortShim_rff.dump_state(indent + 2u);
  INST_cache_masterPortShim_wff.dump_state(indent + 2u);
  INST_cache_pw_tlb_flush_req.dump_state(indent + 2u);
  INST_cache_ram_cword_set.dump_state(indent + 2u);
  INST_cache_ram_state_and_ctag_cset.dump_state(indent + 2u);
  INST_cache_rg_addr.dump_state(indent + 2u);
  INST_cache_rg_allow_cap.dump_state(indent + 2u);
  INST_cache_rg_amo_funct5.dump_state(indent + 2u);
  INST_cache_rg_cache_rereq_data.dump_state(indent + 2u);
  INST_cache_rg_cset_cword_in_cache.dump_state(indent + 2u);
  INST_cache_rg_cset_in_cache.dump_state(indent + 2u);
  INST_cache_rg_ddr4_ready.dump_state(indent + 2u);
  INST_cache_rg_error_during_refill.dump_state(indent + 2u);
  INST_cache_rg_exc_code.dump_state(indent + 2u);
  INST_cache_rg_is_unsigned.dump_state(indent + 2u);
  INST_cache_rg_ld_val.dump_state(indent + 2u);
  INST_cache_rg_lower_word64.dump_state(indent + 2u);
  INST_cache_rg_lower_word64_full.dump_state(indent + 2u);
  INST_cache_rg_lower_word64_user.dump_state(indent + 2u);
  INST_cache_rg_lrsc_pa.dump_state(indent + 2u);
  INST_cache_rg_lrsc_valid.dump_state(indent + 2u);
  INST_cache_rg_mem_req_sent.dump_state(indent + 2u);
  INST_cache_rg_mstatus_MXR.dump_state(indent + 2u);
  INST_cache_rg_op.dump_state(indent + 2u);
  INST_cache_rg_pa.dump_state(indent + 2u);
  INST_cache_rg_priv.dump_state(indent + 2u);
  INST_cache_rg_pte_pa.dump_state(indent + 2u);
  INST_cache_rg_satp.dump_state(indent + 2u);
  INST_cache_rg_sstatus_SUM.dump_state(indent + 2u);
  INST_cache_rg_st_amo_val.dump_state(indent + 2u);
  INST_cache_rg_state.dump_state(indent + 2u);
  INST_cache_rg_tlb_walk.dump_state(indent + 2u);
  INST_cache_rg_victim_way.dump_state(indent + 2u);
  INST_cache_rg_width_code.dump_state(indent + 2u);
  INST_cache_rg_wr_rsp_err.dump_state(indent + 2u);
  INST_cache_rw_reset_req.dump_state(indent + 2u);
  INST_cache_soc_map.dump_state(indent + 2u);
  INST_cache_tlb.dump_state(indent + 2u);
  INST_cache_w_req_addr.dump_state(indent + 2u);
  INST_cache_w_req_amo_funct5.dump_state(indent + 2u);
  INST_cache_w_req_is_unsigned.dump_state(indent + 2u);
  INST_cache_w_req_mstatus_MXR.dump_state(indent + 2u);
  INST_cache_w_req_op.dump_state(indent + 2u);
  INST_cache_w_req_priv.dump_state(indent + 2u);
  INST_cache_w_req_satp.dump_state(indent + 2u);
  INST_cache_w_req_sstatus_SUM.dump_state(indent + 2u);
  INST_cache_w_req_st_value.dump_state(indent + 2u);
  INST_cache_w_req_width_code.dump_state(indent + 2u);
  INST_cache_wr_mem_req_sent.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMMU_DCache::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 477u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033", 80u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039", 112u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889", 80u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903", 112u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_f_reset_reqs_first__25___d426", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_lower_word64_full_383___d1384", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_lrsc_valid_83___d484", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_rg_state_20_EQ_3_22___d1175", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_req", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_reset_req", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_do_tlb_flush", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_rereq", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_cache_rl_start_cache_refill", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_BIT_0_97_CONCAT_0___d798", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h2966", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_fst__h66082", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd__h66083", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "access_exc_code__h5333", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr__h68905", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr_lsbs__h68060", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr_lsbs__h68489", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "asid__h2302", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h37086", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h42692", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h48504", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h53678", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h6156", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bit16__h66155", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bit32__h66167", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bit8__h66118", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_commit_wget____d492", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_commit_whas____d490", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_output_ld_val_wget____d1782", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_dw_output_st_amo_val_wget____d1786", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_second_write_reqs_first____d349", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_fabric_write_reqs_first____d355", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_pte_writebacks_first____d413", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_first____d425", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_notEmpty____d419", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_reqs_notFull____d1769", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_rsps_first____d1770", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_f_reset_rsps_i_notEmpty____d1772", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_arff_i_notEmpty____d1795", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_awff_i_notEmpty____d1793", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_0___d1380", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_1___d1376", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_4___d1196", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_5___d1201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_6___d1198", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first__192_BIT_7___d1200", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_rff_first____d1192", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_masterPortShim_wff_i_notEmpty____d1794", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_cword_set_b_read____d547", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734", 87u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737", 93u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738", 95u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740", 99u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742", 103u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746", 111u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751", 121u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753", 125u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668", 85u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669", 87u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671", 91u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672", 93u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673", 95u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675", 99u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677", 103u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679", 107u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681", 111u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686", 121u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687", 123u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688", 125u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_ram_state_and_ctag_cset_b_read____d497", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_allow_cap__h65139", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_amo_funct5_58_EQ_0b10___d459", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_amo_funct5_58_EQ_0b11___d480", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_cset_in_cache_33_EQ_63___d434", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_is_unsigned__h35696", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_ld_val___d1437", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_lower_word64_full__h53423", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_lrsc_valid__h36515", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_0___d456", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_1___d479", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op_55_EQ_2___d457", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_op__h9286", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_st_amo_val_62_BIT_128___d463", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_st_amo_val___d462", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_state_20_EQ_3___d522", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_state__h6630", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_victim_way__h64182", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b100___d626", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_rg_width_code_25_EQ_0b10___d763", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467", 204u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cache_w_req_st_value_wget____d1693", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "centry__h10102", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "centry__h65969", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "centry__h68492", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cset_cword_in_cache__h64675", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cset_in_cache__h64259", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "funct3__h68310", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "funct5__h68311", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lev_1_PTN_pa__h49552", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lrsc_result__h36684", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mstatus_MXR__h9251", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__h40444", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__h40928", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_ctag__h8294", 52u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_ctag__h8527", 52u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_snd__h8920", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_snd__h9021", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h37067", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h37159", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h39181", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h40227", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h40785", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h41097", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h42805", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h45183", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h46229", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_cword__h46787", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_st_val_cap__h43839", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_st_val_cap__h68357", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "new_value__h69834", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pa_ctag__h9110", 52u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "page_fault_exc_code__h5334", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ppn_0__h49073", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ppn__h49551", 44u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "priv__h9249", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pte__h48903", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pte_pa__h51443", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_hi__h66021", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_lo__h65971", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_lo__h66119", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_lo__h66156", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_lo__h66168", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp__h9246", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp_pa__h2304", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "satp_ppn__h2303", 44u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_2___d430", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "size_val__h67510", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sstatus_SUM__h9250", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "upd_val__h42810", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h35847", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h42172", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h48550", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h48739", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49260", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49442", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49522", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49677", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49843", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h49960", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50376", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50555", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50635", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50789", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h50955", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h51072", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h51508", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h51588", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h51668", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h51759", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h52069", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h52352", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h53078", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h53336", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h65233", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h65462", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h65563", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h65775", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66284", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66454", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66589", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66750", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66860", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h66950", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h67186", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h67330", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h67535", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h67636", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h67796", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h68129", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h68233", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h69003", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h69643", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h69685", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h70613", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7082", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h72365", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h73794", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7547", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7642", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h7775", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vm_xlate_result_pa__h9264", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn_0__h2292", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn_1__h2291", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "vpn__h2289", 27u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "w2___1__h43884", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "w2__h42743", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "width_code__h5592", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h7137", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10217", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35657", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35664", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35706", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h47892", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h49629", 56u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h65154", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h66081", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h66088", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h66130", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h66261", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68308", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68351", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68550", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68613", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68625", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68678", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68730", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68768", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68771", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h68981", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h72337", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7913", 56u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget_snd__h73168", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget_snd__h73190", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10218", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10271", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h22963", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h47708", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cword_snd", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_ar_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_aw_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_r_put_val", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mem_master_w_peek", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_st_value", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "st_amo_val_snd", 128u);
  num = INST_cache_aw_events_register.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_VCD_defs(num);
  num = INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_VCD_defs(num);
  num = INST_cache_cfg_verbosity.dump_VCD_defs(num);
  num = INST_cache_ctr_wr_rsps_pending_crg.dump_VCD_defs(num);
  num = INST_cache_dw_commit.dump_VCD_defs(num);
  num = INST_cache_dw_exc.dump_VCD_defs(num);
  num = INST_cache_dw_exc_code.dump_VCD_defs(num);
  num = INST_cache_dw_output_ld_val.dump_VCD_defs(num);
  num = INST_cache_dw_output_st_amo_val.dump_VCD_defs(num);
  num = INST_cache_dw_valid.dump_VCD_defs(num);
  num = INST_cache_f_fabric_second_write_reqs.dump_VCD_defs(num);
  num = INST_cache_f_fabric_write_reqs.dump_VCD_defs(num);
  num = INST_cache_f_pte_writebacks.dump_VCD_defs(num);
  num = INST_cache_f_reset_reqs.dump_VCD_defs(num);
  num = INST_cache_f_reset_rsps.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_arff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_awff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_bff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_rff.dump_VCD_defs(num);
  num = INST_cache_masterPortShim_wff.dump_VCD_defs(num);
  num = INST_cache_pw_tlb_flush_req.dump_VCD_defs(num);
  num = INST_cache_ram_cword_set.dump_VCD_defs(num);
  num = INST_cache_ram_state_and_ctag_cset.dump_VCD_defs(num);
  num = INST_cache_rg_addr.dump_VCD_defs(num);
  num = INST_cache_rg_allow_cap.dump_VCD_defs(num);
  num = INST_cache_rg_amo_funct5.dump_VCD_defs(num);
  num = INST_cache_rg_cache_rereq_data.dump_VCD_defs(num);
  num = INST_cache_rg_cset_cword_in_cache.dump_VCD_defs(num);
  num = INST_cache_rg_cset_in_cache.dump_VCD_defs(num);
  num = INST_cache_rg_ddr4_ready.dump_VCD_defs(num);
  num = INST_cache_rg_error_during_refill.dump_VCD_defs(num);
  num = INST_cache_rg_exc_code.dump_VCD_defs(num);
  num = INST_cache_rg_is_unsigned.dump_VCD_defs(num);
  num = INST_cache_rg_ld_val.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64_full.dump_VCD_defs(num);
  num = INST_cache_rg_lower_word64_user.dump_VCD_defs(num);
  num = INST_cache_rg_lrsc_pa.dump_VCD_defs(num);
  num = INST_cache_rg_lrsc_valid.dump_VCD_defs(num);
  num = INST_cache_rg_mem_req_sent.dump_VCD_defs(num);
  num = INST_cache_rg_mstatus_MXR.dump_VCD_defs(num);
  num = INST_cache_rg_op.dump_VCD_defs(num);
  num = INST_cache_rg_pa.dump_VCD_defs(num);
  num = INST_cache_rg_priv.dump_VCD_defs(num);
  num = INST_cache_rg_pte_pa.dump_VCD_defs(num);
  num = INST_cache_rg_satp.dump_VCD_defs(num);
  num = INST_cache_rg_sstatus_SUM.dump_VCD_defs(num);
  num = INST_cache_rg_st_amo_val.dump_VCD_defs(num);
  num = INST_cache_rg_state.dump_VCD_defs(num);
  num = INST_cache_rg_tlb_walk.dump_VCD_defs(num);
  num = INST_cache_rg_victim_way.dump_VCD_defs(num);
  num = INST_cache_rg_width_code.dump_VCD_defs(num);
  num = INST_cache_rg_wr_rsp_err.dump_VCD_defs(num);
  num = INST_cache_rw_reset_req.dump_VCD_defs(num);
  num = INST_cache_w_req_addr.dump_VCD_defs(num);
  num = INST_cache_w_req_amo_funct5.dump_VCD_defs(num);
  num = INST_cache_w_req_is_unsigned.dump_VCD_defs(num);
  num = INST_cache_w_req_mstatus_MXR.dump_VCD_defs(num);
  num = INST_cache_w_req_op.dump_VCD_defs(num);
  num = INST_cache_w_req_priv.dump_VCD_defs(num);
  num = INST_cache_w_req_satp.dump_VCD_defs(num);
  num = INST_cache_w_req_sstatus_SUM.dump_VCD_defs(num);
  num = INST_cache_w_req_st_value.dump_VCD_defs(num);
  num = INST_cache_w_req_width_code.dump_VCD_defs(num);
  num = INST_cache_wr_mem_req_sent.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_cache_soc_map.dump_VCD_defs(l);
    num = INST_cache_tlb.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMMU_DCache::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMU_DCache &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkMMU_DCache::vcd_defs(tVCDDumpType dt, MOD_mkMMU_DCache &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 80u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 112u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 80u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 112u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 87u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 93u);
    vcd_write_x(sim_hdl, num++, 95u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 103u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 111u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 121u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 125u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 85u);
    vcd_write_x(sim_hdl, num++, 87u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 91u);
    vcd_write_x(sim_hdl, num++, 93u);
    vcd_write_x(sim_hdl, num++, 95u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 99u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 103u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 107u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 111u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 121u);
    vcd_write_x(sim_hdl, num++, 123u);
    vcd_write_x(sim_hdl, num++, 125u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 204u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 52u);
    vcd_write_x(sim_hdl, num++, 52u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 52u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 44u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 44u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 27u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 56u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 56u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074) != DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074, 129u);
	backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074 = DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074;
      }
      ++num;
      if ((backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972) != DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972, 129u);
	backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972 = DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972;
      }
      ++num;
      if ((backing.DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506) != DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506, 128u);
	backing.DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506 = DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506;
      }
      ++num;
      if ((backing.DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403) != DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403, 74u);
	backing.DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403 = DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403;
      }
      ++num;
      if ((backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225) != DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225, 6u);
	backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225 = DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225;
      }
      ++num;
      if ((backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510) != DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510, 5u);
	backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510 = DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510;
      }
      ++num;
      if ((backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073) != DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073, 129u);
	backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073;
      }
      ++num;
      if ((backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075) != DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075, 258u);
	backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075;
      }
      ++num;
      if ((backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971) != DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971, 129u);
	backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971;
      }
      ++num;
      if ((backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973) != DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973, 258u);
	backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391) != DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391, 128u);
	backing.DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391 = DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796) != DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796, 129u);
	backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796 = DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799) != DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799, 129u);
	backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799 = DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076) != DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076, 258u);
	backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084) != DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084, 129u);
	backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836) != DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836, 129u);
	backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414) != DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414, 258u);
	backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414 = DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432) != DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432, 129u);
	backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432 = DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431) != DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431, 129u);
	backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431 = DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064) != DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064, 128u);
	backing.DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064 = DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064;
      }
      ++num;
      if ((backing.DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982) != DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982, 64u);
	backing.DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982 = DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033, 80u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036, 96u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039, 112u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052, 96u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889, 80u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896, 96u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903, 112u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903;
      }
      ++num;
      if ((backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933) != DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933, 96u);
	backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933;
      }
      ++num;
      if ((backing.DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461) != DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461, 1u);
	backing.DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461 = DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473;
      }
      ++num;
      if ((backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407) != DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407, 1u);
	backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
      }
      ++num;
      if ((backing.DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494) != DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494, 1u);
	backing.DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494 = DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494;
      }
      ++num;
      if ((backing.DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358) != DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358, 1u);
	backing.DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358 = DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358;
      }
      ++num;
      if ((backing.DEF_NOT_cache_f_reset_reqs_first__25___d426) != DEF_NOT_cache_f_reset_reqs_first__25___d426)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_f_reset_reqs_first__25___d426, 1u);
	backing.DEF_NOT_cache_f_reset_reqs_first__25___d426 = DEF_NOT_cache_f_reset_reqs_first__25___d426;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218) != DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195) != DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275) != DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374) != DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378) != DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197) != DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212) != DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210) != DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
      }
      ++num;
      if ((backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227) != DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227, 1u);
	backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511;
      }
      ++num;
      if ((backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512) != DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512, 1u);
	backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600) != DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600, 1u);
	backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600 = DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607) != DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607, 1u);
	backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607 = DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558) != DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558, 1u);
	backing.DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_lower_word64_full_383___d1384) != DEF_NOT_cache_rg_lower_word64_full_383___d1384)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_lower_word64_full_383___d1384, 1u);
	backing.DEF_NOT_cache_rg_lower_word64_full_383___d1384 = DEF_NOT_cache_rg_lower_word64_full_383___d1384;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487) != DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487, 1u);
	backing.DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487 = DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_lrsc_valid_83___d484) != DEF_NOT_cache_rg_lrsc_valid_83___d484)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_lrsc_valid_83___d484, 1u);
	backing.DEF_NOT_cache_rg_lrsc_valid_83___d484 = DEF_NOT_cache_rg_lrsc_valid_83___d484;
      }
      ++num;
      if ((backing.DEF_NOT_cache_rg_state_20_EQ_3_22___d1175) != DEF_NOT_cache_rg_state_20_EQ_3_22___d1175)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_rg_state_20_EQ_3_22___d1175, 1u);
	backing.DEF_NOT_cache_rg_state_20_EQ_3_22___d1175 = DEF_NOT_cache_rg_state_20_EQ_3_22___d1175;
      }
      ++num;
      if ((backing.DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478) != DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478, 1u);
	backing.DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478 = DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478;
      }
      ++num;
      if ((backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473) != DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473, 1u);
	backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065) != DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065, 128u);
	backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065 = DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962) != DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962, 128u);
	backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962 = DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_req) != DEF_WILL_FIRE_RL_cache_do_req)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_req, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_req = DEF_WILL_FIRE_RL_cache_do_req;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_reset_req) != DEF_WILL_FIRE_RL_cache_do_reset_req)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_reset_req, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_reset_req = DEF_WILL_FIRE_RL_cache_do_reset_req;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush) != DEF_WILL_FIRE_RL_cache_do_tlb_flush)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_do_tlb_flush, 1u);
	backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush = DEF_WILL_FIRE_RL_cache_do_tlb_flush;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop) != DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop = DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_rereq) != DEF_WILL_FIRE_RL_cache_rl_rereq)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_rereq, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_rereq = DEF_WILL_FIRE_RL_cache_rl_rereq;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill) != DEF_WILL_FIRE_RL_cache_rl_start_cache_refill)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_cache_rl_start_cache_refill, 1u);
	backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill = DEF_WILL_FIRE_RL_cache_rl_start_cache_refill;
      }
      ++num;
      if ((backing.DEF__0_BIT_0_97_CONCAT_0___d798) != DEF__0_BIT_0_97_CONCAT_0___d798)
      {
	vcd_write_val(sim_hdl, num, DEF__0_BIT_0_97_CONCAT_0___d798, 129u);
	backing.DEF__0_BIT_0_97_CONCAT_0___d798 = DEF__0_BIT_0_97_CONCAT_0___d798;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255) != DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255, 97u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295) != DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295, 97u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188) != DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188, 97u);
	backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188 = DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441) != DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441, 106u);
	backing.DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441 = DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507) != DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507, 129u);
	backing.DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507 = DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522) != DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522, 129u);
	backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522 = DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628) != DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628, 129u);
	backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628 = DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830) != DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830, 129u);
	backing.DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830 = DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387) != DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387, 97u);
	backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387 = DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416) != DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416, 129u);
	backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416 = DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533) != DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533, 129u);
	backing.DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533 = DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351) != DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351, 97u);
	backing.DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351 = DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457) != DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457, 97u);
	backing.DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457 = DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457;
      }
      ++num;
      if ((backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417) != DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417)
      {
	vcd_write_val(sim_hdl, num, DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417, 196u);
	backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417 = DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417;
      }
      ++num;
      if ((backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454) != DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454)
      {
	vcd_write_val(sim_hdl, num, DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454, 1u);
	backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454;
      }
      ++num;
      if ((backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458) != DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458)
      {
	vcd_write_val(sim_hdl, num, DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458, 1u);
	backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458;
      }
      ++num;
      if ((backing.DEF__read__h2966) != DEF__read__h2966)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h2966, 64u);
	backing.DEF__read__h2966 = DEF__read__h2966;
      }
      ++num;
      if ((backing.DEF__theResult___snd_fst__h66082) != DEF__theResult___snd_fst__h66082)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_fst__h66082, 64u);
	backing.DEF__theResult___snd_fst__h66082 = DEF__theResult___snd_fst__h66082;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd__h66083) != DEF__theResult___snd_snd__h66083)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd__h66083, 64u);
	backing.DEF__theResult___snd_snd__h66083 = DEF__theResult___snd_snd__h66083;
      }
      ++num;
      if ((backing.DEF_access_exc_code__h5333) != DEF_access_exc_code__h5333)
      {
	vcd_write_val(sim_hdl, num, DEF_access_exc_code__h5333, 6u);
	backing.DEF_access_exc_code__h5333 = DEF_access_exc_code__h5333;
      }
      ++num;
      if ((backing.DEF_addr__h68905) != DEF_addr__h68905)
      {
	vcd_write_val(sim_hdl, num, DEF_addr__h68905, 64u);
	backing.DEF_addr__h68905 = DEF_addr__h68905;
      }
      ++num;
      if ((backing.DEF_addr_lsbs__h68060) != DEF_addr_lsbs__h68060)
      {
	vcd_write_val(sim_hdl, num, DEF_addr_lsbs__h68060, 4u);
	backing.DEF_addr_lsbs__h68060 = DEF_addr_lsbs__h68060;
      }
      ++num;
      if ((backing.DEF_addr_lsbs__h68489) != DEF_addr_lsbs__h68489)
      {
	vcd_write_val(sim_hdl, num, DEF_addr_lsbs__h68489, 4u);
	backing.DEF_addr_lsbs__h68489 = DEF_addr_lsbs__h68489;
      }
      ++num;
      if ((backing.DEF_asid__h2302) != DEF_asid__h2302)
      {
	vcd_write_val(sim_hdl, num, DEF_asid__h2302, 16u);
	backing.DEF_asid__h2302 = DEF_asid__h2302;
      }
      ++num;
      if ((backing.DEF_b__h37086) != DEF_b__h37086)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h37086, 128u);
	backing.DEF_b__h37086 = DEF_b__h37086;
      }
      ++num;
      if ((backing.DEF_b__h42692) != DEF_b__h42692)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h42692, 128u);
	backing.DEF_b__h42692 = DEF_b__h42692;
      }
      ++num;
      if ((backing.DEF_b__h48504) != DEF_b__h48504)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h48504, 4u);
	backing.DEF_b__h48504 = DEF_b__h48504;
      }
      ++num;
      if ((backing.DEF_b__h53678) != DEF_b__h53678)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h53678, 128u);
	backing.DEF_b__h53678 = DEF_b__h53678;
      }
      ++num;
      if ((backing.DEF_b__h6156) != DEF_b__h6156)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h6156, 4u);
	backing.DEF_b__h6156 = DEF_b__h6156;
      }
      ++num;
      if ((backing.DEF_bit16__h66155) != DEF_bit16__h66155)
      {
	vcd_write_val(sim_hdl, num, DEF_bit16__h66155, 16u);
	backing.DEF_bit16__h66155 = DEF_bit16__h66155;
      }
      ++num;
      if ((backing.DEF_bit32__h66167) != DEF_bit32__h66167)
      {
	vcd_write_val(sim_hdl, num, DEF_bit32__h66167, 32u);
	backing.DEF_bit32__h66167 = DEF_bit32__h66167;
      }
      ++num;
      if ((backing.DEF_bit8__h66118) != DEF_bit8__h66118)
      {
	vcd_write_val(sim_hdl, num, DEF_bit8__h66118, 8u);
	backing.DEF_bit8__h66118 = DEF_bit8__h66118;
      }
      ++num;
      if ((backing.DEF_cache_dw_commit_wget____d492) != DEF_cache_dw_commit_wget____d492)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_commit_wget____d492, 1u);
	backing.DEF_cache_dw_commit_wget____d492 = DEF_cache_dw_commit_wget____d492;
      }
      ++num;
      if ((backing.DEF_cache_dw_commit_whas____d490) != DEF_cache_dw_commit_whas____d490)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_commit_whas____d490, 1u);
	backing.DEF_cache_dw_commit_whas____d490 = DEF_cache_dw_commit_whas____d490;
      }
      ++num;
      if ((backing.DEF_cache_dw_output_ld_val_wget____d1782) != DEF_cache_dw_output_ld_val_wget____d1782)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_output_ld_val_wget____d1782, 129u);
	backing.DEF_cache_dw_output_ld_val_wget____d1782 = DEF_cache_dw_output_ld_val_wget____d1782;
      }
      ++num;
      if ((backing.DEF_cache_dw_output_st_amo_val_wget____d1786) != DEF_cache_dw_output_st_amo_val_wget____d1786)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_dw_output_st_amo_val_wget____d1786, 129u);
	backing.DEF_cache_dw_output_st_amo_val_wget____d1786 = DEF_cache_dw_output_st_amo_val_wget____d1786;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_second_write_reqs_first____d349) != DEF_cache_f_fabric_second_write_reqs_first____d349)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_second_write_reqs_first____d349, 74u);
	backing.DEF_cache_f_fabric_second_write_reqs_first____d349 = DEF_cache_f_fabric_second_write_reqs_first____d349;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378) != DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378, 74u);
	backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378 = DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357) != DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357, 1u);
	backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357 = DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357;
      }
      ++num;
      if ((backing.DEF_cache_f_fabric_write_reqs_first____d355) != DEF_cache_f_fabric_write_reqs_first____d355)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_fabric_write_reqs_first____d355, 196u);
	backing.DEF_cache_f_fabric_write_reqs_first____d355 = DEF_cache_f_fabric_write_reqs_first____d355;
      }
      ++num;
      if ((backing.DEF_cache_f_pte_writebacks_first____d413) != DEF_cache_f_pte_writebacks_first____d413)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_pte_writebacks_first____d413, 128u);
	backing.DEF_cache_f_pte_writebacks_first____d413 = DEF_cache_f_pte_writebacks_first____d413;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_first____d425) != DEF_cache_f_reset_reqs_first____d425)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_first____d425, 1u);
	backing.DEF_cache_f_reset_reqs_first____d425 = DEF_cache_f_reset_reqs_first____d425;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_notEmpty____d419) != DEF_cache_f_reset_reqs_notEmpty____d419)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_notEmpty____d419, 1u);
	backing.DEF_cache_f_reset_reqs_notEmpty____d419 = DEF_cache_f_reset_reqs_notEmpty____d419;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_reqs_notFull____d1769) != DEF_cache_f_reset_reqs_notFull____d1769)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_reqs_notFull____d1769, 1u);
	backing.DEF_cache_f_reset_reqs_notFull____d1769 = DEF_cache_f_reset_reqs_notFull____d1769;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_rsps_first____d1770) != DEF_cache_f_reset_rsps_first____d1770)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_rsps_first____d1770, 1u);
	backing.DEF_cache_f_reset_rsps_first____d1770 = DEF_cache_f_reset_rsps_first____d1770;
      }
      ++num;
      if ((backing.DEF_cache_f_reset_rsps_i_notEmpty____d1772) != DEF_cache_f_reset_rsps_i_notEmpty____d1772)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_f_reset_rsps_i_notEmpty____d1772, 1u);
	backing.DEF_cache_f_reset_rsps_i_notEmpty____d1772 = DEF_cache_f_reset_rsps_i_notEmpty____d1772;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1795) != DEF_cache_masterPortShim_arff_i_notEmpty____d1795)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_arff_i_notEmpty____d1795, 1u);
	backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1795 = DEF_cache_masterPortShim_arff_i_notEmpty____d1795;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1793) != DEF_cache_masterPortShim_awff_i_notEmpty____d1793)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_awff_i_notEmpty____d1793, 1u);
	backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1793 = DEF_cache_masterPortShim_awff_i_notEmpty____d1793;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217) != DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 = DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193, 2u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369) != DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365) != DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365, 4u);
	backing.DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365 = DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394) != DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394, 129u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394 = DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412) != DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412, 258u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412 = DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380) != DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 = DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376) != DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 = DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240) != DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 = DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196) != DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 = DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201) != DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 = DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198) != DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198 = DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202) != DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 = DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200) != DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200, 1u);
	backing.DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 = DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_rff_first____d1192) != DEF_cache_masterPortShim_rff_first____d1192)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_rff_first____d1192, 72u);
	backing.DEF_cache_masterPortShim_rff_first____d1192 = DEF_cache_masterPortShim_rff_first____d1192;
      }
      ++num;
      if ((backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1794) != DEF_cache_masterPortShim_wff_i_notEmpty____d1794)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_masterPortShim_wff_i_notEmpty____d1794, 1u);
	backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1794 = DEF_cache_masterPortShim_wff_i_notEmpty____d1794;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757) != DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757, 129u);
	backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757 = DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548) != DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548, 129u);
	backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548 = DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413) != DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413, 258u);
	backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413 = DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549) != DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549, 129u);
	backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549 = DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
      }
      ++num;
      if ((backing.DEF_cache_ram_cword_set_b_read____d547) != DEF_cache_ram_cword_set_b_read____d547)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_cword_set_b_read____d547, 258u);
	backing.DEF_cache_ram_cword_set_b_read____d547 = DEF_cache_ram_cword_set_b_read____d547;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723, 65u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724, 67u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725, 69u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726, 71u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727, 73u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728, 75u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729, 77u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730, 79u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731, 81u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732, 83u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733, 85u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734, 87u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735, 89u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736, 91u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737, 93u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738, 95u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739, 97u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740, 99u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741, 101u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742, 103u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743, 105u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744, 107u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745, 109u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746, 111u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747, 113u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748, 115u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749, 117u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750, 119u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751, 121u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752, 123u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753, 125u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754, 127u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498, 1u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658, 65u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659, 67u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660, 69u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661, 71u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662, 73u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663, 75u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664, 77u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665, 79u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666, 81u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667, 83u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668, 85u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669, 87u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670, 89u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671, 91u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672, 93u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673, 95u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674, 97u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675, 99u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676, 101u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677, 103u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678, 105u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679, 107u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680, 109u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681, 111u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682, 113u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683, 115u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684, 117u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685, 119u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686, 121u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687, 123u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688, 125u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689) != DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689, 127u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689;
      }
      ++num;
      if ((backing.DEF_cache_ram_state_and_ctag_cset_b_read____d497) != DEF_cache_ram_state_and_ctag_cset_b_read____d497)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_ram_state_and_ctag_cset_b_read____d497, 106u);
	backing.DEF_cache_ram_state_and_ctag_cset_b_read____d497 = DEF_cache_ram_state_and_ctag_cset_b_read____d497;
      }
      ++num;
      if ((backing.DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441) != DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441, 129u);
	backing.DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441 = DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441;
      }
      ++num;
      if ((backing.DEF_cache_rg_allow_cap__h65139) != DEF_cache_rg_allow_cap__h65139)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_allow_cap__h65139, 1u);
	backing.DEF_cache_rg_allow_cap__h65139 = DEF_cache_rg_allow_cap__h65139;
      }
      ++num;
      if ((backing.DEF_cache_rg_amo_funct5_58_EQ_0b10___d459) != DEF_cache_rg_amo_funct5_58_EQ_0b10___d459)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_amo_funct5_58_EQ_0b10___d459, 1u);
	backing.DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
      }
      ++num;
      if ((backing.DEF_cache_rg_amo_funct5_58_EQ_0b11___d480) != DEF_cache_rg_amo_funct5_58_EQ_0b11___d480)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_amo_funct5_58_EQ_0b11___d480, 1u);
	backing.DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 = DEF_cache_rg_amo_funct5_58_EQ_0b11___d480;
      }
      ++num;
      if ((backing.DEF_cache_rg_cset_in_cache_33_EQ_63___d434) != DEF_cache_rg_cset_in_cache_33_EQ_63___d434)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_cset_in_cache_33_EQ_63___d434, 1u);
	backing.DEF_cache_rg_cset_in_cache_33_EQ_63___d434 = DEF_cache_rg_cset_in_cache_33_EQ_63___d434;
      }
      ++num;
      if ((backing.DEF_cache_rg_is_unsigned__h35696) != DEF_cache_rg_is_unsigned__h35696)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_is_unsigned__h35696, 1u);
	backing.DEF_cache_rg_is_unsigned__h35696 = DEF_cache_rg_is_unsigned__h35696;
      }
      ++num;
      if ((backing.DEF_cache_rg_ld_val___d1437) != DEF_cache_rg_ld_val___d1437)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_ld_val___d1437, 129u);
	backing.DEF_cache_rg_ld_val___d1437 = DEF_cache_rg_ld_val___d1437;
      }
      ++num;
      if ((backing.DEF_cache_rg_lower_word64_full__h53423) != DEF_cache_rg_lower_word64_full__h53423)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_lower_word64_full__h53423, 1u);
	backing.DEF_cache_rg_lower_word64_full__h53423 = DEF_cache_rg_lower_word64_full__h53423;
      }
      ++num;
      if ((backing.DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486) != DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486, 1u);
	backing.DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486 = DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486;
      }
      ++num;
      if ((backing.DEF_cache_rg_lrsc_valid__h36515) != DEF_cache_rg_lrsc_valid__h36515)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_lrsc_valid__h36515, 1u);
	backing.DEF_cache_rg_lrsc_valid__h36515 = DEF_cache_rg_lrsc_valid__h36515;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461) != DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461, 1u);
	backing.DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_0___d456) != DEF_cache_rg_op_55_EQ_0___d456)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_0___d456, 1u);
	backing.DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op_55_EQ_0___d456;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482) != DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482, 1u);
	backing.DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 = DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_1___d479) != DEF_cache_rg_op_55_EQ_1___d479)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_1___d479, 1u);
	backing.DEF_cache_rg_op_55_EQ_1___d479 = DEF_cache_rg_op_55_EQ_1___d479;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460) != DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460, 1u);
	backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481) != DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481, 1u);
	backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481 = DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481;
      }
      ++num;
      if ((backing.DEF_cache_rg_op_55_EQ_2___d457) != DEF_cache_rg_op_55_EQ_2___d457)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op_55_EQ_2___d457, 1u);
	backing.DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op_55_EQ_2___d457;
      }
      ++num;
      if ((backing.DEF_cache_rg_op__h9286) != DEF_cache_rg_op__h9286)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_op__h9286, 2u);
	backing.DEF_cache_rg_op__h9286 = DEF_cache_rg_op__h9286;
      }
      ++num;
      if ((backing.DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960) != DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960, 128u);
	backing.DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960 = DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960;
      }
      ++num;
      if ((backing.DEF_cache_rg_st_amo_val_62_BIT_128___d463) != DEF_cache_rg_st_amo_val_62_BIT_128___d463)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_st_amo_val_62_BIT_128___d463, 1u);
	backing.DEF_cache_rg_st_amo_val_62_BIT_128___d463 = DEF_cache_rg_st_amo_val_62_BIT_128___d463;
      }
      ++num;
      if ((backing.DEF_cache_rg_st_amo_val___d462) != DEF_cache_rg_st_amo_val___d462)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_st_amo_val___d462, 129u);
	backing.DEF_cache_rg_st_amo_val___d462 = DEF_cache_rg_st_amo_val___d462;
      }
      ++num;
      if ((backing.DEF_cache_rg_state_20_EQ_3___d522) != DEF_cache_rg_state_20_EQ_3___d522)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_state_20_EQ_3___d522, 1u);
	backing.DEF_cache_rg_state_20_EQ_3___d522 = DEF_cache_rg_state_20_EQ_3___d522;
      }
      ++num;
      if ((backing.DEF_cache_rg_state__h6630) != DEF_cache_rg_state__h6630)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_state__h6630, 5u);
	backing.DEF_cache_rg_state__h6630 = DEF_cache_rg_state__h6630;
      }
      ++num;
      if ((backing.DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410) != DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410, 106u);
	backing.DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410 = DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410;
      }
      ++num;
      if ((backing.DEF_cache_rg_victim_way__h64182) != DEF_cache_rg_victim_way__h64182)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_victim_way__h64182, 1u);
	backing.DEF_cache_rg_victim_way__h64182 = DEF_cache_rg_victim_way__h64182;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546) != DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546, 196u);
	backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546 = DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622) != DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622, 196u);
	backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622 = DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085) != DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085, 196u);
	backing.DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085 = DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072, 129u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083, 129u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621, 129u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835, 129u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848, 1u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970) != DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970, 129u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b100___d626) != DEF_cache_rg_width_code_25_EQ_0b100___d626)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b100___d626, 1u);
	backing.DEF_cache_rg_width_code_25_EQ_0b100___d626 = DEF_cache_rg_width_code_25_EQ_0b100___d626;
      }
      ++num;
      if ((backing.DEF_cache_rg_width_code_25_EQ_0b10___d763) != DEF_cache_rg_width_code_25_EQ_0b10___d763)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_rg_width_code_25_EQ_0b10___d763, 1u);
	backing.DEF_cache_rg_width_code_25_EQ_0b10___d763 = DEF_cache_rg_width_code_25_EQ_0b10___d763;
      }
      ++num;
      if ((backing.DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477) != DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477, 1u);
	backing.DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 = DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467, 204u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468, 2u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472, 1u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575, 128u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575;
      }
      ++num;
      if ((backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795) != DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795, 129u);
	backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795;
      }
      ++num;
      if ((backing.DEF_cache_w_req_st_value_wget____d1693) != DEF_cache_w_req_st_value_wget____d1693)
      {
	vcd_write_val(sim_hdl, num, DEF_cache_w_req_st_value_wget____d1693, 129u);
	backing.DEF_cache_w_req_st_value_wget____d1693 = DEF_cache_w_req_st_value_wget____d1693;
      }
      ++num;
      if ((backing.DEF_centry__h10102) != DEF_centry__h10102)
      {
	vcd_write_val(sim_hdl, num, DEF_centry__h10102, 128u);
	backing.DEF_centry__h10102 = DEF_centry__h10102;
      }
      ++num;
      if ((backing.DEF_centry__h65969) != DEF_centry__h65969)
      {
	vcd_write_val(sim_hdl, num, DEF_centry__h65969, 128u);
	backing.DEF_centry__h65969 = DEF_centry__h65969;
      }
      ++num;
      if ((backing.DEF_centry__h68492) != DEF_centry__h68492)
      {
	vcd_write_val(sim_hdl, num, DEF_centry__h68492, 128u);
	backing.DEF_centry__h68492 = DEF_centry__h68492;
      }
      ++num;
      if ((backing.DEF_cset_cword_in_cache__h64675) != DEF_cset_cword_in_cache__h64675)
      {
	vcd_write_val(sim_hdl, num, DEF_cset_cword_in_cache__h64675, 8u);
	backing.DEF_cset_cword_in_cache__h64675 = DEF_cset_cword_in_cache__h64675;
      }
      ++num;
      if ((backing.DEF_cset_in_cache__h64259) != DEF_cset_in_cache__h64259)
      {
	vcd_write_val(sim_hdl, num, DEF_cset_in_cache__h64259, 6u);
	backing.DEF_cset_in_cache__h64259 = DEF_cset_in_cache__h64259;
      }
      ++num;
      if ((backing.DEF_funct3__h68310) != DEF_funct3__h68310)
      {
	vcd_write_val(sim_hdl, num, DEF_funct3__h68310, 3u);
	backing.DEF_funct3__h68310 = DEF_funct3__h68310;
      }
      ++num;
      if ((backing.DEF_funct5__h68311) != DEF_funct5__h68311)
      {
	vcd_write_val(sim_hdl, num, DEF_funct5__h68311, 5u);
	backing.DEF_funct5__h68311 = DEF_funct5__h68311;
      }
      ++num;
      if ((backing.DEF_lev_1_PTN_pa__h49552) != DEF_lev_1_PTN_pa__h49552)
      {
	vcd_write_val(sim_hdl, num, DEF_lev_1_PTN_pa__h49552, 64u);
	backing.DEF_lev_1_PTN_pa__h49552 = DEF_lev_1_PTN_pa__h49552;
      }
      ++num;
      if ((backing.DEF_lrsc_result__h36684) != DEF_lrsc_result__h36684)
      {
	vcd_write_val(sim_hdl, num, DEF_lrsc_result__h36684, 1u);
	backing.DEF_lrsc_result__h36684 = DEF_lrsc_result__h36684;
      }
      ++num;
      if ((backing.DEF_mstatus_MXR__h9251) != DEF_mstatus_MXR__h9251)
      {
	vcd_write_val(sim_hdl, num, DEF_mstatus_MXR__h9251, 1u);
	backing.DEF_mstatus_MXR__h9251 = DEF_mstatus_MXR__h9251;
      }
      ++num;
      if ((backing.DEF_n__h40444) != DEF_n__h40444)
      {
	vcd_write_val(sim_hdl, num, DEF_n__h40444, 32u);
	backing.DEF_n__h40444 = DEF_n__h40444;
      }
      ++num;
      if ((backing.DEF_n__h40928) != DEF_n__h40928)
      {
	vcd_write_val(sim_hdl, num, DEF_n__h40928, 64u);
	backing.DEF_n__h40928 = DEF_n__h40928;
      }
      ++num;
      if ((backing.DEF_n_ctag__h8294) != DEF_n_ctag__h8294)
      {
	vcd_write_val(sim_hdl, num, DEF_n_ctag__h8294, 52u);
	backing.DEF_n_ctag__h8294 = DEF_n_ctag__h8294;
      }
      ++num;
      if ((backing.DEF_n_ctag__h8527) != DEF_n_ctag__h8527)
      {
	vcd_write_val(sim_hdl, num, DEF_n_ctag__h8527, 52u);
	backing.DEF_n_ctag__h8527 = DEF_n_ctag__h8527;
      }
      ++num;
      if ((backing.DEF_n_snd__h8920) != DEF_n_snd__h8920)
      {
	vcd_write_val(sim_hdl, num, DEF_n_snd__h8920, 128u);
	backing.DEF_n_snd__h8920 = DEF_n_snd__h8920;
      }
      ++num;
      if ((backing.DEF_n_snd__h9021) != DEF_n_snd__h9021)
      {
	vcd_write_val(sim_hdl, num, DEF_n_snd__h9021, 128u);
	backing.DEF_n_snd__h9021 = DEF_n_snd__h9021;
      }
      ++num;
      if ((backing.DEF_new_cword__h37067) != DEF_new_cword__h37067)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h37067, 128u);
	backing.DEF_new_cword__h37067 = DEF_new_cword__h37067;
      }
      ++num;
      if ((backing.DEF_new_cword__h37159) != DEF_new_cword__h37159)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h37159, 128u);
	backing.DEF_new_cword__h37159 = DEF_new_cword__h37159;
      }
      ++num;
      if ((backing.DEF_new_cword__h39181) != DEF_new_cword__h39181)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h39181, 128u);
	backing.DEF_new_cword__h39181 = DEF_new_cword__h39181;
      }
      ++num;
      if ((backing.DEF_new_cword__h40227) != DEF_new_cword__h40227)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h40227, 128u);
	backing.DEF_new_cword__h40227 = DEF_new_cword__h40227;
      }
      ++num;
      if ((backing.DEF_new_cword__h40785) != DEF_new_cword__h40785)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h40785, 128u);
	backing.DEF_new_cword__h40785 = DEF_new_cword__h40785;
      }
      ++num;
      if ((backing.DEF_new_cword__h41097) != DEF_new_cword__h41097)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h41097, 128u);
	backing.DEF_new_cword__h41097 = DEF_new_cword__h41097;
      }
      ++num;
      if ((backing.DEF_new_cword__h42805) != DEF_new_cword__h42805)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h42805, 128u);
	backing.DEF_new_cword__h42805 = DEF_new_cword__h42805;
      }
      ++num;
      if ((backing.DEF_new_cword__h45183) != DEF_new_cword__h45183)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h45183, 128u);
	backing.DEF_new_cword__h45183 = DEF_new_cword__h45183;
      }
      ++num;
      if ((backing.DEF_new_cword__h46229) != DEF_new_cword__h46229)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h46229, 128u);
	backing.DEF_new_cword__h46229 = DEF_new_cword__h46229;
      }
      ++num;
      if ((backing.DEF_new_cword__h46787) != DEF_new_cword__h46787)
      {
	vcd_write_val(sim_hdl, num, DEF_new_cword__h46787, 128u);
	backing.DEF_new_cword__h46787 = DEF_new_cword__h46787;
      }
      ++num;
      if ((backing.DEF_new_st_val_cap__h43839) != DEF_new_st_val_cap__h43839)
      {
	vcd_write_val(sim_hdl, num, DEF_new_st_val_cap__h43839, 128u);
	backing.DEF_new_st_val_cap__h43839 = DEF_new_st_val_cap__h43839;
      }
      ++num;
      if ((backing.DEF_new_st_val_cap__h68357) != DEF_new_st_val_cap__h68357)
      {
	vcd_write_val(sim_hdl, num, DEF_new_st_val_cap__h68357, 128u);
	backing.DEF_new_st_val_cap__h68357 = DEF_new_st_val_cap__h68357;
      }
      ++num;
      if ((backing.DEF_new_value__h69834) != DEF_new_value__h69834)
      {
	vcd_write_val(sim_hdl, num, DEF_new_value__h69834, 6u);
	backing.DEF_new_value__h69834 = DEF_new_value__h69834;
      }
      ++num;
      if ((backing.DEF_pa_ctag__h9110) != DEF_pa_ctag__h9110)
      {
	vcd_write_val(sim_hdl, num, DEF_pa_ctag__h9110, 52u);
	backing.DEF_pa_ctag__h9110 = DEF_pa_ctag__h9110;
      }
      ++num;
      if ((backing.DEF_page_fault_exc_code__h5334) != DEF_page_fault_exc_code__h5334)
      {
	vcd_write_val(sim_hdl, num, DEF_page_fault_exc_code__h5334, 6u);
	backing.DEF_page_fault_exc_code__h5334 = DEF_page_fault_exc_code__h5334;
      }
      ++num;
      if ((backing.DEF_ppn_0__h49073) != DEF_ppn_0__h49073)
      {
	vcd_write_val(sim_hdl, num, DEF_ppn_0__h49073, 9u);
	backing.DEF_ppn_0__h49073 = DEF_ppn_0__h49073;
      }
      ++num;
      if ((backing.DEF_ppn__h49551) != DEF_ppn__h49551)
      {
	vcd_write_val(sim_hdl, num, DEF_ppn__h49551, 44u);
	backing.DEF_ppn__h49551 = DEF_ppn__h49551;
      }
      ++num;
      if ((backing.DEF_priv__h9249) != DEF_priv__h9249)
      {
	vcd_write_val(sim_hdl, num, DEF_priv__h9249, 2u);
	backing.DEF_priv__h9249 = DEF_priv__h9249;
      }
      ++num;
      if ((backing.DEF_pte__h48903) != DEF_pte__h48903)
      {
	vcd_write_val(sim_hdl, num, DEF_pte__h48903, 64u);
	backing.DEF_pte__h48903 = DEF_pte__h48903;
      }
      ++num;
      if ((backing.DEF_pte_pa__h51443) != DEF_pte_pa__h51443)
      {
	vcd_write_val(sim_hdl, num, DEF_pte_pa__h51443, 64u);
	backing.DEF_pte_pa__h51443 = DEF_pte_pa__h51443;
      }
      ++num;
      if ((backing.DEF_result_hi__h66021) != DEF_result_hi__h66021)
      {
	vcd_write_val(sim_hdl, num, DEF_result_hi__h66021, 64u);
	backing.DEF_result_hi__h66021 = DEF_result_hi__h66021;
      }
      ++num;
      if ((backing.DEF_result_lo__h65971) != DEF_result_lo__h65971)
      {
	vcd_write_val(sim_hdl, num, DEF_result_lo__h65971, 64u);
	backing.DEF_result_lo__h65971 = DEF_result_lo__h65971;
      }
      ++num;
      if ((backing.DEF_result_lo__h66119) != DEF_result_lo__h66119)
      {
	vcd_write_val(sim_hdl, num, DEF_result_lo__h66119, 64u);
	backing.DEF_result_lo__h66119 = DEF_result_lo__h66119;
      }
      ++num;
      if ((backing.DEF_result_lo__h66156) != DEF_result_lo__h66156)
      {
	vcd_write_val(sim_hdl, num, DEF_result_lo__h66156, 64u);
	backing.DEF_result_lo__h66156 = DEF_result_lo__h66156;
      }
      ++num;
      if ((backing.DEF_result_lo__h66168) != DEF_result_lo__h66168)
      {
	vcd_write_val(sim_hdl, num, DEF_result_lo__h66168, 64u);
	backing.DEF_result_lo__h66168 = DEF_result_lo__h66168;
      }
      ++num;
      if ((backing.DEF_satp__h9246) != DEF_satp__h9246)
      {
	vcd_write_val(sim_hdl, num, DEF_satp__h9246, 64u);
	backing.DEF_satp__h9246 = DEF_satp__h9246;
      }
      ++num;
      if ((backing.DEF_satp_pa__h2304) != DEF_satp_pa__h2304)
      {
	vcd_write_val(sim_hdl, num, DEF_satp_pa__h2304, 64u);
	backing.DEF_satp_pa__h2304 = DEF_satp_pa__h2304;
      }
      ++num;
      if ((backing.DEF_satp_ppn__h2303) != DEF_satp_ppn__h2303)
      {
	vcd_write_val(sim_hdl, num, DEF_satp_ppn__h2303, 44u);
	backing.DEF_satp_ppn__h2303 = DEF_satp_ppn__h2303;
      }
      ++num;
      if ((backing.DEF_signed_2___d430) != DEF_signed_2___d430)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_2___d430, 32u);
	backing.DEF_signed_2___d430 = DEF_signed_2___d430;
      }
      ++num;
      if ((backing.DEF_size_val__h67510) != DEF_size_val__h67510)
      {
	vcd_write_val(sim_hdl, num, DEF_size_val__h67510, 3u);
	backing.DEF_size_val__h67510 = DEF_size_val__h67510;
      }
      ++num;
      if ((backing.DEF_sstatus_SUM__h9250) != DEF_sstatus_SUM__h9250)
      {
	vcd_write_val(sim_hdl, num, DEF_sstatus_SUM__h9250, 1u);
	backing.DEF_sstatus_SUM__h9250 = DEF_sstatus_SUM__h9250;
      }
      ++num;
      if ((backing.DEF_upd_val__h42810) != DEF_upd_val__h42810)
      {
	vcd_write_val(sim_hdl, num, DEF_upd_val__h42810, 128u);
	backing.DEF_upd_val__h42810 = DEF_upd_val__h42810;
      }
      ++num;
      if ((backing.DEF_v__h35847) != DEF_v__h35847)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h35847, 32u);
	backing.DEF_v__h35847 = DEF_v__h35847;
      }
      ++num;
      if ((backing.DEF_v__h42172) != DEF_v__h42172)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h42172, 32u);
	backing.DEF_v__h42172 = DEF_v__h42172;
      }
      ++num;
      if ((backing.DEF_v__h48550) != DEF_v__h48550)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h48550, 32u);
	backing.DEF_v__h48550 = DEF_v__h48550;
      }
      ++num;
      if ((backing.DEF_v__h48739) != DEF_v__h48739)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h48739, 64u);
	backing.DEF_v__h48739 = DEF_v__h48739;
      }
      ++num;
      if ((backing.DEF_v__h49260) != DEF_v__h49260)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49260, 32u);
	backing.DEF_v__h49260 = DEF_v__h49260;
      }
      ++num;
      if ((backing.DEF_v__h49442) != DEF_v__h49442)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49442, 32u);
	backing.DEF_v__h49442 = DEF_v__h49442;
      }
      ++num;
      if ((backing.DEF_v__h49522) != DEF_v__h49522)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49522, 32u);
	backing.DEF_v__h49522 = DEF_v__h49522;
      }
      ++num;
      if ((backing.DEF_v__h49677) != DEF_v__h49677)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49677, 64u);
	backing.DEF_v__h49677 = DEF_v__h49677;
      }
      ++num;
      if ((backing.DEF_v__h49843) != DEF_v__h49843)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49843, 32u);
	backing.DEF_v__h49843 = DEF_v__h49843;
      }
      ++num;
      if ((backing.DEF_v__h49960) != DEF_v__h49960)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h49960, 32u);
	backing.DEF_v__h49960 = DEF_v__h49960;
      }
      ++num;
      if ((backing.DEF_v__h50376) != DEF_v__h50376)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50376, 32u);
	backing.DEF_v__h50376 = DEF_v__h50376;
      }
      ++num;
      if ((backing.DEF_v__h50555) != DEF_v__h50555)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50555, 32u);
	backing.DEF_v__h50555 = DEF_v__h50555;
      }
      ++num;
      if ((backing.DEF_v__h50635) != DEF_v__h50635)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50635, 32u);
	backing.DEF_v__h50635 = DEF_v__h50635;
      }
      ++num;
      if ((backing.DEF_v__h50789) != DEF_v__h50789)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50789, 64u);
	backing.DEF_v__h50789 = DEF_v__h50789;
      }
      ++num;
      if ((backing.DEF_v__h50955) != DEF_v__h50955)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h50955, 32u);
	backing.DEF_v__h50955 = DEF_v__h50955;
      }
      ++num;
      if ((backing.DEF_v__h51072) != DEF_v__h51072)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h51072, 32u);
	backing.DEF_v__h51072 = DEF_v__h51072;
      }
      ++num;
      if ((backing.DEF_v__h51508) != DEF_v__h51508)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h51508, 32u);
	backing.DEF_v__h51508 = DEF_v__h51508;
      }
      ++num;
      if ((backing.DEF_v__h51588) != DEF_v__h51588)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h51588, 32u);
	backing.DEF_v__h51588 = DEF_v__h51588;
      }
      ++num;
      if ((backing.DEF_v__h51668) != DEF_v__h51668)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h51668, 32u);
	backing.DEF_v__h51668 = DEF_v__h51668;
      }
      ++num;
      if ((backing.DEF_v__h51759) != DEF_v__h51759)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h51759, 32u);
	backing.DEF_v__h51759 = DEF_v__h51759;
      }
      ++num;
      if ((backing.DEF_v__h52069) != DEF_v__h52069)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h52069, 32u);
	backing.DEF_v__h52069 = DEF_v__h52069;
      }
      ++num;
      if ((backing.DEF_v__h52352) != DEF_v__h52352)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h52352, 64u);
	backing.DEF_v__h52352 = DEF_v__h52352;
      }
      ++num;
      if ((backing.DEF_v__h53078) != DEF_v__h53078)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h53078, 32u);
	backing.DEF_v__h53078 = DEF_v__h53078;
      }
      ++num;
      if ((backing.DEF_v__h53336) != DEF_v__h53336)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h53336, 32u);
	backing.DEF_v__h53336 = DEF_v__h53336;
      }
      ++num;
      if ((backing.DEF_v__h65233) != DEF_v__h65233)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h65233, 32u);
	backing.DEF_v__h65233 = DEF_v__h65233;
      }
      ++num;
      if ((backing.DEF_v__h65462) != DEF_v__h65462)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h65462, 64u);
	backing.DEF_v__h65462 = DEF_v__h65462;
      }
      ++num;
      if ((backing.DEF_v__h65563) != DEF_v__h65563)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h65563, 64u);
	backing.DEF_v__h65563 = DEF_v__h65563;
      }
      ++num;
      if ((backing.DEF_v__h65775) != DEF_v__h65775)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h65775, 32u);
	backing.DEF_v__h65775 = DEF_v__h65775;
      }
      ++num;
      if ((backing.DEF_v__h66284) != DEF_v__h66284)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66284, 32u);
	backing.DEF_v__h66284 = DEF_v__h66284;
      }
      ++num;
      if ((backing.DEF_v__h66454) != DEF_v__h66454)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66454, 32u);
	backing.DEF_v__h66454 = DEF_v__h66454;
      }
      ++num;
      if ((backing.DEF_v__h66589) != DEF_v__h66589)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66589, 32u);
	backing.DEF_v__h66589 = DEF_v__h66589;
      }
      ++num;
      if ((backing.DEF_v__h66750) != DEF_v__h66750)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66750, 32u);
	backing.DEF_v__h66750 = DEF_v__h66750;
      }
      ++num;
      if ((backing.DEF_v__h66860) != DEF_v__h66860)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66860, 32u);
	backing.DEF_v__h66860 = DEF_v__h66860;
      }
      ++num;
      if ((backing.DEF_v__h66950) != DEF_v__h66950)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h66950, 32u);
	backing.DEF_v__h66950 = DEF_v__h66950;
      }
      ++num;
      if ((backing.DEF_v__h67186) != DEF_v__h67186)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h67186, 32u);
	backing.DEF_v__h67186 = DEF_v__h67186;
      }
      ++num;
      if ((backing.DEF_v__h67330) != DEF_v__h67330)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h67330, 32u);
	backing.DEF_v__h67330 = DEF_v__h67330;
      }
      ++num;
      if ((backing.DEF_v__h67535) != DEF_v__h67535)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h67535, 64u);
	backing.DEF_v__h67535 = DEF_v__h67535;
      }
      ++num;
      if ((backing.DEF_v__h67636) != DEF_v__h67636)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h67636, 64u);
	backing.DEF_v__h67636 = DEF_v__h67636;
      }
      ++num;
      if ((backing.DEF_v__h67796) != DEF_v__h67796)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h67796, 32u);
	backing.DEF_v__h67796 = DEF_v__h67796;
      }
      ++num;
      if ((backing.DEF_v__h68129) != DEF_v__h68129)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h68129, 32u);
	backing.DEF_v__h68129 = DEF_v__h68129;
      }
      ++num;
      if ((backing.DEF_v__h68233) != DEF_v__h68233)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h68233, 32u);
	backing.DEF_v__h68233 = DEF_v__h68233;
      }
      ++num;
      if ((backing.DEF_v__h69003) != DEF_v__h69003)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h69003, 32u);
	backing.DEF_v__h69003 = DEF_v__h69003;
      }
      ++num;
      if ((backing.DEF_v__h69643) != DEF_v__h69643)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h69643, 32u);
	backing.DEF_v__h69643 = DEF_v__h69643;
      }
      ++num;
      if ((backing.DEF_v__h69685) != DEF_v__h69685)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h69685, 32u);
	backing.DEF_v__h69685 = DEF_v__h69685;
      }
      ++num;
      if ((backing.DEF_v__h70613) != DEF_v__h70613)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h70613, 32u);
	backing.DEF_v__h70613 = DEF_v__h70613;
      }
      ++num;
      if ((backing.DEF_v__h7082) != DEF_v__h7082)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7082, 32u);
	backing.DEF_v__h7082 = DEF_v__h7082;
      }
      ++num;
      if ((backing.DEF_v__h72365) != DEF_v__h72365)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h72365, 32u);
	backing.DEF_v__h72365 = DEF_v__h72365;
      }
      ++num;
      if ((backing.DEF_v__h73794) != DEF_v__h73794)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h73794, 32u);
	backing.DEF_v__h73794 = DEF_v__h73794;
      }
      ++num;
      if ((backing.DEF_v__h7547) != DEF_v__h7547)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7547, 32u);
	backing.DEF_v__h7547 = DEF_v__h7547;
      }
      ++num;
      if ((backing.DEF_v__h7642) != DEF_v__h7642)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7642, 32u);
	backing.DEF_v__h7642 = DEF_v__h7642;
      }
      ++num;
      if ((backing.DEF_v__h7775) != DEF_v__h7775)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h7775, 32u);
	backing.DEF_v__h7775 = DEF_v__h7775;
      }
      ++num;
      if ((backing.DEF_vm_xlate_result_pa__h9264) != DEF_vm_xlate_result_pa__h9264)
      {
	vcd_write_val(sim_hdl, num, DEF_vm_xlate_result_pa__h9264, 64u);
	backing.DEF_vm_xlate_result_pa__h9264 = DEF_vm_xlate_result_pa__h9264;
      }
      ++num;
      if ((backing.DEF_vpn_0__h2292) != DEF_vpn_0__h2292)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn_0__h2292, 9u);
	backing.DEF_vpn_0__h2292 = DEF_vpn_0__h2292;
      }
      ++num;
      if ((backing.DEF_vpn_1__h2291) != DEF_vpn_1__h2291)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn_1__h2291, 9u);
	backing.DEF_vpn_1__h2291 = DEF_vpn_1__h2291;
      }
      ++num;
      if ((backing.DEF_vpn__h2289) != DEF_vpn__h2289)
      {
	vcd_write_val(sim_hdl, num, DEF_vpn__h2289, 27u);
	backing.DEF_vpn__h2289 = DEF_vpn__h2289;
      }
      ++num;
      if ((backing.DEF_w2___1__h43884) != DEF_w2___1__h43884)
      {
	vcd_write_val(sim_hdl, num, DEF_w2___1__h43884, 64u);
	backing.DEF_w2___1__h43884 = DEF_w2___1__h43884;
      }
      ++num;
      if ((backing.DEF_w2__h42743) != DEF_w2__h42743)
      {
	vcd_write_val(sim_hdl, num, DEF_w2__h42743, 64u);
	backing.DEF_w2__h42743 = DEF_w2__h42743;
      }
      ++num;
      if ((backing.DEF_width_code__h5592) != DEF_width_code__h5592)
      {
	vcd_write_val(sim_hdl, num, DEF_width_code__h5592, 3u);
	backing.DEF_width_code__h5592 = DEF_width_code__h5592;
      }
      ++num;
      if ((backing.DEF_x2__h7137) != DEF_x2__h7137)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h7137, 6u);
	backing.DEF_x2__h7137 = DEF_x2__h7137;
      }
      ++num;
      if ((backing.DEF_x__h10217) != DEF_x__h10217)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10217, 129u);
	backing.DEF_x__h10217 = DEF_x__h10217;
      }
      ++num;
      if ((backing.DEF_x__h35657) != DEF_x__h35657)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35657, 128u);
	backing.DEF_x__h35657 = DEF_x__h35657;
      }
      ++num;
      if ((backing.DEF_x__h35664) != DEF_x__h35664)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35664, 128u);
	backing.DEF_x__h35664 = DEF_x__h35664;
      }
      ++num;
      if ((backing.DEF_x__h35706) != DEF_x__h35706)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35706, 128u);
	backing.DEF_x__h35706 = DEF_x__h35706;
      }
      ++num;
      if ((backing.DEF_x__h47892) != DEF_x__h47892)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h47892, 128u);
	backing.DEF_x__h47892 = DEF_x__h47892;
      }
      ++num;
      if ((backing.DEF_x__h49629) != DEF_x__h49629)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h49629, 56u);
	backing.DEF_x__h49629 = DEF_x__h49629;
      }
      ++num;
      if ((backing.DEF_x__h65154) != DEF_x__h65154)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h65154, 128u);
	backing.DEF_x__h65154 = DEF_x__h65154;
      }
      ++num;
      if ((backing.DEF_x__h66081) != DEF_x__h66081)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h66081, 128u);
	backing.DEF_x__h66081 = DEF_x__h66081;
      }
      ++num;
      if ((backing.DEF_x__h66088) != DEF_x__h66088)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h66088, 128u);
	backing.DEF_x__h66088 = DEF_x__h66088;
      }
      ++num;
      if ((backing.DEF_x__h66130) != DEF_x__h66130)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h66130, 128u);
	backing.DEF_x__h66130 = DEF_x__h66130;
      }
      ++num;
      if ((backing.DEF_x__h66261) != DEF_x__h66261)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h66261, 128u);
	backing.DEF_x__h66261 = DEF_x__h66261;
      }
      ++num;
      if ((backing.DEF_x__h68308) != DEF_x__h68308)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68308, 64u);
	backing.DEF_x__h68308 = DEF_x__h68308;
      }
      ++num;
      if ((backing.DEF_x__h68351) != DEF_x__h68351)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68351, 128u);
	backing.DEF_x__h68351 = DEF_x__h68351;
      }
      ++num;
      if ((backing.DEF_x__h68550) != DEF_x__h68550)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68550, 128u);
	backing.DEF_x__h68550 = DEF_x__h68550;
      }
      ++num;
      if ((backing.DEF_x__h68613) != DEF_x__h68613)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68613, 7u);
	backing.DEF_x__h68613 = DEF_x__h68613;
      }
      ++num;
      if ((backing.DEF_x__h68625) != DEF_x__h68625)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68625, 3u);
	backing.DEF_x__h68625 = DEF_x__h68625;
      }
      ++num;
      if ((backing.DEF_x__h68678) != DEF_x__h68678)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68678, 7u);
	backing.DEF_x__h68678 = DEF_x__h68678;
      }
      ++num;
      if ((backing.DEF_x__h68730) != DEF_x__h68730)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68730, 7u);
	backing.DEF_x__h68730 = DEF_x__h68730;
      }
      ++num;
      if ((backing.DEF_x__h68768) != DEF_x__h68768)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68768, 128u);
	backing.DEF_x__h68768 = DEF_x__h68768;
      }
      ++num;
      if ((backing.DEF_x__h68771) != DEF_x__h68771)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68771, 7u);
	backing.DEF_x__h68771 = DEF_x__h68771;
      }
      ++num;
      if ((backing.DEF_x__h68981) != DEF_x__h68981)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h68981, 128u);
	backing.DEF_x__h68981 = DEF_x__h68981;
      }
      ++num;
      if ((backing.DEF_x__h72337) != DEF_x__h72337)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h72337, 4u);
	backing.DEF_x__h72337 = DEF_x__h72337;
      }
      ++num;
      if ((backing.DEF_x__h7913) != DEF_x__h7913)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7913, 56u);
	backing.DEF_x__h7913 = DEF_x__h7913;
      }
      ++num;
      if ((backing.DEF_x_wget_snd__h73168) != DEF_x_wget_snd__h73168)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget_snd__h73168, 128u);
	backing.DEF_x_wget_snd__h73168 = DEF_x_wget_snd__h73168;
      }
      ++num;
      if ((backing.DEF_x_wget_snd__h73190) != DEF_x_wget_snd__h73190)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget_snd__h73190, 128u);
	backing.DEF_x_wget_snd__h73190 = DEF_x_wget_snd__h73190;
      }
      ++num;
      if ((backing.DEF_y__h10218) != DEF_y__h10218)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10218, 129u);
	backing.DEF_y__h10218 = DEF_y__h10218;
      }
      ++num;
      if ((backing.DEF_y__h10271) != DEF_y__h10271)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10271, 129u);
	backing.DEF_y__h10271 = DEF_y__h10271;
      }
      ++num;
      if ((backing.DEF_y__h22963) != DEF_y__h22963)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h22963, 129u);
	backing.DEF_y__h22963 = DEF_y__h22963;
      }
      ++num;
      if ((backing.DEF_y__h47708) != DEF_y__h47708)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h47708, 64u);
	backing.DEF_y__h47708 = DEF_y__h47708;
      }
      ++num;
      if ((backing.PORT_cword_snd) != PORT_cword_snd)
      {
	vcd_write_val(sim_hdl, num, PORT_cword_snd, 128u);
	backing.PORT_cword_snd = PORT_cword_snd;
      }
      ++num;
      if ((backing.PORT_mem_master_ar_peek) != PORT_mem_master_ar_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_ar_peek, 97u);
	backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_aw_peek) != PORT_mem_master_aw_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_aw_peek, 97u);
	backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      }
      ++num;
      if ((backing.PORT_mem_master_r_put_val) != PORT_mem_master_r_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_r_put_val, 72u);
	backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      }
      ++num;
      if ((backing.PORT_mem_master_w_peek) != PORT_mem_master_w_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_mem_master_w_peek, 74u);
	backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
      }
      ++num;
      if ((backing.PORT_req_st_value) != PORT_req_st_value)
      {
	vcd_write_val(sim_hdl, num, PORT_req_st_value, 129u);
	backing.PORT_req_st_value = PORT_req_st_value;
      }
      ++num;
      if ((backing.PORT_st_amo_val_snd) != PORT_st_amo_val_snd)
      {
	vcd_write_val(sim_hdl, num, PORT_st_amo_val_snd, 128u);
	backing.PORT_st_amo_val_snd = PORT_st_amo_val_snd;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074, 129u);
      backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074 = DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972, 129u);
      backing.DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972 = DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506, 128u);
      backing.DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506 = DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403, 74u);
      backing.DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403 = DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225, 6u);
      backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225 = DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510, 5u);
      backing.DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510 = DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073, 129u);
      backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075, 258u);
      backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971, 129u);
      backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973, 258u);
      backing.DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973 = DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391, 128u);
      backing.DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391 = DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796, 129u);
      backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796 = DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799, 129u);
      backing.DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799 = DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076, 258u);
      backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084, 129u);
      backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836, 129u);
      backing.DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836 = DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414, 258u);
      backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414 = DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432, 129u);
      backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432 = DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431, 129u);
      backing.DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431 = DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064, 128u);
      backing.DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064 = DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982, 64u);
      backing.DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982 = DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033, 80u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036, 96u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039, 112u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052, 96u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889, 80u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896, 96u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903, 112u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903;
      vcd_write_val(sim_hdl, num++, DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933, 96u);
      backing.DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933 = DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933;
      vcd_write_val(sim_hdl, num++, DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461, 1u);
      backing.DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461 = DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407, 1u);
      backing.DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407 = DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494, 1u);
      backing.DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494 = DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358, 1u);
      backing.DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358 = DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_f_reset_reqs_first__25___d426, 1u);
      backing.DEF_NOT_cache_f_reset_reqs_first__25___d426 = DEF_NOT_cache_f_reset_reqs_first__25___d426;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374 = DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227, 1u);
      backing.DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227 = DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512, 1u);
      backing.DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512 = DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600, 1u);
      backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600 = DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607, 1u);
      backing.DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607 = DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558, 1u);
      backing.DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558 = DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_lower_word64_full_383___d1384, 1u);
      backing.DEF_NOT_cache_rg_lower_word64_full_383___d1384 = DEF_NOT_cache_rg_lower_word64_full_383___d1384;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487, 1u);
      backing.DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487 = DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_lrsc_valid_83___d484, 1u);
      backing.DEF_NOT_cache_rg_lrsc_valid_83___d484 = DEF_NOT_cache_rg_lrsc_valid_83___d484;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_rg_state_20_EQ_3_22___d1175, 1u);
      backing.DEF_NOT_cache_rg_state_20_EQ_3_22___d1175 = DEF_NOT_cache_rg_state_20_EQ_3_22___d1175;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478, 1u);
      backing.DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478 = DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473, 1u);
      backing.DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473 = DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065, 128u);
      backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065 = DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962, 128u);
      backing.DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962 = DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_req, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_req = DEF_WILL_FIRE_RL_cache_do_req;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_reset_req, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_reset_req = DEF_WILL_FIRE_RL_cache_do_reset_req;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_do_tlb_flush, 1u);
      backing.DEF_WILL_FIRE_RL_cache_do_tlb_flush = DEF_WILL_FIRE_RL_cache_do_tlb_flush;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop = DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_rereq, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_rereq = DEF_WILL_FIRE_RL_cache_rl_rereq;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_cache_rl_start_cache_refill, 1u);
      backing.DEF_WILL_FIRE_RL_cache_rl_start_cache_refill = DEF_WILL_FIRE_RL_cache_rl_start_cache_refill;
      vcd_write_val(sim_hdl, num++, DEF__0_BIT_0_97_CONCAT_0___d798, 129u);
      backing.DEF__0_BIT_0_97_CONCAT_0___d798 = DEF__0_BIT_0_97_CONCAT_0___d798;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255, 97u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295, 97u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295 = DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188, 97u);
      backing.DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188 = DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441, 106u);
      backing.DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441 = DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507,
		    129u);
      backing.DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507 = DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522,
		    129u);
      backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522 = DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628,
		    129u);
      backing.DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628 = DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830, 129u);
      backing.DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830 = DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387, 97u);
      backing.DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387 = DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416, 129u);
      backing.DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416 = DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533,
		    129u);
      backing.DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533 = DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351, 97u);
      backing.DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351 = DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457, 97u);
      backing.DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457 = DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457;
      vcd_write_val(sim_hdl, num++, DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417, 196u);
      backing.DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417 = DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417;
      vcd_write_val(sim_hdl, num++, DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454, 1u);
      backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454;
      vcd_write_val(sim_hdl, num++, DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458, 1u);
      backing.DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458 = DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458;
      vcd_write_val(sim_hdl, num++, DEF__read__h2966, 64u);
      backing.DEF__read__h2966 = DEF__read__h2966;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_fst__h66082, 64u);
      backing.DEF__theResult___snd_fst__h66082 = DEF__theResult___snd_fst__h66082;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd__h66083, 64u);
      backing.DEF__theResult___snd_snd__h66083 = DEF__theResult___snd_snd__h66083;
      vcd_write_val(sim_hdl, num++, DEF_access_exc_code__h5333, 6u);
      backing.DEF_access_exc_code__h5333 = DEF_access_exc_code__h5333;
      vcd_write_val(sim_hdl, num++, DEF_addr__h68905, 64u);
      backing.DEF_addr__h68905 = DEF_addr__h68905;
      vcd_write_val(sim_hdl, num++, DEF_addr_lsbs__h68060, 4u);
      backing.DEF_addr_lsbs__h68060 = DEF_addr_lsbs__h68060;
      vcd_write_val(sim_hdl, num++, DEF_addr_lsbs__h68489, 4u);
      backing.DEF_addr_lsbs__h68489 = DEF_addr_lsbs__h68489;
      vcd_write_val(sim_hdl, num++, DEF_asid__h2302, 16u);
      backing.DEF_asid__h2302 = DEF_asid__h2302;
      vcd_write_val(sim_hdl, num++, DEF_b__h37086, 128u);
      backing.DEF_b__h37086 = DEF_b__h37086;
      vcd_write_val(sim_hdl, num++, DEF_b__h42692, 128u);
      backing.DEF_b__h42692 = DEF_b__h42692;
      vcd_write_val(sim_hdl, num++, DEF_b__h48504, 4u);
      backing.DEF_b__h48504 = DEF_b__h48504;
      vcd_write_val(sim_hdl, num++, DEF_b__h53678, 128u);
      backing.DEF_b__h53678 = DEF_b__h53678;
      vcd_write_val(sim_hdl, num++, DEF_b__h6156, 4u);
      backing.DEF_b__h6156 = DEF_b__h6156;
      vcd_write_val(sim_hdl, num++, DEF_bit16__h66155, 16u);
      backing.DEF_bit16__h66155 = DEF_bit16__h66155;
      vcd_write_val(sim_hdl, num++, DEF_bit32__h66167, 32u);
      backing.DEF_bit32__h66167 = DEF_bit32__h66167;
      vcd_write_val(sim_hdl, num++, DEF_bit8__h66118, 8u);
      backing.DEF_bit8__h66118 = DEF_bit8__h66118;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_commit_wget____d492, 1u);
      backing.DEF_cache_dw_commit_wget____d492 = DEF_cache_dw_commit_wget____d492;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_commit_whas____d490, 1u);
      backing.DEF_cache_dw_commit_whas____d490 = DEF_cache_dw_commit_whas____d490;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_output_ld_val_wget____d1782, 129u);
      backing.DEF_cache_dw_output_ld_val_wget____d1782 = DEF_cache_dw_output_ld_val_wget____d1782;
      vcd_write_val(sim_hdl, num++, DEF_cache_dw_output_st_amo_val_wget____d1786, 129u);
      backing.DEF_cache_dw_output_st_amo_val_wget____d1786 = DEF_cache_dw_output_st_amo_val_wget____d1786;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_second_write_reqs_first____d349, 74u);
      backing.DEF_cache_f_fabric_second_write_reqs_first____d349 = DEF_cache_f_fabric_second_write_reqs_first____d349;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378, 74u);
      backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378 = DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357, 1u);
      backing.DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357 = DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_fabric_write_reqs_first____d355, 196u);
      backing.DEF_cache_f_fabric_write_reqs_first____d355 = DEF_cache_f_fabric_write_reqs_first____d355;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_pte_writebacks_first____d413, 128u);
      backing.DEF_cache_f_pte_writebacks_first____d413 = DEF_cache_f_pte_writebacks_first____d413;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_first____d425, 1u);
      backing.DEF_cache_f_reset_reqs_first____d425 = DEF_cache_f_reset_reqs_first____d425;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_notEmpty____d419, 1u);
      backing.DEF_cache_f_reset_reqs_notEmpty____d419 = DEF_cache_f_reset_reqs_notEmpty____d419;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_reqs_notFull____d1769, 1u);
      backing.DEF_cache_f_reset_reqs_notFull____d1769 = DEF_cache_f_reset_reqs_notFull____d1769;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_rsps_first____d1770, 1u);
      backing.DEF_cache_f_reset_rsps_first____d1770 = DEF_cache_f_reset_rsps_first____d1770;
      vcd_write_val(sim_hdl, num++, DEF_cache_f_reset_rsps_i_notEmpty____d1772, 1u);
      backing.DEF_cache_f_reset_rsps_i_notEmpty____d1772 = DEF_cache_f_reset_rsps_i_notEmpty____d1772;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_arff_i_notEmpty____d1795, 1u);
      backing.DEF_cache_masterPortShim_arff_i_notEmpty____d1795 = DEF_cache_masterPortShim_arff_i_notEmpty____d1795;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_awff_i_notEmpty____d1793, 1u);
      backing.DEF_cache_masterPortShim_awff_i_notEmpty____d1793 = DEF_cache_masterPortShim_awff_i_notEmpty____d1793;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217 = DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193, 2u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369 = DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365, 4u);
      backing.DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365 = DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394, 129u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394 = DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412, 258u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412 = DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380 = DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376 = DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240 = DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196 = DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201 = DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198 = DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202 = DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200, 1u);
      backing.DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200 = DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_rff_first____d1192, 72u);
      backing.DEF_cache_masterPortShim_rff_first____d1192 = DEF_cache_masterPortShim_rff_first____d1192;
      vcd_write_val(sim_hdl, num++, DEF_cache_masterPortShim_wff_i_notEmpty____d1794, 1u);
      backing.DEF_cache_masterPortShim_wff_i_notEmpty____d1794 = DEF_cache_masterPortShim_wff_i_notEmpty____d1794;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757, 129u);
      backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757 = DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548, 129u);
      backing.DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548 = DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413, 258u);
      backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413 = DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549, 129u);
      backing.DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549 = DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_cword_set_b_read____d547, 258u);
      backing.DEF_cache_ram_cword_set_b_read____d547 = DEF_cache_ram_cword_set_b_read____d547;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723, 65u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724, 67u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725, 69u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726, 71u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727, 73u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728, 75u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729, 77u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730, 79u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731, 81u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732, 83u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733, 85u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734, 87u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735, 89u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736, 91u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737, 93u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738, 95u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739, 97u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740, 99u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741, 101u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742, 103u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743, 105u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744, 107u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745, 109u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746, 111u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747, 113u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748, 115u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749, 117u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750, 119u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751, 121u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752, 123u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753, 125u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754, 127u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498, 1u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658, 65u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659, 67u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660, 69u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661, 71u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662, 73u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663, 75u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664, 77u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665, 79u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666, 81u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667, 83u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668, 85u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669, 87u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670, 89u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671, 91u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672, 93u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673, 95u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674, 97u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675, 99u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676, 101u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677, 103u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678, 105u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679, 107u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680, 109u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681, 111u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682, 113u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683, 115u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684, 117u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685, 119u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686, 121u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687, 123u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688, 125u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689, 127u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689 = DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689;
      vcd_write_val(sim_hdl, num++, DEF_cache_ram_state_and_ctag_cset_b_read____d497, 106u);
      backing.DEF_cache_ram_state_and_ctag_cset_b_read____d497 = DEF_cache_ram_state_and_ctag_cset_b_read____d497;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441, 129u);
      backing.DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441 = DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_allow_cap__h65139, 1u);
      backing.DEF_cache_rg_allow_cap__h65139 = DEF_cache_rg_allow_cap__h65139;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_amo_funct5_58_EQ_0b10___d459, 1u);
      backing.DEF_cache_rg_amo_funct5_58_EQ_0b10___d459 = DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_amo_funct5_58_EQ_0b11___d480, 1u);
      backing.DEF_cache_rg_amo_funct5_58_EQ_0b11___d480 = DEF_cache_rg_amo_funct5_58_EQ_0b11___d480;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_cset_in_cache_33_EQ_63___d434, 1u);
      backing.DEF_cache_rg_cset_in_cache_33_EQ_63___d434 = DEF_cache_rg_cset_in_cache_33_EQ_63___d434;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_is_unsigned__h35696, 1u);
      backing.DEF_cache_rg_is_unsigned__h35696 = DEF_cache_rg_is_unsigned__h35696;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_ld_val___d1437, 129u);
      backing.DEF_cache_rg_ld_val___d1437 = DEF_cache_rg_ld_val___d1437;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_lower_word64_full__h53423, 1u);
      backing.DEF_cache_rg_lower_word64_full__h53423 = DEF_cache_rg_lower_word64_full__h53423;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486, 1u);
      backing.DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486 = DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_lrsc_valid__h36515, 1u);
      backing.DEF_cache_rg_lrsc_valid__h36515 = DEF_cache_rg_lrsc_valid__h36515;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461, 1u);
      backing.DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461 = DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_0___d456, 1u);
      backing.DEF_cache_rg_op_55_EQ_0___d456 = DEF_cache_rg_op_55_EQ_0___d456;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482, 1u);
      backing.DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482 = DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_1___d479, 1u);
      backing.DEF_cache_rg_op_55_EQ_1___d479 = DEF_cache_rg_op_55_EQ_1___d479;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460, 1u);
      backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460 = DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481, 1u);
      backing.DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481 = DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op_55_EQ_2___d457, 1u);
      backing.DEF_cache_rg_op_55_EQ_2___d457 = DEF_cache_rg_op_55_EQ_2___d457;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_op__h9286, 2u);
      backing.DEF_cache_rg_op__h9286 = DEF_cache_rg_op__h9286;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960, 128u);
      backing.DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960 = DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_st_amo_val_62_BIT_128___d463, 1u);
      backing.DEF_cache_rg_st_amo_val_62_BIT_128___d463 = DEF_cache_rg_st_amo_val_62_BIT_128___d463;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_st_amo_val___d462, 129u);
      backing.DEF_cache_rg_st_amo_val___d462 = DEF_cache_rg_st_amo_val___d462;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_state_20_EQ_3___d522, 1u);
      backing.DEF_cache_rg_state_20_EQ_3___d522 = DEF_cache_rg_state_20_EQ_3___d522;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_state__h6630, 5u);
      backing.DEF_cache_rg_state__h6630 = DEF_cache_rg_state__h6630;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410, 106u);
      backing.DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410 = DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_victim_way__h64182, 1u);
      backing.DEF_cache_rg_victim_way__h64182 = DEF_cache_rg_victim_way__h64182;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546, 196u);
      backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546 = DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622, 196u);
      backing.DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622 = DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085, 196u);
      backing.DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085 = DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072, 129u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083, 129u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621, 129u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835, 129u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848, 1u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970, 129u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970 = DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b100___d626, 1u);
      backing.DEF_cache_rg_width_code_25_EQ_0b100___d626 = DEF_cache_rg_width_code_25_EQ_0b100___d626;
      vcd_write_val(sim_hdl, num++, DEF_cache_rg_width_code_25_EQ_0b10___d763, 1u);
      backing.DEF_cache_rg_width_code_25_EQ_0b10___d763 = DEF_cache_rg_width_code_25_EQ_0b10___d763;
      vcd_write_val(sim_hdl, num++, DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477, 1u);
      backing.DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477 = DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467, 204u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468, 2u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472, 1u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575, 128u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575;
      vcd_write_val(sim_hdl, num++, DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795, 129u);
      backing.DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795 = DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795;
      vcd_write_val(sim_hdl, num++, DEF_cache_w_req_st_value_wget____d1693, 129u);
      backing.DEF_cache_w_req_st_value_wget____d1693 = DEF_cache_w_req_st_value_wget____d1693;
      vcd_write_val(sim_hdl, num++, DEF_centry__h10102, 128u);
      backing.DEF_centry__h10102 = DEF_centry__h10102;
      vcd_write_val(sim_hdl, num++, DEF_centry__h65969, 128u);
      backing.DEF_centry__h65969 = DEF_centry__h65969;
      vcd_write_val(sim_hdl, num++, DEF_centry__h68492, 128u);
      backing.DEF_centry__h68492 = DEF_centry__h68492;
      vcd_write_val(sim_hdl, num++, DEF_cset_cword_in_cache__h64675, 8u);
      backing.DEF_cset_cword_in_cache__h64675 = DEF_cset_cword_in_cache__h64675;
      vcd_write_val(sim_hdl, num++, DEF_cset_in_cache__h64259, 6u);
      backing.DEF_cset_in_cache__h64259 = DEF_cset_in_cache__h64259;
      vcd_write_val(sim_hdl, num++, DEF_funct3__h68310, 3u);
      backing.DEF_funct3__h68310 = DEF_funct3__h68310;
      vcd_write_val(sim_hdl, num++, DEF_funct5__h68311, 5u);
      backing.DEF_funct5__h68311 = DEF_funct5__h68311;
      vcd_write_val(sim_hdl, num++, DEF_lev_1_PTN_pa__h49552, 64u);
      backing.DEF_lev_1_PTN_pa__h49552 = DEF_lev_1_PTN_pa__h49552;
      vcd_write_val(sim_hdl, num++, DEF_lrsc_result__h36684, 1u);
      backing.DEF_lrsc_result__h36684 = DEF_lrsc_result__h36684;
      vcd_write_val(sim_hdl, num++, DEF_mstatus_MXR__h9251, 1u);
      backing.DEF_mstatus_MXR__h9251 = DEF_mstatus_MXR__h9251;
      vcd_write_val(sim_hdl, num++, DEF_n__h40444, 32u);
      backing.DEF_n__h40444 = DEF_n__h40444;
      vcd_write_val(sim_hdl, num++, DEF_n__h40928, 64u);
      backing.DEF_n__h40928 = DEF_n__h40928;
      vcd_write_val(sim_hdl, num++, DEF_n_ctag__h8294, 52u);
      backing.DEF_n_ctag__h8294 = DEF_n_ctag__h8294;
      vcd_write_val(sim_hdl, num++, DEF_n_ctag__h8527, 52u);
      backing.DEF_n_ctag__h8527 = DEF_n_ctag__h8527;
      vcd_write_val(sim_hdl, num++, DEF_n_snd__h8920, 128u);
      backing.DEF_n_snd__h8920 = DEF_n_snd__h8920;
      vcd_write_val(sim_hdl, num++, DEF_n_snd__h9021, 128u);
      backing.DEF_n_snd__h9021 = DEF_n_snd__h9021;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h37067, 128u);
      backing.DEF_new_cword__h37067 = DEF_new_cword__h37067;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h37159, 128u);
      backing.DEF_new_cword__h37159 = DEF_new_cword__h37159;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h39181, 128u);
      backing.DEF_new_cword__h39181 = DEF_new_cword__h39181;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h40227, 128u);
      backing.DEF_new_cword__h40227 = DEF_new_cword__h40227;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h40785, 128u);
      backing.DEF_new_cword__h40785 = DEF_new_cword__h40785;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h41097, 128u);
      backing.DEF_new_cword__h41097 = DEF_new_cword__h41097;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h42805, 128u);
      backing.DEF_new_cword__h42805 = DEF_new_cword__h42805;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h45183, 128u);
      backing.DEF_new_cword__h45183 = DEF_new_cword__h45183;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h46229, 128u);
      backing.DEF_new_cword__h46229 = DEF_new_cword__h46229;
      vcd_write_val(sim_hdl, num++, DEF_new_cword__h46787, 128u);
      backing.DEF_new_cword__h46787 = DEF_new_cword__h46787;
      vcd_write_val(sim_hdl, num++, DEF_new_st_val_cap__h43839, 128u);
      backing.DEF_new_st_val_cap__h43839 = DEF_new_st_val_cap__h43839;
      vcd_write_val(sim_hdl, num++, DEF_new_st_val_cap__h68357, 128u);
      backing.DEF_new_st_val_cap__h68357 = DEF_new_st_val_cap__h68357;
      vcd_write_val(sim_hdl, num++, DEF_new_value__h69834, 6u);
      backing.DEF_new_value__h69834 = DEF_new_value__h69834;
      vcd_write_val(sim_hdl, num++, DEF_pa_ctag__h9110, 52u);
      backing.DEF_pa_ctag__h9110 = DEF_pa_ctag__h9110;
      vcd_write_val(sim_hdl, num++, DEF_page_fault_exc_code__h5334, 6u);
      backing.DEF_page_fault_exc_code__h5334 = DEF_page_fault_exc_code__h5334;
      vcd_write_val(sim_hdl, num++, DEF_ppn_0__h49073, 9u);
      backing.DEF_ppn_0__h49073 = DEF_ppn_0__h49073;
      vcd_write_val(sim_hdl, num++, DEF_ppn__h49551, 44u);
      backing.DEF_ppn__h49551 = DEF_ppn__h49551;
      vcd_write_val(sim_hdl, num++, DEF_priv__h9249, 2u);
      backing.DEF_priv__h9249 = DEF_priv__h9249;
      vcd_write_val(sim_hdl, num++, DEF_pte__h48903, 64u);
      backing.DEF_pte__h48903 = DEF_pte__h48903;
      vcd_write_val(sim_hdl, num++, DEF_pte_pa__h51443, 64u);
      backing.DEF_pte_pa__h51443 = DEF_pte_pa__h51443;
      vcd_write_val(sim_hdl, num++, DEF_result_hi__h66021, 64u);
      backing.DEF_result_hi__h66021 = DEF_result_hi__h66021;
      vcd_write_val(sim_hdl, num++, DEF_result_lo__h65971, 64u);
      backing.DEF_result_lo__h65971 = DEF_result_lo__h65971;
      vcd_write_val(sim_hdl, num++, DEF_result_lo__h66119, 64u);
      backing.DEF_result_lo__h66119 = DEF_result_lo__h66119;
      vcd_write_val(sim_hdl, num++, DEF_result_lo__h66156, 64u);
      backing.DEF_result_lo__h66156 = DEF_result_lo__h66156;
      vcd_write_val(sim_hdl, num++, DEF_result_lo__h66168, 64u);
      backing.DEF_result_lo__h66168 = DEF_result_lo__h66168;
      vcd_write_val(sim_hdl, num++, DEF_satp__h9246, 64u);
      backing.DEF_satp__h9246 = DEF_satp__h9246;
      vcd_write_val(sim_hdl, num++, DEF_satp_pa__h2304, 64u);
      backing.DEF_satp_pa__h2304 = DEF_satp_pa__h2304;
      vcd_write_val(sim_hdl, num++, DEF_satp_ppn__h2303, 44u);
      backing.DEF_satp_ppn__h2303 = DEF_satp_ppn__h2303;
      vcd_write_val(sim_hdl, num++, DEF_signed_2___d430, 32u);
      backing.DEF_signed_2___d430 = DEF_signed_2___d430;
      vcd_write_val(sim_hdl, num++, DEF_size_val__h67510, 3u);
      backing.DEF_size_val__h67510 = DEF_size_val__h67510;
      vcd_write_val(sim_hdl, num++, DEF_sstatus_SUM__h9250, 1u);
      backing.DEF_sstatus_SUM__h9250 = DEF_sstatus_SUM__h9250;
      vcd_write_val(sim_hdl, num++, DEF_upd_val__h42810, 128u);
      backing.DEF_upd_val__h42810 = DEF_upd_val__h42810;
      vcd_write_val(sim_hdl, num++, DEF_v__h35847, 32u);
      backing.DEF_v__h35847 = DEF_v__h35847;
      vcd_write_val(sim_hdl, num++, DEF_v__h42172, 32u);
      backing.DEF_v__h42172 = DEF_v__h42172;
      vcd_write_val(sim_hdl, num++, DEF_v__h48550, 32u);
      backing.DEF_v__h48550 = DEF_v__h48550;
      vcd_write_val(sim_hdl, num++, DEF_v__h48739, 64u);
      backing.DEF_v__h48739 = DEF_v__h48739;
      vcd_write_val(sim_hdl, num++, DEF_v__h49260, 32u);
      backing.DEF_v__h49260 = DEF_v__h49260;
      vcd_write_val(sim_hdl, num++, DEF_v__h49442, 32u);
      backing.DEF_v__h49442 = DEF_v__h49442;
      vcd_write_val(sim_hdl, num++, DEF_v__h49522, 32u);
      backing.DEF_v__h49522 = DEF_v__h49522;
      vcd_write_val(sim_hdl, num++, DEF_v__h49677, 64u);
      backing.DEF_v__h49677 = DEF_v__h49677;
      vcd_write_val(sim_hdl, num++, DEF_v__h49843, 32u);
      backing.DEF_v__h49843 = DEF_v__h49843;
      vcd_write_val(sim_hdl, num++, DEF_v__h49960, 32u);
      backing.DEF_v__h49960 = DEF_v__h49960;
      vcd_write_val(sim_hdl, num++, DEF_v__h50376, 32u);
      backing.DEF_v__h50376 = DEF_v__h50376;
      vcd_write_val(sim_hdl, num++, DEF_v__h50555, 32u);
      backing.DEF_v__h50555 = DEF_v__h50555;
      vcd_write_val(sim_hdl, num++, DEF_v__h50635, 32u);
      backing.DEF_v__h50635 = DEF_v__h50635;
      vcd_write_val(sim_hdl, num++, DEF_v__h50789, 64u);
      backing.DEF_v__h50789 = DEF_v__h50789;
      vcd_write_val(sim_hdl, num++, DEF_v__h50955, 32u);
      backing.DEF_v__h50955 = DEF_v__h50955;
      vcd_write_val(sim_hdl, num++, DEF_v__h51072, 32u);
      backing.DEF_v__h51072 = DEF_v__h51072;
      vcd_write_val(sim_hdl, num++, DEF_v__h51508, 32u);
      backing.DEF_v__h51508 = DEF_v__h51508;
      vcd_write_val(sim_hdl, num++, DEF_v__h51588, 32u);
      backing.DEF_v__h51588 = DEF_v__h51588;
      vcd_write_val(sim_hdl, num++, DEF_v__h51668, 32u);
      backing.DEF_v__h51668 = DEF_v__h51668;
      vcd_write_val(sim_hdl, num++, DEF_v__h51759, 32u);
      backing.DEF_v__h51759 = DEF_v__h51759;
      vcd_write_val(sim_hdl, num++, DEF_v__h52069, 32u);
      backing.DEF_v__h52069 = DEF_v__h52069;
      vcd_write_val(sim_hdl, num++, DEF_v__h52352, 64u);
      backing.DEF_v__h52352 = DEF_v__h52352;
      vcd_write_val(sim_hdl, num++, DEF_v__h53078, 32u);
      backing.DEF_v__h53078 = DEF_v__h53078;
      vcd_write_val(sim_hdl, num++, DEF_v__h53336, 32u);
      backing.DEF_v__h53336 = DEF_v__h53336;
      vcd_write_val(sim_hdl, num++, DEF_v__h65233, 32u);
      backing.DEF_v__h65233 = DEF_v__h65233;
      vcd_write_val(sim_hdl, num++, DEF_v__h65462, 64u);
      backing.DEF_v__h65462 = DEF_v__h65462;
      vcd_write_val(sim_hdl, num++, DEF_v__h65563, 64u);
      backing.DEF_v__h65563 = DEF_v__h65563;
      vcd_write_val(sim_hdl, num++, DEF_v__h65775, 32u);
      backing.DEF_v__h65775 = DEF_v__h65775;
      vcd_write_val(sim_hdl, num++, DEF_v__h66284, 32u);
      backing.DEF_v__h66284 = DEF_v__h66284;
      vcd_write_val(sim_hdl, num++, DEF_v__h66454, 32u);
      backing.DEF_v__h66454 = DEF_v__h66454;
      vcd_write_val(sim_hdl, num++, DEF_v__h66589, 32u);
      backing.DEF_v__h66589 = DEF_v__h66589;
      vcd_write_val(sim_hdl, num++, DEF_v__h66750, 32u);
      backing.DEF_v__h66750 = DEF_v__h66750;
      vcd_write_val(sim_hdl, num++, DEF_v__h66860, 32u);
      backing.DEF_v__h66860 = DEF_v__h66860;
      vcd_write_val(sim_hdl, num++, DEF_v__h66950, 32u);
      backing.DEF_v__h66950 = DEF_v__h66950;
      vcd_write_val(sim_hdl, num++, DEF_v__h67186, 32u);
      backing.DEF_v__h67186 = DEF_v__h67186;
      vcd_write_val(sim_hdl, num++, DEF_v__h67330, 32u);
      backing.DEF_v__h67330 = DEF_v__h67330;
      vcd_write_val(sim_hdl, num++, DEF_v__h67535, 64u);
      backing.DEF_v__h67535 = DEF_v__h67535;
      vcd_write_val(sim_hdl, num++, DEF_v__h67636, 64u);
      backing.DEF_v__h67636 = DEF_v__h67636;
      vcd_write_val(sim_hdl, num++, DEF_v__h67796, 32u);
      backing.DEF_v__h67796 = DEF_v__h67796;
      vcd_write_val(sim_hdl, num++, DEF_v__h68129, 32u);
      backing.DEF_v__h68129 = DEF_v__h68129;
      vcd_write_val(sim_hdl, num++, DEF_v__h68233, 32u);
      backing.DEF_v__h68233 = DEF_v__h68233;
      vcd_write_val(sim_hdl, num++, DEF_v__h69003, 32u);
      backing.DEF_v__h69003 = DEF_v__h69003;
      vcd_write_val(sim_hdl, num++, DEF_v__h69643, 32u);
      backing.DEF_v__h69643 = DEF_v__h69643;
      vcd_write_val(sim_hdl, num++, DEF_v__h69685, 32u);
      backing.DEF_v__h69685 = DEF_v__h69685;
      vcd_write_val(sim_hdl, num++, DEF_v__h70613, 32u);
      backing.DEF_v__h70613 = DEF_v__h70613;
      vcd_write_val(sim_hdl, num++, DEF_v__h7082, 32u);
      backing.DEF_v__h7082 = DEF_v__h7082;
      vcd_write_val(sim_hdl, num++, DEF_v__h72365, 32u);
      backing.DEF_v__h72365 = DEF_v__h72365;
      vcd_write_val(sim_hdl, num++, DEF_v__h73794, 32u);
      backing.DEF_v__h73794 = DEF_v__h73794;
      vcd_write_val(sim_hdl, num++, DEF_v__h7547, 32u);
      backing.DEF_v__h7547 = DEF_v__h7547;
      vcd_write_val(sim_hdl, num++, DEF_v__h7642, 32u);
      backing.DEF_v__h7642 = DEF_v__h7642;
      vcd_write_val(sim_hdl, num++, DEF_v__h7775, 32u);
      backing.DEF_v__h7775 = DEF_v__h7775;
      vcd_write_val(sim_hdl, num++, DEF_vm_xlate_result_pa__h9264, 64u);
      backing.DEF_vm_xlate_result_pa__h9264 = DEF_vm_xlate_result_pa__h9264;
      vcd_write_val(sim_hdl, num++, DEF_vpn_0__h2292, 9u);
      backing.DEF_vpn_0__h2292 = DEF_vpn_0__h2292;
      vcd_write_val(sim_hdl, num++, DEF_vpn_1__h2291, 9u);
      backing.DEF_vpn_1__h2291 = DEF_vpn_1__h2291;
      vcd_write_val(sim_hdl, num++, DEF_vpn__h2289, 27u);
      backing.DEF_vpn__h2289 = DEF_vpn__h2289;
      vcd_write_val(sim_hdl, num++, DEF_w2___1__h43884, 64u);
      backing.DEF_w2___1__h43884 = DEF_w2___1__h43884;
      vcd_write_val(sim_hdl, num++, DEF_w2__h42743, 64u);
      backing.DEF_w2__h42743 = DEF_w2__h42743;
      vcd_write_val(sim_hdl, num++, DEF_width_code__h5592, 3u);
      backing.DEF_width_code__h5592 = DEF_width_code__h5592;
      vcd_write_val(sim_hdl, num++, DEF_x2__h7137, 6u);
      backing.DEF_x2__h7137 = DEF_x2__h7137;
      vcd_write_val(sim_hdl, num++, DEF_x__h10217, 129u);
      backing.DEF_x__h10217 = DEF_x__h10217;
      vcd_write_val(sim_hdl, num++, DEF_x__h35657, 128u);
      backing.DEF_x__h35657 = DEF_x__h35657;
      vcd_write_val(sim_hdl, num++, DEF_x__h35664, 128u);
      backing.DEF_x__h35664 = DEF_x__h35664;
      vcd_write_val(sim_hdl, num++, DEF_x__h35706, 128u);
      backing.DEF_x__h35706 = DEF_x__h35706;
      vcd_write_val(sim_hdl, num++, DEF_x__h47892, 128u);
      backing.DEF_x__h47892 = DEF_x__h47892;
      vcd_write_val(sim_hdl, num++, DEF_x__h49629, 56u);
      backing.DEF_x__h49629 = DEF_x__h49629;
      vcd_write_val(sim_hdl, num++, DEF_x__h65154, 128u);
      backing.DEF_x__h65154 = DEF_x__h65154;
      vcd_write_val(sim_hdl, num++, DEF_x__h66081, 128u);
      backing.DEF_x__h66081 = DEF_x__h66081;
      vcd_write_val(sim_hdl, num++, DEF_x__h66088, 128u);
      backing.DEF_x__h66088 = DEF_x__h66088;
      vcd_write_val(sim_hdl, num++, DEF_x__h66130, 128u);
      backing.DEF_x__h66130 = DEF_x__h66130;
      vcd_write_val(sim_hdl, num++, DEF_x__h66261, 128u);
      backing.DEF_x__h66261 = DEF_x__h66261;
      vcd_write_val(sim_hdl, num++, DEF_x__h68308, 64u);
      backing.DEF_x__h68308 = DEF_x__h68308;
      vcd_write_val(sim_hdl, num++, DEF_x__h68351, 128u);
      backing.DEF_x__h68351 = DEF_x__h68351;
      vcd_write_val(sim_hdl, num++, DEF_x__h68550, 128u);
      backing.DEF_x__h68550 = DEF_x__h68550;
      vcd_write_val(sim_hdl, num++, DEF_x__h68613, 7u);
      backing.DEF_x__h68613 = DEF_x__h68613;
      vcd_write_val(sim_hdl, num++, DEF_x__h68625, 3u);
      backing.DEF_x__h68625 = DEF_x__h68625;
      vcd_write_val(sim_hdl, num++, DEF_x__h68678, 7u);
      backing.DEF_x__h68678 = DEF_x__h68678;
      vcd_write_val(sim_hdl, num++, DEF_x__h68730, 7u);
      backing.DEF_x__h68730 = DEF_x__h68730;
      vcd_write_val(sim_hdl, num++, DEF_x__h68768, 128u);
      backing.DEF_x__h68768 = DEF_x__h68768;
      vcd_write_val(sim_hdl, num++, DEF_x__h68771, 7u);
      backing.DEF_x__h68771 = DEF_x__h68771;
      vcd_write_val(sim_hdl, num++, DEF_x__h68981, 128u);
      backing.DEF_x__h68981 = DEF_x__h68981;
      vcd_write_val(sim_hdl, num++, DEF_x__h72337, 4u);
      backing.DEF_x__h72337 = DEF_x__h72337;
      vcd_write_val(sim_hdl, num++, DEF_x__h7913, 56u);
      backing.DEF_x__h7913 = DEF_x__h7913;
      vcd_write_val(sim_hdl, num++, DEF_x_wget_snd__h73168, 128u);
      backing.DEF_x_wget_snd__h73168 = DEF_x_wget_snd__h73168;
      vcd_write_val(sim_hdl, num++, DEF_x_wget_snd__h73190, 128u);
      backing.DEF_x_wget_snd__h73190 = DEF_x_wget_snd__h73190;
      vcd_write_val(sim_hdl, num++, DEF_y__h10218, 129u);
      backing.DEF_y__h10218 = DEF_y__h10218;
      vcd_write_val(sim_hdl, num++, DEF_y__h10271, 129u);
      backing.DEF_y__h10271 = DEF_y__h10271;
      vcd_write_val(sim_hdl, num++, DEF_y__h22963, 129u);
      backing.DEF_y__h22963 = DEF_y__h22963;
      vcd_write_val(sim_hdl, num++, DEF_y__h47708, 64u);
      backing.DEF_y__h47708 = DEF_y__h47708;
      vcd_write_val(sim_hdl, num++, PORT_cword_snd, 128u);
      backing.PORT_cword_snd = PORT_cword_snd;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_ar_peek, 97u);
      backing.PORT_mem_master_ar_peek = PORT_mem_master_ar_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_aw_peek, 97u);
      backing.PORT_mem_master_aw_peek = PORT_mem_master_aw_peek;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_r_put_val, 72u);
      backing.PORT_mem_master_r_put_val = PORT_mem_master_r_put_val;
      vcd_write_val(sim_hdl, num++, PORT_mem_master_w_peek, 74u);
      backing.PORT_mem_master_w_peek = PORT_mem_master_w_peek;
      vcd_write_val(sim_hdl, num++, PORT_req_st_value, 129u);
      backing.PORT_req_st_value = PORT_req_st_value;
      vcd_write_val(sim_hdl, num++, PORT_st_amo_val_snd, 128u);
      backing.PORT_st_amo_val_snd = PORT_st_amo_val_snd;
    }
}

void MOD_mkMMU_DCache::vcd_prims(tVCDDumpType dt, MOD_mkMMU_DCache &backing)
{
  INST_cache_aw_events_register.dump_VCD(dt, backing.INST_cache_aw_events_register);
  INST_cache_aw_events_wires_ifc_ifc_wires.dump_VCD(dt,
						    backing.INST_cache_aw_events_wires_ifc_ifc_wires);
  INST_cache_aw_events_wires_ifc_ifc_wires_1.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_1);
  INST_cache_aw_events_wires_ifc_ifc_wires_2.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_2);
  INST_cache_aw_events_wires_ifc_ifc_wires_3.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_3);
  INST_cache_aw_events_wires_ifc_ifc_wires_4.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_4);
  INST_cache_aw_events_wires_ifc_ifc_wires_5.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_5);
  INST_cache_aw_events_wires_ifc_ifc_wires_6.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_6);
  INST_cache_aw_events_wires_ifc_ifc_wires_7.dump_VCD(dt,
						      backing.INST_cache_aw_events_wires_ifc_ifc_wires_7);
  INST_cache_cfg_verbosity.dump_VCD(dt, backing.INST_cache_cfg_verbosity);
  INST_cache_ctr_wr_rsps_pending_crg.dump_VCD(dt, backing.INST_cache_ctr_wr_rsps_pending_crg);
  INST_cache_dw_commit.dump_VCD(dt, backing.INST_cache_dw_commit);
  INST_cache_dw_exc.dump_VCD(dt, backing.INST_cache_dw_exc);
  INST_cache_dw_exc_code.dump_VCD(dt, backing.INST_cache_dw_exc_code);
  INST_cache_dw_output_ld_val.dump_VCD(dt, backing.INST_cache_dw_output_ld_val);
  INST_cache_dw_output_st_amo_val.dump_VCD(dt, backing.INST_cache_dw_output_st_amo_val);
  INST_cache_dw_valid.dump_VCD(dt, backing.INST_cache_dw_valid);
  INST_cache_f_fabric_second_write_reqs.dump_VCD(dt, backing.INST_cache_f_fabric_second_write_reqs);
  INST_cache_f_fabric_write_reqs.dump_VCD(dt, backing.INST_cache_f_fabric_write_reqs);
  INST_cache_f_pte_writebacks.dump_VCD(dt, backing.INST_cache_f_pte_writebacks);
  INST_cache_f_reset_reqs.dump_VCD(dt, backing.INST_cache_f_reset_reqs);
  INST_cache_f_reset_rsps.dump_VCD(dt, backing.INST_cache_f_reset_rsps);
  INST_cache_masterPortShim_arff.dump_VCD(dt, backing.INST_cache_masterPortShim_arff);
  INST_cache_masterPortShim_awff.dump_VCD(dt, backing.INST_cache_masterPortShim_awff);
  INST_cache_masterPortShim_bff.dump_VCD(dt, backing.INST_cache_masterPortShim_bff);
  INST_cache_masterPortShim_rff.dump_VCD(dt, backing.INST_cache_masterPortShim_rff);
  INST_cache_masterPortShim_wff.dump_VCD(dt, backing.INST_cache_masterPortShim_wff);
  INST_cache_pw_tlb_flush_req.dump_VCD(dt, backing.INST_cache_pw_tlb_flush_req);
  INST_cache_ram_cword_set.dump_VCD(dt, backing.INST_cache_ram_cword_set);
  INST_cache_ram_state_and_ctag_cset.dump_VCD(dt, backing.INST_cache_ram_state_and_ctag_cset);
  INST_cache_rg_addr.dump_VCD(dt, backing.INST_cache_rg_addr);
  INST_cache_rg_allow_cap.dump_VCD(dt, backing.INST_cache_rg_allow_cap);
  INST_cache_rg_amo_funct5.dump_VCD(dt, backing.INST_cache_rg_amo_funct5);
  INST_cache_rg_cache_rereq_data.dump_VCD(dt, backing.INST_cache_rg_cache_rereq_data);
  INST_cache_rg_cset_cword_in_cache.dump_VCD(dt, backing.INST_cache_rg_cset_cword_in_cache);
  INST_cache_rg_cset_in_cache.dump_VCD(dt, backing.INST_cache_rg_cset_in_cache);
  INST_cache_rg_ddr4_ready.dump_VCD(dt, backing.INST_cache_rg_ddr4_ready);
  INST_cache_rg_error_during_refill.dump_VCD(dt, backing.INST_cache_rg_error_during_refill);
  INST_cache_rg_exc_code.dump_VCD(dt, backing.INST_cache_rg_exc_code);
  INST_cache_rg_is_unsigned.dump_VCD(dt, backing.INST_cache_rg_is_unsigned);
  INST_cache_rg_ld_val.dump_VCD(dt, backing.INST_cache_rg_ld_val);
  INST_cache_rg_lower_word64.dump_VCD(dt, backing.INST_cache_rg_lower_word64);
  INST_cache_rg_lower_word64_full.dump_VCD(dt, backing.INST_cache_rg_lower_word64_full);
  INST_cache_rg_lower_word64_user.dump_VCD(dt, backing.INST_cache_rg_lower_word64_user);
  INST_cache_rg_lrsc_pa.dump_VCD(dt, backing.INST_cache_rg_lrsc_pa);
  INST_cache_rg_lrsc_valid.dump_VCD(dt, backing.INST_cache_rg_lrsc_valid);
  INST_cache_rg_mem_req_sent.dump_VCD(dt, backing.INST_cache_rg_mem_req_sent);
  INST_cache_rg_mstatus_MXR.dump_VCD(dt, backing.INST_cache_rg_mstatus_MXR);
  INST_cache_rg_op.dump_VCD(dt, backing.INST_cache_rg_op);
  INST_cache_rg_pa.dump_VCD(dt, backing.INST_cache_rg_pa);
  INST_cache_rg_priv.dump_VCD(dt, backing.INST_cache_rg_priv);
  INST_cache_rg_pte_pa.dump_VCD(dt, backing.INST_cache_rg_pte_pa);
  INST_cache_rg_satp.dump_VCD(dt, backing.INST_cache_rg_satp);
  INST_cache_rg_sstatus_SUM.dump_VCD(dt, backing.INST_cache_rg_sstatus_SUM);
  INST_cache_rg_st_amo_val.dump_VCD(dt, backing.INST_cache_rg_st_amo_val);
  INST_cache_rg_state.dump_VCD(dt, backing.INST_cache_rg_state);
  INST_cache_rg_tlb_walk.dump_VCD(dt, backing.INST_cache_rg_tlb_walk);
  INST_cache_rg_victim_way.dump_VCD(dt, backing.INST_cache_rg_victim_way);
  INST_cache_rg_width_code.dump_VCD(dt, backing.INST_cache_rg_width_code);
  INST_cache_rg_wr_rsp_err.dump_VCD(dt, backing.INST_cache_rg_wr_rsp_err);
  INST_cache_rw_reset_req.dump_VCD(dt, backing.INST_cache_rw_reset_req);
  INST_cache_w_req_addr.dump_VCD(dt, backing.INST_cache_w_req_addr);
  INST_cache_w_req_amo_funct5.dump_VCD(dt, backing.INST_cache_w_req_amo_funct5);
  INST_cache_w_req_is_unsigned.dump_VCD(dt, backing.INST_cache_w_req_is_unsigned);
  INST_cache_w_req_mstatus_MXR.dump_VCD(dt, backing.INST_cache_w_req_mstatus_MXR);
  INST_cache_w_req_op.dump_VCD(dt, backing.INST_cache_w_req_op);
  INST_cache_w_req_priv.dump_VCD(dt, backing.INST_cache_w_req_priv);
  INST_cache_w_req_satp.dump_VCD(dt, backing.INST_cache_w_req_satp);
  INST_cache_w_req_sstatus_SUM.dump_VCD(dt, backing.INST_cache_w_req_sstatus_SUM);
  INST_cache_w_req_st_value.dump_VCD(dt, backing.INST_cache_w_req_st_value);
  INST_cache_w_req_width_code.dump_VCD(dt, backing.INST_cache_w_req_width_code);
  INST_cache_wr_mem_req_sent.dump_VCD(dt, backing.INST_cache_wr_mem_req_sent);
}

void MOD_mkMMU_DCache::vcd_submodules(tVCDDumpType dt,
				      unsigned int levels,
				      MOD_mkMMU_DCache &backing)
{
  INST_cache_soc_map.dump_VCD(dt, levels, backing.INST_cache_soc_map);
  INST_cache_tlb.dump_VCD(dt, levels, backing.INST_cache_tlb);
}
