vendor_name = ModelSim
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/mux_4x1.bdf
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/mux_4x1_structural.vhd
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/mux_4x1_with_2x1.vhd
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/mux_4x1_behavior.vhd
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/mux_2x1.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/henriquedavid/Documentos/circuitos/Circuitos/mux_4x1/db/mux_4x1.cbx.xml
design_name = mux_4x1
instance = comp, \out_mux_4x1~output\, out_mux_4x1~output, mux_4x1, 1
instance = comp, \D~input\, D~input, mux_4x1, 1
instance = comp, \C~input\, C~input, mux_4x1, 1
instance = comp, \B~input\, B~input, mux_4x1, 1
instance = comp, \SEL2~input\, SEL2~input, mux_4x1, 1
instance = comp, \SEL1~input\, SEL1~input, mux_4x1, 1
instance = comp, \A~input\, A~input, mux_4x1, 1
instance = comp, \inst13~0\, inst13~0, mux_4x1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mux_4x1, 1
