$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Sat Jan 28 09:46:31 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module binary_to_bcd_vlg_vec_tst $end
$var reg 6 ! binary [5:0] $end
$var wire 1 " BCD [8] $end
$var wire 1 # BCD [7] $end
$var wire 1 $ BCD [6] $end
$var wire 1 % BCD [5] $end
$var wire 1 & BCD [4] $end
$var wire 1 ' BCD [3] $end
$var wire 1 ( BCD [2] $end
$var wire 1 ) BCD [1] $end
$var wire 1 * BCD [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 BCD[8]~output_o $end
$var wire 1 2 BCD[7]~output_o $end
$var wire 1 3 BCD[6]~output_o $end
$var wire 1 4 BCD[5]~output_o $end
$var wire 1 5 BCD[4]~output_o $end
$var wire 1 6 BCD[3]~output_o $end
$var wire 1 7 BCD[2]~output_o $end
$var wire 1 8 BCD[1]~output_o $end
$var wire 1 9 BCD[0]~output_o $end
$var wire 1 : inst4~o $end
$var wire 1 ; binary[1]~input_o $end
$var wire 1 < binary[0]~input_o $end
$var wire 1 = binary[2]~input_o $end
$var wire 1 > inst|inst5~combout $end
$var wire 1 ? binary[3]~input_o $end
$var wire 1 @ inst3|inst5~combout $end
$var wire 1 A inst3|inst7~combout $end
$var wire 1 B inst3|inst8~0_combout $end
$var wire 1 C inst3|inst9~combout $end
$var wire 1 D inst1~o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0*
0)
1(
0'
0&
0%
0$
0#
0"
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
17
08
09
0:
0;
1<
0=
1>
0?
1@
1A
1B
1C
0D
$end
#1000000
