// Seed: 2171434889
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  logic id_3 = 1 - 1;
  logic id_4;
  logic id_5;
  type_9 id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_3)
  );
  assign id_4 = id_3;
  assign id_3 = id_4;
endmodule
