{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462785099418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462785099419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  9 05:11:39 2016 " "Processing started: Mon May  9 05:11:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462785099419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785099419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785099419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1462785100219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/Avalon_bus_RW_Test.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/Avalon_bus_RW_Test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_bus_RW_Test " "Found entity 1: Avalon_bus_RW_Test" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/Avalon_bus_RW_Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_mask.sv 1 1 " "Found 1 design units, including 1 entities, in source file reverse_mask.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reverse_mask " "Found entity 1: reverse_mask" {  } { { "reverse_mask.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/reverse_mask.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_relu " "Found entity 1: backprop_relu" {  } { { "backprop_relu.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/backprop_relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_pool " "Found entity 1: backprop_pool" {  } { { "backprop_pool.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/backprop_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file avg_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avg_pool " "Found entity 1: avg_pool" {  } { { "avg_pool.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/avg_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3 " "Found entity 1: fpga_ddr3" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_0002 " "Found entity 1: fpga_ddr3_0002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_c0 " "Found entity 1: fpga_ddr3_c0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114938 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114938 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114947 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114947 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114950 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114952 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785114993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785114993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785114999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster " "Found entity 1: fpga_ddr3_dmaster" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_p2b_adapter " "Found entity 1: fpga_ddr3_dmaster_p2b_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_b2p_adapter " "Found entity 1: fpga_ddr3_dmaster_b2p_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_timing_adt " "Found entity 1: fpga_ddr3_dmaster_timing_adt" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115025 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115025 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0 " "Found entity 1: fpga_ddr3_s0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115056 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115056 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115062 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115070 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router " "Found entity 2: fpga_ddr3_s0_addr_router" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_001_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_001_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115073 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router_001 " "Found entity 2: fpga_ddr3_s0_addr_router_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_002_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_002_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115075 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router_002 " "Found entity 2: fpga_ddr3_s0_addr_router_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux_001 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux_002 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_mux_003 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_mux_005 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115084 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router " "Found entity 2: fpga_ddr3_s0_id_router" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_003_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_003_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115085 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router_003 " "Found entity 2: fpga_ddr3_s0_id_router_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_005.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_005.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_005_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_005_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115087 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router_005 " "Found entity 2: fpga_ddr3_s0_id_router_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_irq_mapper " "Found entity 1: fpga_ddr3_s0_irq_mapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_demux_003 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_demux_005 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_mux " "Found entity 1: fpga_ddr3_s0_rsp_xbar_mux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_mux_001 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_mux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462785115098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462785115119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_clock_pair_generator " "Found entity 1: fpga_ddr3_p0_clock_pair_generator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_read_valid_selector " "Found entity 1: fpga_ddr3_p0_read_valid_selector" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_addr_cmd_datapath " "Found entity 1: fpga_ddr3_p0_addr_cmd_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset " "Found entity 1: fpga_ddr3_p0_reset" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_ldc " "Found entity 1: fpga_ddr3_p0_acv_ldc" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_memphy " "Found entity 1: fpga_ddr3_p0_memphy" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset_sync " "Found entity 1: fpga_ddr3_p0_reset_sync" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_new_io_pads " "Found entity 1: fpga_ddr3_p0_new_io_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_fr_cycle_shifter " "Found entity 1: fpga_ddr3_p0_fr_cycle_shifter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_fr_cycle_extender " "Found entity 1: fpga_ddr3_p0_fr_cycle_extender" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_read_datapath " "Found entity 1: fpga_ddr3_p0_read_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_write_datapath " "Found entity 1: fpga_ddr3_p0_write_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_core_shadow_registers " "Found entity 1: fpga_ddr3_p0_core_shadow_registers" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_simple_ddio_out " "Found entity 1: fpga_ddr3_p0_simple_ddio_out" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_phy_csr " "Found entity 1: fpga_ddr3_p0_phy_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_iss_probe " "Found entity 1: fpga_ddr3_p0_iss_probe" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_addr_cmd_pads " "Found entity 1: fpga_ddr3_p0_addr_cmd_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_flop_mem " "Found entity 1: fpga_ddr3_p0_flop_mem" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0 " "Found entity 1: fpga_ddr3_p0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_altdqdqs " "Found entity 1: fpga_ddr3_p0_altdqdqs" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_pll0 " "Found entity 1: fpga_ddr3_pll0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mask_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mask_buffer " "Found entity 1: mask_buffer" {  } { { "mask_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mask_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer " "Found entity 1: read_buffer" {  } { { "read_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_back_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_back_accumulator " "Found entity 1: write_back_accumulator" {  } { { "write_back_accumulator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/write_back_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaces.sv 5 5 " "Found 5 design units, including 5 entities, in source file interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AVL " "Found entity 1: AVL" {  } { { "interfaces.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/interfaces.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115223 ""} { "Info" "ISGN_ENTITY_NAME" "2 READ_BUFFER " "Found entity 2: READ_BUFFER" {  } { { "interfaces.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/interfaces.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115223 ""} { "Info" "ISGN_ENTITY_NAME" "3 MASK_BUFFER " "Found entity 3: MASK_BUFFER" {  } { { "interfaces.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/interfaces.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115223 ""} { "Info" "ISGN_ENTITY_NAME" "4 WRITE_BACK " "Found entity 4: WRITE_BACK" {  } { { "interfaces.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/interfaces.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115223 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU_i " "Found entity 5: ALU_i" {  } { { "interfaces.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/interfaces.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file dot_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dot_product " "Found entity 1: dot_product" {  } { { "dot_product.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/dot_product.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "difference.sv 1 1 " "Found 1 design units, including 1 entities, in source file difference.sv" { { "Info" "ISGN_ENTITY_NAME" "1 difference " "Found entity 1: difference" {  } { { "difference.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/difference.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115225 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SoCKit_DDR3_RTL_Test SoCKit_DDR3_RTL_Test.sv(224) " "Verilog Module Declaration warning at SoCKit_DDR3_RTL_Test.sv(224): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SoCKit_DDR3_RTL_Test\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 224 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_DDR3_RTL_Test.sv 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_DDR3_RTL_Test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_DDR3_RTL_Test " "Found entity 1: SoCKit_DDR3_RTL_Test" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785115227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_ready SoCKit_DDR3_RTL_Test.sv(450) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(450): created implicit net for \"fpga_ddr3_avl_ready\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_burstbegin SoCKit_DDR3_RTL_Test.sv(451) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(451): created implicit net for \"fpga_ddr3_avl_burstbegin\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 451 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_addr SoCKit_DDR3_RTL_Test.sv(452) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(452): created implicit net for \"fpga_ddr3_avl_addr\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_rdata_valid SoCKit_DDR3_RTL_Test.sv(453) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(453): created implicit net for \"fpga_ddr3_avl_rdata_valid\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 453 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_rdata SoCKit_DDR3_RTL_Test.sv(454) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(454): created implicit net for \"fpga_ddr3_avl_rdata\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 454 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_wdata SoCKit_DDR3_RTL_Test.sv(455) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(455): created implicit net for \"fpga_ddr3_avl_wdata\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 455 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_read_req SoCKit_DDR3_RTL_Test.sv(457) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(457): created implicit net for \"fpga_ddr3_avl_read_req\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 457 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_write_req SoCKit_DDR3_RTL_Test.sv(458) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(458): created implicit net for \"fpga_ddr3_avl_write_req\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 458 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_ddr3_avl_size SoCKit_DDR3_RTL_Test.sv(459) " "Verilog HDL Implicit Net warning at SoCKit_DDR3_RTL_Test.sv(459): created implicit net for \"fpga_ddr3_avl_size\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_DDR3_RTL_Test " "Elaborating entity \"SoCKit_DDR3_RTL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462785115712 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_ddr3_test_pass SoCKit_DDR3_RTL_Test.sv(415) " "Verilog HDL warning at SoCKit_DDR3_RTL_Test.sv(415): object fpga_ddr3_test_pass used but never assigned" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 415 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1462785115773 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_ddr3_test_complete SoCKit_DDR3_RTL_Test.sv(417) " "Verilog HDL warning at SoCKit_DDR3_RTL_Test.sv(417): object fpga_ddr3_test_complete used but never assigned" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 417 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1462785115773 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_start_n SoCKit_DDR3_RTL_Test.sv(536) " "Verilog HDL or VHDL warning at SoCKit_DDR3_RTL_Test.sv(536): object \"test_start_n\" assigned a value but never read" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462785115773 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 SoCKit_DDR3_RTL_Test.sv(565) " "Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.sv(565): truncated value with size 4 to match size of target (3)" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462785115773 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SoCKit_DDR3_RTL_Test.sv(570) " "Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.sv(570): truncated value with size 32 to match size of target (24)" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_ddr3_test_pass 0 SoCKit_DDR3_RTL_Test.sv(415) " "Net \"fpga_ddr3_test_pass\" at SoCKit_DDR3_RTL_Test.sv(415) has no driver or initial value, using a default initial value '0'" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_ddr3_test_complete 0 SoCKit_DDR3_RTL_Test.sv(417) " "Net \"fpga_ddr3_test_complete\" at SoCKit_DDR3_RTL_Test.sv(417) has no driver or initial value, using a default initial value '0'" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 417 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3\] SoCKit_DDR3_RTL_Test.sv(358) " "Output port \"LED\[3\]\" at SoCKit_DDR3_RTL_Test.sv(358) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B SoCKit_DDR3_RTL_Test.sv(399) " "Output port \"VGA_B\" at SoCKit_DDR3_RTL_Test.sv(399) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G SoCKit_DDR3_RTL_Test.sv(402) " "Output port \"VGA_G\" at SoCKit_DDR3_RTL_Test.sv(402) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R SoCKit_DDR3_RTL_Test.sv(404) " "Output port \"VGA_R\" at SoCKit_DDR3_RTL_Test.sv(404) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_DDR3_RTL_Test.sv(234) " "Output port \"AUD_DACDAT\" at SoCKit_DDR3_RTL_Test.sv(234) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_DDR3_RTL_Test.sv(236) " "Output port \"AUD_I2C_SCLK\" at SoCKit_DDR3_RTL_Test.sv(236) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_DDR3_RTL_Test.sv(238) " "Output port \"AUD_MUTE\" at SoCKit_DDR3_RTL_Test.sv(238) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_DDR3_RTL_Test.sv(239) " "Output port \"AUD_XCK\" at SoCKit_DDR3_RTL_Test.sv(239) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_DDR3_RTL_Test.sv(346) " "Output port \"HSMC_SCL\" at SoCKit_DDR3_RTL_Test.sv(346) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_DDR3_RTL_Test.sv(381) " "Output port \"TEMP_CS_n\" at SoCKit_DDR3_RTL_Test.sv(381) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_DDR3_RTL_Test.sv(382) " "Output port \"TEMP_DIN\" at SoCKit_DDR3_RTL_Test.sv(382) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_DDR3_RTL_Test.sv(384) " "Output port \"TEMP_SCLK\" at SoCKit_DDR3_RTL_Test.sv(384) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_DDR3_RTL_Test.sv(389) " "Output port \"USB_EMPTY\" at SoCKit_DDR3_RTL_Test.sv(389) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_DDR3_RTL_Test.sv(390) " "Output port \"USB_FULL\" at SoCKit_DDR3_RTL_Test.sv(390) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n SoCKit_DDR3_RTL_Test.sv(400) " "Output port \"VGA_BLANK_n\" at SoCKit_DDR3_RTL_Test.sv(400) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK SoCKit_DDR3_RTL_Test.sv(401) " "Output port \"VGA_CLK\" at SoCKit_DDR3_RTL_Test.sv(401) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS SoCKit_DDR3_RTL_Test.sv(403) " "Output port \"VGA_HS\" at SoCKit_DDR3_RTL_Test.sv(403) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n SoCKit_DDR3_RTL_Test.sv(405) " "Output port \"VGA_SYNC_n\" at SoCKit_DDR3_RTL_Test.sv(405) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS SoCKit_DDR3_RTL_Test.sv(406) " "Output port \"VGA_VS\" at SoCKit_DDR3_RTL_Test.sv(406) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785115774 "|SoCKit_DDR3_RTL_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3 fpga_ddr3:fpga_ddr3_inst " "Elaborating entity \"fpga_ddr3\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "fpga_ddr3_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_0002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst " "Elaborating entity \"fpga_ddr3_0002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "fpga_ddr3_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_pll0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0 " "Elaborating entity \"fpga_ddr3_pll0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "pll0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115792 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models fpga_ddr3_pll0.sv(157) " "Verilog HDL Display System Task info at fpga_ddr3_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115796 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0 " "Elaborating entity \"fpga_ddr3_p0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "p0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115800 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models fpga_ddr3_p0.sv(373) " "Verilog HDL Display System Task info at fpga_ddr3_p0.sv(373): Using Regular core emif simulation models" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 373 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785115803 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_memphy fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy " "Elaborating entity \"fpga_ddr3_p0_memphy\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "umemphy" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset " "Elaborating entity \"fpga_ddr3_p0_reset\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "ureset" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_afi_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_afi_clk" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_addr_cmd_datapath fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"fpga_ddr3_p0_addr_cmd_datapath\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "uaddr_cmd_datapath" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_ddr3_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_write_datapath fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath " "Elaborating entity \"fpga_ddr3_p0_write_datapath\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "uwrite_datapath" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_extender fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_extender\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "oct_ena_source_extender" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "afi_wdata_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "afi_dm_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_fr_cycle_shifter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"fpga_ddr3_p0_fr_cycle_shifter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_write_datapath:uwrite_datapath\|fpga_ddr3_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_read_datapath fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath " "Elaborating entity \"fpga_ddr3_p0_read_datapath\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "uread_datapath" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_read_valid_selector fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"fpga_ddr3_p0_read_valid_selector\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" "uvalid_select" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785115978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785115978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785115978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785115978 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785115978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_read_datapath:uread_datapath\|fpga_ddr3_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_new_io_pads fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads " "Elaborating entity \"fpga_ddr3_p0_new_io_pads\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "uio_pads" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_addr_cmd_pads fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"fpga_ddr3_p0_addr_cmd_pads\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "uaddress_pad" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 15 " "Parameter \"width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116133 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_laf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_laf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_laf " "Found entity 1: ddio_out_laf" {  } { { "db/ddio_out_laf.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/ddio_out_laf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_laf fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated " "Elaborating entity \"ddio_out_laf\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_laf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "ubank_pad" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116193 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_29f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_29f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_29f " "Found entity 1: ddio_out_29f" {  } { { "db/ddio_out_29f.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/ddio_out_29f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_29f fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated " "Elaborating entity \"ddio_out_29f\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116252 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b9f " "Found entity 1: ddio_out_b9f" {  } { { "db/ddio_out_b9f.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/ddio_out_b9f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b9f fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated " "Elaborating entity \"ddio_out_b9f\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "ucke_pad" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116311 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/ddio_out_09f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_acv_ldc fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc " "Elaborating entity \"fpga_ddr3_p0_acv_ldc\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "clock_gen\[0\].acv_ck_ldc" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116411 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_clock_pair_generator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"fpga_ddr3_p0_clock_pair_generator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_altdqdqs fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"fpga_ddr3_p0_altdqdqs\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|afi_mux_ddr3_ddrx:m0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "m0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0 " "Elaborating entity \"fpga_ddr3_s0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "s0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116669 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_scc_mgr_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785116819 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785116819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785116975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785116975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_reg_file_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785116996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117010 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_phy_mgr_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_data_mgr_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_rw_mgr_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "inst_ROM_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_ddr3_s0_inst_ROM.hex " "Parameter \"init_file\" = \"fpga_ddr3_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117122 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgs1 " "Found entity 1: altsyncram_dgs1" {  } { { "db/altsyncram_dgs1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_dgs1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgs1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated " "Elaborating entity \"altsyncram_dgs1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/decode_8ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_dgs1.tdf" "wr_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_dgs1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/mux_2gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_dgs1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_dgs1.tdf" "rd_mux" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_dgs1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "ac_ROM_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_ddr3_s0_AC_ROM.hex " "Parameter \"init_file\" = \"fpga_ddr3_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117351 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9u1 " "Found entity 1: altsyncram_e9u1" {  } { { "db/altsyncram_e9u1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_e9u1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9u1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated " "Elaborating entity \"altsyncram_e9u1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/decode_5ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_e9u1.tdf" "wr_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_e9u1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/mux_3gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_e9u1:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_e9u1.tdf" "rd_mux" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_e9u1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117577 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_okr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "write_decoder_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "DO_decoder" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "read_datapath_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" "bitcheck_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117699 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_8lr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "data_broadcast_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "jumplogic_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_mem" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_ddr3_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"fpga_ddr3_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785117790 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785117790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfj1 " "Found entity 1: altsyncram_qfj1" {  } { { "db/altsyncram_qfj1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_qfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785117844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785117844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qfj1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_qfj1:auto_generated " "Elaborating entity \"altsyncram_qfj1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_qfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "seq_bridge" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst_data_master_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "seq_bridge_m0_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst_instruction_master_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_mem_s1_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "seq_bridge_m0_translator_avalon_universal_master_0_agent" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router:addr_router " "Elaborating entity \"fpga_ddr3_s0_addr_router\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router:addr_router\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "addr_router" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router:addr_router\|fpga_ddr3_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_addr_router_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router:addr_router\|fpga_ddr3_s0_addr_router_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_001:addr_router_001 " "Elaborating entity \"fpga_ddr3_s0_addr_router_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_001:addr_router_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "addr_router_001" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router_001_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_001:addr_router_001\|fpga_ddr3_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_addr_router_001_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_001:addr_router_001\|fpga_ddr3_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router_002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_002:addr_router_002 " "Elaborating entity \"fpga_ddr3_s0_addr_router_002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_002:addr_router_002\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "addr_router_002" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_addr_router_002_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_002:addr_router_002\|fpga_ddr3_s0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_addr_router_002_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_addr_router_002:addr_router_002\|fpga_ddr3_s0_addr_router_002_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router:id_router " "Elaborating entity \"fpga_ddr3_s0_id_router\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router:id_router\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "id_router" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router:id_router\|fpga_ddr3_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_id_router_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router:id_router\|fpga_ddr3_s0_id_router_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_003:id_router_003 " "Elaborating entity \"fpga_ddr3_s0_id_router_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_003:id_router_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "id_router_003" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router_003_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_003:id_router_003\|fpga_ddr3_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_id_router_003_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_003:id_router_003\|fpga_ddr3_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router_005 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_005:id_router_005 " "Elaborating entity \"fpga_ddr3_s0_id_router_005\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_005:id_router_005\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "id_router_005" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_id_router_005_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_005:id_router_005\|fpga_ddr3_s0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_id_router_005_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_id_router_005:id_router_005\|fpga_ddr3_s0_id_router_005_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "the_default_decode" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785117998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "limiter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "rst_controller" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_cmd_xbar_demux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fpga_ddr3_s0_cmd_xbar_demux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cmd_xbar_demux" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_cmd_xbar_demux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"fpga_ddr3_s0_cmd_xbar_demux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cmd_xbar_demux_001" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_cmd_xbar_demux_002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"fpga_ddr3_s0_cmd_xbar_demux_002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cmd_xbar_demux_002" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_cmd_xbar_mux_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"fpga_ddr3_s0_cmd_xbar_mux_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cmd_xbar_mux_003" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" "arb" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_cmd_xbar_mux_005 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"fpga_ddr3_s0_cmd_xbar_mux_005\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cmd_xbar_mux_005" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" "arb" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_rsp_xbar_demux_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"fpga_ddr3_s0_rsp_xbar_demux_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "rsp_xbar_demux_003" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_rsp_xbar_demux_005 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"fpga_ddr3_s0_rsp_xbar_demux_005\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "rsp_xbar_demux_005" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_rsp_xbar_mux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fpga_ddr3_s0_rsp_xbar_mux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "rsp_xbar_mux" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" "arb" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_rsp_xbar_mux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"fpga_ddr3_s0_rsp_xbar_mux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "rsp_xbar_mux_001" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" "arb" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_irq_mapper fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_irq_mapper:irq_mapper " "Elaborating entity \"fpga_ddr3_s0_irq_mapper\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_irq_mapper:irq_mapper\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "irq_mapper" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster " "Elaborating entity \"fpga_ddr3_dmaster\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "dmaster" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118101 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785118101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118104 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ir_out 0 altera_jtag_streaming.v(93) " "Net \"ir_out\" at altera_jtag_streaming.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462785118108 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118118 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785118118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "node" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118132 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785118132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "idle_remover" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "idle_inserter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "crosser" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_timing_adt fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_timing_adt:timing_adt " "Elaborating entity \"fpga_ddr3_dmaster_timing_adt\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_timing_adt:timing_adt\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "timing_adt" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "fifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "b2p" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "p2b" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "transacto" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "p2m" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_b2p_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"fpga_ddr3_dmaster_b2p_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "b2p_adapter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel fpga_ddr3_dmaster_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at fpga_ddr3_dmaster_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462785118784 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpga_ddr3_dmaster_b2p_adapter.v(40) " "Verilog HDL assignment warning at fpga_ddr3_dmaster_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462785118784 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_p2b_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"fpga_ddr3_dmaster_p2b_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "p2b_adapter" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_c0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0 " "Elaborating entity \"fpga_ddr3_c0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "c0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" "ng0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_controller.v(1020) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1020): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462785118828 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_controller.v(1021) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462785118828 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785118960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785118961 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785118961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsr1 " "Found entity 1: altsyncram_bsr1" {  } { { "db/altsyncram_bsr1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_bsr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsr1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated " "Elaborating entity \"altsyncram_bsr1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119039 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785119039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pr1 " "Found entity 1: altsyncram_9pr1" {  } { { "db/altsyncram_9pr1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_9pr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pr1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated " "Elaborating entity \"altsyncram_9pr1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 164 " "Parameter \"lpm_width\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785119407 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785119407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6ga1 " "Found entity 1: scfifo_6ga1" {  } { { "db/scfifo_6ga1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_6ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6ga1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated " "Elaborating entity \"scfifo_6ga1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fr91 " "Found entity 1: a_dpfifo_fr91" {  } { { "db/a_dpfifo_fr91.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fr91 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo " "Elaborating entity \"a_dpfifo_fr91\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\"" {  } { { "db/scfifo_6ga1.tdf" "dpfifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_6ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_vgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|altsyncram_vgn1:FIFOram\"" {  } { { "db/a_dpfifo_fr91.tdf" "FIFOram" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fr91.tdf" "almost_full_comparer" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_fr91.tdf" "three_comparison" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fr91.tdf" "rd_ptr_msb" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_fr91.tdf" "usedw_counter" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785119788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785119788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_6ga1:auto_generated\|a_dpfifo_fr91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_fr91.tdf" "wr_ptr" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_fr91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785119999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 46 " "Parameter \"lpm_width\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120000 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785120000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aga1 " "Found entity 1: scfifo_aga1" {  } { { "db/scfifo_aga1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_aga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aga1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated " "Elaborating entity \"scfifo_aga1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jr91 " "Found entity 1: a_dpfifo_jr91" {  } { { "db/a_dpfifo_jr91.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jr91 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo " "Elaborating entity \"a_dpfifo_jr91\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\"" {  } { { "db/scfifo_aga1.tdf" "dpfifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_aga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_7hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_jr91.tdf" "FIFOram" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_jr91.tdf" "almost_full_comparer" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_jr91.tdf" "three_comparison" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_jr91.tdf" "rd_ptr_msb" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_jr91.tdf" "usedw_counter" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_aga1:auto_generated\|a_dpfifo_jr91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_jr91.tdf" "wr_ptr" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_jr91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785120533 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785120533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kea1 " "Found entity 1: scfifo_kea1" {  } { { "db/scfifo_kea1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_kea1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kea1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated " "Elaborating entity \"scfifo_kea1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tp91 " "Found entity 1: a_dpfifo_tp91" {  } { { "db/a_dpfifo_tp91.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_tp91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tp91 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo " "Elaborating entity \"a_dpfifo_tp91\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\"" {  } { { "db/scfifo_kea1.tdf" "dpfifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_kea1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdn1 " "Found entity 1: altsyncram_rdn1" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_rdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdn1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|altsyncram_rdn1:FIFOram " "Elaborating entity \"altsyncram_rdn1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|altsyncram_rdn1:FIFOram\"" {  } { { "db/a_dpfifo_tp91.tdf" "FIFOram" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_tp91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tp91.tdf" "almost_full_comparer" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_tp91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_tp91.tdf" "three_comparison" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_tp91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785120772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785120772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kea1:auto_generated\|a_dpfifo_tp91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_tp91.tdf" "usedw_counter" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_tp91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785120799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121005 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785121005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_2ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785121055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_br91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785121065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/scfifo_2ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_ngn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785121145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/a_dpfifo_br91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 129 " "Parameter \"width_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 129 " "Parameter \"width_b\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462785121189 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462785121189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2s1 " "Found entity 1: altsyncram_t2s1" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/db/altsyncram_t2s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462785121282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2s1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated " "Elaborating entity \"altsyncram_t2s1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_t2s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" "a0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462785121375 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "oct0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "dll0" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "dmaster_master_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "s0_seq_debug_translator" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVL AVL:to_ddr3 " "Elaborating entity \"AVL\" for hierarchy \"AVL:to_ddr3\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "to_ddr3" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_BUFFER READ_BUFFER:read_buff1 " "Elaborating entity \"READ_BUFFER\" for hierarchy \"READ_BUFFER:read_buff1\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "read_buff1" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MASK_BUFFER MASK_BUFFER:mask_buff " "Elaborating entity \"MASK_BUFFER\" for hierarchy \"MASK_BUFFER:mask_buff\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "mask_buff" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_BACK WRITE_BACK:accumulator " "Elaborating entity \"WRITE_BACK\" for hierarchy \"WRITE_BACK:accumulator\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "accumulator" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_i ALU_i:alu_i " "Elaborating entity \"ALU_i\" for hierarchy \"ALU_i:alu_i\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "alu_i" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:mv " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:mv\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "mv" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121428 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem_control.sv(48) " "Verilog HDL Case Statement warning at mem_control.sv(48): incomplete case statement has no default case item" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1462785121462 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "local_init_done mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"local_init_done\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121467 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_readdatavalid mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_readdatavalid\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121467 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_wait_request_n mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_wait_request_n\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121467 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_readdata mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121467 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_burstbegin mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_burstbegin\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121468 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_address mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_address\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121468 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_writedata mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_writedata\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121468 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_write mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_write\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121468 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avl_read mem_control.sv(48) " "Verilog HDL Always Construct warning at mem_control.sv(48): inferring latch(es) for variable \"avl_read\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462785121468 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "mem_control.sv(48) " "SystemVerilog RTL Coding error at mem_control.sv(48): always_comb construct does not infer purely combinational logic." {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1462785121469 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rbi2.block mem_control.sv(7) " "Output port \"rbi2.block\" at mem_control.sv(7) has no driver" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785121492 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rbi2.ready mem_control.sv(7) " "Output port \"rbi2.ready\" at mem_control.sv(7) has no driver" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462785121492 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[0\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[1\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[2\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[3\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[4\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[5\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[6\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[7\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[8\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121499 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[9\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[10\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[11\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[12\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[13\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[14\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[15\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[16\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[17\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[18\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[19\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[20\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[21\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[22\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[23\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[24\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[25\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[26\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[26\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[27\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[27\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[28\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[28\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[29\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[29\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121500 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[30\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[30\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[31\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[31\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[32\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[32\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[33\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[33\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[34\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[34\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[35\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[35\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[36\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[36\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[37\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[37\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[38\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[38\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[39\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[39\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[40\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[40\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[41\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[41\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[42\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[42\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[43\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[43\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[44\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[44\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[45\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[45\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[46\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[46\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[47\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[47\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[48\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[48\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[49\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[49\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[50\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[50\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121501 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[51\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[51\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[52\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[52\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[53\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[53\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[54\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[54\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[55\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[55\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[56\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[56\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[57\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[57\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[58\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[58\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[59\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[59\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[60\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[60\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[61\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[61\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[62\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[62\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[63\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[63\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[64\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[64\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[65\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[65\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[66\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[66\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121502 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[67\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[67\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[68\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[68\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[69\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[69\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[70\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[70\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[71\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[71\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[72\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[72\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[73\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[73\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[74\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[74\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[75\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[75\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[76\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[76\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[77\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[77\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[78\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[78\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[79\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[79\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[80\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[80\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[81\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[81\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[82\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[82\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[83\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[83\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[84\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[84\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[85\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[85\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121503 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[86\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[86\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[87\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[87\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[88\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[88\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[89\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[89\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[90\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[90\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[91\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[91\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[92\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[92\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[93\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[93\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[94\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[94\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[95\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[95\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[96\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[96\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[97\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[97\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[98\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[98\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[99\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[99\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[100\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[100\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[101\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[101\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[102\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[102\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[103\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[103\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[104\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[104\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[105\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[105\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121504 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[106\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[106\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[107\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[107\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[108\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[108\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[109\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[109\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[110\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[110\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[111\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[111\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[112\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[112\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[113\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[113\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[114\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[114\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[115\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[115\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[116\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[116\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[117\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[117\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[118\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[118\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[119\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[119\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[120\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[120\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[121\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[121\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[122\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[122\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[123\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[123\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[124\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[124\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121505 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[125\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[125\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[126\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[126\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdata\[127\] mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdata\[127\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_wait_request_n mem_control.sv(48) " "Inferred latch for \"rb1.avl_wait_request_n\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.avl_readdatavalid mem_control.sv(48) " "Inferred latch for \"rb1.avl_readdatavalid\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1.local_init_done mem_control.sv(48) " "Inferred latch for \"rb1.local_init_done\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[0\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[1\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[2\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[3\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[4\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[5\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[6\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[7\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[8\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[9\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[10\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[11\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[12\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[13\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121506 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[14\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[15\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[16\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[17\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[18\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[19\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[20\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[21\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[22\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[23\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[24\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[25\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[26\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[26\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[27\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[27\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[28\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[28\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[29\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[29\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[30\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[30\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[31\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[31\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[32\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[32\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[33\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[33\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121507 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[34\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[34\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[35\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[35\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[36\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[36\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[37\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[37\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[38\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[38\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[39\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[39\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[40\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[40\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[41\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[41\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[42\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[42\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[43\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[43\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[44\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[44\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[45\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[45\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[46\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[46\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[47\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[47\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[48\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[48\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[49\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[49\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[50\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[50\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[51\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[51\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[52\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[52\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121508 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[53\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[53\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[54\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[54\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[55\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[55\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[56\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[56\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[57\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[57\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[58\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[58\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[59\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[59\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[60\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[60\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[61\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[61\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[62\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[62\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[63\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[63\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[64\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[64\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[65\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[65\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[66\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[66\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[67\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[67\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121509 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[68\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[68\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[69\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[69\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[70\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[70\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[71\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[71\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[72\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[72\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[73\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[73\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[74\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[74\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[75\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[75\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[76\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[76\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121510 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[77\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[77\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[78\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[78\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[79\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[79\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[80\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[80\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[81\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[81\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[82\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[82\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[83\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[83\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[84\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[84\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[85\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[85\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[86\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[86\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[87\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[87\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121511 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[88\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[88\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[89\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[89\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[90\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[90\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[91\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[91\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[92\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[92\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[93\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[93\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[94\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[94\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[95\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[95\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[96\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[96\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[97\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[97\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[98\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[98\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[99\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[99\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[100\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[100\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[101\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[101\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121512 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[102\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[102\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[103\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[103\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[104\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[104\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[105\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[105\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[106\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[106\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[107\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[107\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[108\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[108\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[109\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[109\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[110\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[110\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[111\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[111\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[112\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[112\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[113\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[113\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[114\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[114\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[115\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[115\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[116\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[116\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[117\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[117\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[118\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[118\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[119\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[119\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121513 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[120\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[120\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[121\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[121\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[122\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[122\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[123\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[123\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[124\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[124\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[125\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[125\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[126\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[126\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdata\[127\] mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdata\[127\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_wait_request_n mem_control.sv(48) " "Inferred latch for \"rb2.avl_wait_request_n\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.avl_readdatavalid mem_control.sv(48) " "Inferred latch for \"rb2.avl_readdatavalid\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2.local_init_done mem_control.sv(48) " "Inferred latch for \"rb2.local_init_done\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[0\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[1\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[2\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[3\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[4\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[5\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[6\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121514 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[7\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[8\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[9\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[10\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[11\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[12\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[13\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[14\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[15\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[16\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[17\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[18\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[19\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[20\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[21\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[22\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[23\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[24\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121515 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[25\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[26\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[26\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[27\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[27\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[28\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[28\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[29\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[29\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[30\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[30\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[31\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[31\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[32\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[32\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[33\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[33\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[34\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[34\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[35\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[35\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[36\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[36\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[37\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[37\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[38\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[38\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[39\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[39\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[40\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[40\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[41\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[41\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[42\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[42\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121516 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[43\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[43\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[44\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[44\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[45\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[45\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[46\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[46\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[47\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[47\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[48\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[48\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[49\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[49\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[50\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[50\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[51\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[51\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[52\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[52\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[53\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[53\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[54\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[54\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[55\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[55\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[56\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[56\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[57\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[57\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[58\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[58\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[59\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[59\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121517 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[60\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[60\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[61\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[61\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[62\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[62\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[63\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[63\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[64\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[64\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[65\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[65\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[66\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[66\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[67\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[67\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[68\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[68\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[69\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[69\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[70\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[70\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[71\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[71\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[72\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[72\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[73\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[73\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[74\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[74\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[75\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[75\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[76\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[76\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[77\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[77\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121518 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[78\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[78\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[79\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[79\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[80\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[80\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[81\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[81\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[82\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[82\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[83\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[83\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[84\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[84\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[85\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[85\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[86\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[86\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[87\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[87\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[88\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[88\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[89\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[89\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[90\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[90\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[91\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[91\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[92\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[92\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[93\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[93\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[94\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[94\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[95\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[95\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121519 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[96\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[96\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[97\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[97\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[98\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[98\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[99\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[99\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[100\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[100\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[101\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[101\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[102\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[102\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[103\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[103\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[104\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[104\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[105\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[105\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[106\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[106\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[107\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[107\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[108\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[108\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[109\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[109\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[110\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[110\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[111\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[111\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[112\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[112\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121520 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[113\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[113\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[114\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[114\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[115\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[115\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[116\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[116\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[117\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[117\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[118\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[118\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[119\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[119\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[120\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[120\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[121\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[121\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[122\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[122\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[123\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[123\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[124\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[124\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121521 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[125\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[125\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[126\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[126\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdata\[127\] mem_control.sv(48) " "Inferred latch for \"mask.avl_readdata\[127\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_wait_request_n mem_control.sv(48) " "Inferred latch for \"mask.avl_wait_request_n\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.avl_readdatavalid mem_control.sv(48) " "Inferred latch for \"mask.avl_readdatavalid\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask.local_init_done mem_control.sv(48) " "Inferred latch for \"mask.local_init_done\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_read mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_read\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_write mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_write\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[0\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[1\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[2\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[3\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121522 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[4\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[5\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[6\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[7\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[8\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[9\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[10\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[11\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[12\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[13\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[14\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[15\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121523 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[16\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[17\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[18\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[19\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[20\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[21\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[22\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[23\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[24\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[25\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[26\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[26\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[27\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[27\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121524 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[28\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[28\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[29\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[29\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[30\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[30\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[31\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[31\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[32\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[32\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[33\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[33\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[34\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[34\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[35\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[35\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[36\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[36\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[37\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[37\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[38\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[38\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[39\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[39\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[40\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[40\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121525 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[41\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[41\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[42\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[42\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[43\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[43\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[44\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[44\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[45\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[45\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[46\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[46\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[47\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[47\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[48\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[48\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[49\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[49\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[50\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[50\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[51\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[51\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[52\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[52\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121526 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[53\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[53\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[54\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[54\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[55\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[55\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[56\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[56\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[57\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[57\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[58\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[58\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[59\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[59\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[60\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[60\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[61\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[61\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[62\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[62\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[63\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[63\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[64\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[64\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[65\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[65\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121527 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[66\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[66\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[67\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[67\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[68\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[68\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[69\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[69\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[70\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[70\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[71\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[71\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[72\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[72\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[73\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[73\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[74\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[74\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[75\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[75\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[76\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[76\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121528 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[77\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[77\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[78\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[78\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[79\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[79\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[80\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[80\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[81\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[81\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[82\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[82\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[83\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[83\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[84\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[84\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[85\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[85\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[86\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[86\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[87\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[87\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[88\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[88\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[89\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[89\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121529 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[90\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[90\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[91\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[91\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[92\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[92\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[93\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[93\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[94\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[94\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[95\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[95\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[96\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[96\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[97\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[97\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[98\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[98\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[99\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[99\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[100\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[100\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[101\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[101\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121530 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[102\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[102\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[103\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[103\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[104\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[104\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[105\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[105\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[106\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[106\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[107\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[107\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[108\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[108\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[109\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[109\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[110\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[110\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[111\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[111\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[112\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[112\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[113\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[113\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[114\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[114\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121531 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[115\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[115\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[116\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[116\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[117\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[117\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[118\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[118\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[119\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[119\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[120\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[120\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[121\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[121\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[122\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[122\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[123\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[123\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[124\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[124\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[125\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[125\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121532 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[126\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[126\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_writedata\[127\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_writedata\[127\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[0\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[1\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[2\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[3\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[4\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[5\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[6\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121533 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[7\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[8\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[9\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[10\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[11\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[12\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[13\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[14\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[15\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[16\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[17\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121534 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[18\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[19\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[20\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[21\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[22\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[23\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[24\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_address\[25\] mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_address\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_ddr3.avl_burstbegin mem_control.sv(48) " "Inferred latch for \"to_ddr3.avl_burstbegin\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[0\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[0\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[1\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[1\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121535 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[2\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[2\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[3\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[3\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[4\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[4\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[5\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[5\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[6\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[6\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[7\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[7\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[8\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[8\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[9\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[9\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[10\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[10\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[11\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[11\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[12\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[12\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[13\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[13\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[14\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[14\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[15\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[15\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121536 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[16\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[16\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[17\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[17\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[18\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[18\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[19\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[19\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[20\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[20\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[21\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[21\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[22\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[22\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[23\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[23\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[24\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[24\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[25\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[25\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[26\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[26\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[27\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[27\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[28\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[28\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121537 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[29\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[29\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[30\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[30\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[31\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[31\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[32\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[32\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[33\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[33\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[34\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[34\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[35\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[35\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[36\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[36\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[37\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[37\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[38\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[38\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[39\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[39\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[40\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[40\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[41\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[41\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[42\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[42\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121538 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[43\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[43\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[44\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[44\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[45\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[45\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[46\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[46\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[47\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[47\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[48\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[48\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[49\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[49\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[50\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[50\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[51\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[51\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[52\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[52\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[53\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[53\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[54\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[54\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[55\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[55\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[56\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[56\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121539 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[57\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[57\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[58\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[58\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[59\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[59\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[60\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[60\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[61\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[61\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[62\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[62\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[63\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[63\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[64\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[64\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[65\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[65\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[66\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[66\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[67\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[67\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[68\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[68\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[69\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[69\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121540 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[70\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[70\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[71\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[71\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[72\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[72\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[73\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[73\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[74\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[74\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[75\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[75\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[76\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[76\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[77\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[77\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[78\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[78\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[79\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[79\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[80\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[80\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[81\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[81\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[82\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[82\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121541 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[83\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[83\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[84\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[84\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[85\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[85\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[86\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[86\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[87\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[87\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[88\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[88\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[89\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[89\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[90\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[90\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[91\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[91\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[92\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[92\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[93\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[93\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[94\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[94\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[95\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[95\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121542 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[96\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[96\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[97\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[97\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[98\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[98\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[99\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[99\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[100\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[100\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[101\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[101\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[102\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[102\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[103\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[103\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[104\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[104\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[105\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[105\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[106\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[106\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[107\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[107\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[108\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[108\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121543 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[109\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[109\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[110\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[110\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[111\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[111\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[112\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[112\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[113\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[113\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[114\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[114\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[115\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[115\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[116\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[116\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[117\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[117\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[118\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[118\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[119\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[119\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[120\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[120\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[121\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[121\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121544 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[122\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[122\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[123\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[123\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[124\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[124\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[125\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[125\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[126\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[126\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdata\[127\] mem_control.sv(48) " "Inferred latch for \"wba.avl_readdata\[127\]\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_wait_request_n mem_control.sv(48) " "Inferred latch for \"wba.avl_wait_request_n\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.avl_readdatavalid mem_control.sv(48) " "Inferred latch for \"wba.avl_readdatavalid\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wba.local_init_done mem_control.sv(48) " "Inferred latch for \"wba.local_init_done\" at mem_control.sv(48)" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121545 "|SoCKit_DDR3_RTL_Test|mem_control:mv"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mem_control:mv " "Can't elaborate user hierarchy \"mem_control:mv\"" {  } { { "SoCKit_DDR3_RTL_Test.sv" "mv" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sv" 518 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462785121590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg " "Generated suppressed messages file /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785121964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 54 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1628 " "Peak virtual memory: 1628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462785122655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  9 05:12:02 2016 " "Processing ended: Mon May  9 05:12:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462785122655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462785122655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462785122655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785122655 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 54 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 54 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462785125672 ""}
