Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Tue Dec 25 00:39:06 2018
| Host             : LAPTOP-TA7K8CE5 running 64-bit major release  (build 9200)
| Command          : report_power -file design_main_wrapper_power_routed.rpt -pb design_main_wrapper_power_summary_routed.pb -rpx design_main_wrapper_power_routed.rpx
| Design           : design_main_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.087        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.015        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      260 |       --- |             --- |
|   LUT as Logic |    <0.001 |      109 |     20800 |            0.52 |
|   CARRY4       |    <0.001 |       15 |      8150 |            0.18 |
|   Register     |    <0.001 |       81 |     41600 |            0.19 |
|   Others       |     0.000 |       47 |       --- |             --- |
| Signals        |    <0.001 |      219 |       --- |             --- |
| I/O            |     0.013 |       34 |       106 |           32.08 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.087 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.012 |       0.002 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| design_main_wrapper                     |     0.015 |
|   design_main_i                         |     0.002 |
|     c_counter_binary_0                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     controller_wrapper_0                |    <0.001 |
|       U0                                |    <0.001 |
|         controller_i                    |    <0.001 |
|           xup_and3_0                    |    <0.001 |
|             inst                        |    <0.001 |
|           xup_and6_0                    |    <0.001 |
|             inst                        |    <0.001 |
|           xup_and6_1                    |    <0.001 |
|             inst                        |    <0.001 |
|           xup_xnor2_0                   |    <0.001 |
|           xup_xnor2_1                   |    <0.001 |
|           xup_xnor2_10                  |    <0.001 |
|           xup_xnor2_11                  |    <0.001 |
|           xup_xnor2_2                   |    <0.001 |
|           xup_xnor2_3                   |    <0.001 |
|           xup_xnor2_4                   |    <0.001 |
|           xup_xnor2_5                   |    <0.001 |
|           xup_xnor2_6                   |    <0.001 |
|           xup_xnor2_7                   |    <0.001 |
|           xup_xnor2_8                   |    <0.001 |
|           xup_xnor2_9                   |    <0.001 |
|     seg7_wrapper_0                      |    <0.001 |
|       U0                                |    <0.001 |
|         seg7_i                          |    <0.001 |
|           bin2BCD_0                     |    <0.001 |
|           bin2BCD_1                     |    <0.001 |
|           bin2BCD_2                     |    <0.001 |
|           seg7display_0                 |    <0.001 |
|             inst                        |    <0.001 |
|           xlconcat_1                    |     0.000 |
|           xup_and_vector_0              |    <0.001 |
|             inst                        |    <0.001 |
|     storage_wrapper_0                   |    <0.001 |
|       U0                                |    <0.001 |
|         storage_i                       |    <0.001 |
|           xup_and2_0                    |    <0.001 |
|           xup_dff_0                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_1                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_10                    |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_11                    |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_2                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_3                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_4                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_5                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_6                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_7                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_8                     |    <0.001 |
|             inst                        |    <0.001 |
|           xup_dff_9                     |    <0.001 |
|             inst                        |    <0.001 |
|     xup_2_to_1_mux_0                    |    <0.001 |
|       inst                              |    <0.001 |
|     xup_2_to_1_mux_1                    |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and2_0                          |    <0.001 |
|     xup_and2_1                          |    <0.001 |
|     xup_and2_2                          |    <0.001 |
|     xup_and2_3                          |    <0.001 |
|     xup_and2_4                          |    <0.001 |
|     xup_and2_5                          |    <0.001 |
|     xup_and2_6                          |    <0.001 |
|     xup_and3_0                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_2                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_3                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_4                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_5                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_6                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_7                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and3_8                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_0                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_1                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_10                         |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_11                         |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_12                         |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_2                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_3                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_4                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_5                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_6                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_7                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_8                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and4_9                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_0                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_1                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_2                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_3                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_4                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_5                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_and5_6                          |    <0.001 |
|       inst                              |    <0.001 |
|     xup_clk_divider_0                   |    <0.001 |
|       inst                              |    <0.001 |
|     xup_dff_0                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_dff_en_0                        |    <0.001 |
|       inst                              |    <0.001 |
|     xup_dff_en_reset_0                  |    <0.001 |
|       inst                              |    <0.001 |
|     xup_dff_en_reset_1                  |    <0.001 |
|       inst                              |    <0.001 |
|     xup_dff_en_reset_2                  |    <0.001 |
|       inst                              |    <0.001 |
|     xup_inv_0                           |     0.000 |
|     xup_inv_1                           |     0.000 |
|     xup_inv_2                           |     0.000 |
|     xup_inv_3                           |     0.000 |
|     xup_inv_4                           |     0.000 |
|     xup_inv_5                           |     0.000 |
|     xup_inv_6                           |     0.000 |
|     xup_inv_7                           |     0.000 |
|     xup_inv_8                           |     0.000 |
|     xup_inv_9                           |    <0.001 |
|     xup_or2_0                           |    <0.001 |
|     xup_or2_1                           |    <0.001 |
|     xup_or2_2                           |    <0.001 |
|     xup_or2_3                           |    <0.001 |
|     xup_or3_0                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or3_1                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or3_2                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or4_0                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or4_1                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or5_0                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or5_1                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or6_0                           |    <0.001 |
|       inst                              |    <0.001 |
|     xup_or6_1                           |    <0.001 |
|       inst                              |    <0.001 |
+-----------------------------------------+-----------+


