/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [13:0] _01_;
  wire [5:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire [32:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [19:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_1z & celloutsig_0_2z);
  assign celloutsig_1_16z = ~(celloutsig_1_2z[3] & celloutsig_1_3z);
  assign celloutsig_0_53z = !(celloutsig_0_2z ? celloutsig_0_25z : celloutsig_0_10z[8]);
  assign celloutsig_0_6z = !(celloutsig_0_0z[1] ? in_data[2] : celloutsig_0_2z);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_0z[1]);
  assign celloutsig_0_26z = !(celloutsig_0_10z[7] ? celloutsig_0_2z : celloutsig_0_1z);
  assign celloutsig_0_29z = !(celloutsig_0_9z ? celloutsig_0_17z : celloutsig_0_25z);
  assign celloutsig_0_38z = celloutsig_0_29z | ~(_00_);
  assign celloutsig_1_11z = celloutsig_1_6z | ~(celloutsig_1_9z[8]);
  assign celloutsig_1_19z = celloutsig_1_0z[3] | ~(celloutsig_1_7z);
  assign celloutsig_0_13z = celloutsig_0_5z[2] | ~(celloutsig_0_4z[7]);
  assign celloutsig_0_25z = celloutsig_0_17z | ~(celloutsig_0_1z);
  assign celloutsig_0_55z = celloutsig_0_12z[6] | celloutsig_0_16z[8];
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_1z[0];
  assign celloutsig_1_6z = celloutsig_1_3z | celloutsig_1_2z[3];
  assign celloutsig_0_1z = in_data[31] | celloutsig_0_0z[3];
  assign celloutsig_0_9z = ~(celloutsig_0_8z ^ celloutsig_0_4z[11]);
  assign celloutsig_0_4z = { in_data[89:88], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } + in_data[83:64];
  assign celloutsig_0_10z = { celloutsig_0_4z[18:9], celloutsig_0_1z, celloutsig_0_6z } + { celloutsig_0_3z[4:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 14'h0000;
    else _01_ <= celloutsig_0_4z[17:4];
  reg [5:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= celloutsig_0_21z[9:4];
  assign { _02_[5:1], _00_ } = _23_;
  assign celloutsig_1_3z = { in_data[187:184], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } > { in_data[128:118], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_16z[7:1], celloutsig_0_5z } > _01_[13:2];
  assign celloutsig_0_40z = celloutsig_0_21z[9:0] <= celloutsig_0_31z[11:2];
  assign celloutsig_0_8z = { celloutsig_0_4z[7:6], celloutsig_0_1z, celloutsig_0_7z } <= celloutsig_0_3z[4:1];
  assign celloutsig_0_28z = { _02_[5:1], _00_ } <= celloutsig_0_12z[7:2];
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } && { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[182:175] < { celloutsig_1_0z[1:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_11z = in_data[91:88] < { celloutsig_0_4z[7:6], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[92:89] < celloutsig_0_0z[6:3];
  assign celloutsig_0_5z = { celloutsig_0_3z[4:1], celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[3:2], celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_34z = { in_data[67:40], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z } % { 1'h1, celloutsig_0_16z[6:3], celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[124:120] * in_data[191:187];
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } * { celloutsig_1_2z[2:1], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_14z = in_data[34:16] * { in_data[47:46], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[11:4], celloutsig_0_13z } * _01_[12:4];
  assign celloutsig_1_0z = - in_data[102:99];
  assign celloutsig_1_10z = - { celloutsig_1_1z[1:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_24z = - in_data[74:69];
  assign celloutsig_0_30z = - { celloutsig_0_21z[10:4], celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[74:70] | { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_16z[7:4], celloutsig_0_4z } | { celloutsig_0_24z[5:2], celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_29z };
  assign celloutsig_1_1z = in_data[171:169] | celloutsig_1_0z[2:0];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_0z[1:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_10z[2:1], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_3z } | celloutsig_1_12z[11:0];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z } | { celloutsig_0_10z[9:6], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_16z[6:3], celloutsig_0_7z } | { celloutsig_0_14z[9:8], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_21z = in_data[93:83] | celloutsig_0_4z[16:6];
  assign celloutsig_0_0z = in_data[32:26] - in_data[41:35];
  assign celloutsig_0_56z = { celloutsig_0_34z[31:21], celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_38z } - { celloutsig_0_30z[10:0], celloutsig_0_53z, celloutsig_0_40z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_53z };
  assign _02_[0] = _00_;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
