
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o guitar_hero_1154_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui guitar_hero_1154_impl_1.udb 
// Netlist created on Tue Dec 10 11:56:51 2024
// Netlist written on Tue Dec 10 11:57:05 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( inputKeys, clkin, audioTone, clkout, rgb_out, vsyncout, hsyncout );
  input  [4:0] inputKeys;
  input  clkin;
  output audioTone, clkout;
  output [5:0] rgb_out;
  output vsyncout, hsyncout;
  wire   \gen1.game1.n35802 , \gen1.game1.n22070 , VCC_net, 
         \gen1.game1.n47_3[7] , \gen1.game1.bar_position3y_9__N_399[9] , 
         \gen1.game1.n36153 , \gen1.game1.n22427 , 
         \gen1.game1.bar_position3y[9] , \gen1.game1.bar_position3y_2__N_421 , 
         \gen1.game1.bar_position3y_2__N_422 , vga_clk, 
         \gen1.game1.bar_position3y_9__N_399[8] , 
         \gen1.game1.bar_position3y_9__N_399[7] , \gen1.game1.n36150 , 
         \gen1.game1.bar_position3y[8] , \gen1.game1.n22425 , 
         \gen1.game1.bar_position3y[7] , 
         \gen1.game1.bar_position3y_9__N_399[6] , 
         \gen1.game1.bar_position3y_9__N_399[5] , \gen1.game1.n36144 , 
         \gen1.game1.bar_position3y[6] , \gen1.game1.n22423 , 
         \gen1.game1.bar_position3y[5] , 
         \gen1.game1.bar_position3y_9__N_399[4] , 
         \gen1.game1.bar_position3y_9__N_399[3] , \gen1.game1.n36141 , 
         \gen1.game1.bar_position3y[4] , \gen1.game1.n22421 , 
         \gen1.game1.bar_position3y[3] , 
         \gen1.game1.bar_position3y_9__N_399[2] , \gen1.game1.n36138 , 
         \gen1.game1.bar_position3y[2] , 
         \gen1.game1.bar_position11y2_9__N_807[2] , \gen1.game1.n35988 , 
         \bar_position11y2[2] , \gen1.game1.bar_position11y2_2__N_829 , 
         \gen1.game1.bar_position11y2_2__N_830 , \gen1.game1.n22322 , 
         \gen1.game1.bar_position4y2_9__N_711[9] , \gen1.game1.n36189 , 
         \gen1.game1.n22319 , \gen1.game1.bar_position4y2[9] , 
         \gen1.game1.bar_position4y2_2__N_733 , 
         \gen1.game1.bar_position4y2_2__N_734 , 
         \gen1.game1.bar_position4y_9__N_423[9] , \gen1.game1.n36156 , 
         \gen1.game1.n22418 , \gen1.game1.bar_position4y[9] , 
         \gen1.game1.bar_position4y_2__N_445 , 
         \gen1.game1.bar_position4y_2__N_446 , 
         \gen1.game1.bar_position4y2_9__N_711[8] , 
         \gen1.game1.bar_position4y2_9__N_711[7] , \gen1.game1.n36186 , 
         \gen1.game1.bar_position4y2[8] , \gen1.game1.n22317 , 
         \gen1.game1.bar_position4y2[7] , 
         \gen1.game1.bar_position4y2_9__N_711[6] , 
         \gen1.game1.bar_position4y2_9__N_711[5] , \gen1.game1.n36183 , 
         \gen1.game1.bar_position4y2[6] , \gen1.game1.n22315 , 
         \gen1.game1.bar_position4y2[5] , 
         \gen1.game1.bar_position4y2_9__N_711[4] , 
         \gen1.game1.bar_position4y2_9__N_711[3] , \gen1.game1.n36180 , 
         \gen1.game1.bar_position4y2[4] , \gen1.game1.n22313 , 
         \gen1.game1.bar_position4y2[3] , 
         \gen1.game1.bar_position4y_9__N_423[8] , 
         \gen1.game1.bar_position4y_9__N_423[7] , \gen1.game1.n36135 , 
         \gen1.game1.bar_position4y[8] , \gen1.game1.n22416 , 
         \gen1.game1.bar_position4y[7] , 
         \gen1.game1.bar_position4y_9__N_423[6] , 
         \gen1.game1.bar_position4y_9__N_423[5] , \gen1.game1.n36132 , 
         \gen1.game1.bar_position4y[6] , \gen1.game1.n22414 , 
         \gen1.game1.bar_position4y[5] , 
         \gen1.game1.bar_position4y2_9__N_711[2] , \gen1.game1.n36174 , 
         \gen1.game1.bar_position4y2[2] , 
         \gen1.game1.bar_position3y2_9__N_735[9] , \gen1.game1.n36054 , 
         \gen1.game1.n22310 , \gen1.game1.bar_position3y2[9] , 
         \gen1.game1.bar_position3y2_2__N_757 , 
         \gen1.game1.bar_position3y2_2__N_758 , 
         \gen1.game1.bar_position4y_9__N_423[4] , 
         \gen1.game1.bar_position4y_9__N_423[3] , \gen1.game1.n36129 , 
         \gen1.game1.bar_position4y[4] , \gen1.game1.n22412 , 
         \gen1.game1.bar_position4y[3] , 
         \gen1.game1.bar_position4y_9__N_423[2] , \gen1.game1.n36126 , 
         \gen1.game1.bar_position4y[2] , 
         \gen1.game1.bar_position3y2_9__N_735[8] , 
         \gen1.game1.bar_position3y2_9__N_735[7] , \gen1.game1.n36051 , 
         \gen1.game1.bar_position3y2[8] , \gen1.game1.n22308 , 
         \gen1.game1.bar_position3y2[7] , 
         \gen1.game1.bar_position6y_9__N_447[9] , \gen1.game1.n36177 , 
         \gen1.game1.n22409 , \bar_position6y[9] , 
         \gen1.game1.bar_position6y_2__N_469 , 
         \gen1.game1.bar_position6y_2__N_470 , 
         \gen1.game1.bar_position3y2_9__N_735[6] , 
         \gen1.game1.bar_position3y2_9__N_735[5] , \gen1.game1.n35985 , 
         \gen1.game1.bar_position3y2[6] , \gen1.game1.n22306 , 
         \gen1.game1.bar_position3y2[5] , 
         \gen1.game1.bar_position3y2_9__N_735[4] , 
         \gen1.game1.bar_position3y2_9__N_735[3] , \gen1.game1.n35982 , 
         \gen1.game1.bar_position3y2[4] , \gen1.game1.n22304 , 
         \gen1.game1.bar_position3y2[3] , \gen1.game1.n35697 , 
         \gen1.game1.n22128 , \gen1.game1.n42_adj_1543[3] , 
         \gen1.game1.n42_adj_1543[4] , \gen1.game1.n22130 , 
         \gen1.game1.bar_position6y_9__N_447[8] , 
         \gen1.game1.bar_position6y_9__N_447[7] , \gen1.game1.n35829 , 
         \bar_position6y[8] , \gen1.game1.n22407 , \bar_position6y[7] , 
         \gen1.game1.bar_position3y2_9__N_735[2] , \gen1.game1.n35979 , 
         \gen1.game1.bar_position3y2[2] , 
         \gen1.game1.bar_position2y2_9__N_759[9] , \gen1.game1.n35976 , 
         \gen1.game1.n22301 , \gen1.game1.bar_position2y2[9] , 
         \gen1.game1.bar_position2y2_2__N_781 , 
         \gen1.game1.bar_position2y2_2__N_782 , \gen1.game1.n35637 , 
         \bar_position13y[3] , n51_adj_1837, \gen1.game1.n22204 , 
         \gen1.game1.bar_position6y_9__N_447[6] , 
         \gen1.game1.bar_position6y_9__N_447[5] , \gen1.game1.n35826 , 
         \bar_position6y[6] , \gen1.game1.n22405 , \bar_position6y[5] , 
         \gen1.game1.bar_position2y2_9__N_759[8] , 
         \gen1.game1.bar_position2y2_9__N_759[7] , \gen1.game1.n35970 , 
         \gen1.game1.bar_position2y2[8] , \gen1.game1.n22299 , 
         \gen1.game1.bar_position2y2[7] , \gen1.game1.n35715 , 
         \gen1.game1.n22200 , n44_adj_1825, n43_adj_1834, \gen1.game1.n35712 , 
         \gen1.game1.bar_position12y[9] , \gen1.game1.n22198 , 
         \bar_position12y[8] , n46_adj_1806, \gen1.game1.n52_adj_1541[6] , 
         \gen1.game1.n35709 , \bar_position12y[7] , \gen1.game1.n22196 , 
         \bar_position12y[6] , n48_adj_1807, n47_adj_1814, 
         \gen1.game1.bar_position6y_9__N_447[4] , 
         \gen1.game1.bar_position6y_9__N_447[3] , \gen1.game1.n35823 , 
         \bar_position6y[4] , \gen1.game1.n22403 , \bar_position6y[3] , 
         \gen1.game1.bar_position2y2_9__N_759[6] , 
         \gen1.game1.bar_position2y2_9__N_759[5] , \gen1.game1.n35967 , 
         \gen1.game1.bar_position2y2[6] , \gen1.game1.n22297 , 
         \gen1.game1.bar_position2y2[5] , 
         \gen1.game1.bar_position6y_9__N_447[2] , \gen1.game1.n35820 , 
         \bar_position6y[2] , \gen1.game1.bar_position2y2_9__N_759[4] , 
         \gen1.game1.bar_position2y2_9__N_759[3] , \gen1.game1.n35949 , 
         \gen1.game1.bar_position2y2[4] , \gen1.game1.n22295 , 
         \gen1.game1.bar_position2y2[3] , 
         \gen1.game1.bar_position2y2_9__N_759[2] , \gen1.game1.n35946 , 
         \gen1.game1.bar_position2y2[2] , 
         \gen1.game1.bar_position7y_9__N_471[9] , \gen1.game1.n36159 , 
         \gen1.game1.n22400 , \gen1.game1.bar_position7y[9] , 
         \gen1.game1.bar_position7y_2__N_493 , 
         \gen1.game1.bar_position7y_2__N_494 , 
         \gen1.game1.bar_position14y2_9__N_783[9] , \gen1.game1.n35964 , 
         \gen1.game1.n22292 , \gen1.game1.bar_position14y2[9] , 
         \gen1.game1.bar_position14y2_2__N_805 , 
         \gen1.game1.bar_position14y2_2__N_806 , 
         \gen1.game1.bar_position14y2_9__N_783[8] , 
         \gen1.game1.bar_position14y2_9__N_783[7] , \gen1.game1.n35961 , 
         \bar_position14y2[8] , \gen1.game1.n22290 , \bar_position14y2[7] , 
         \gen1.game1.bar_position7y_9__N_471[8] , 
         \gen1.game1.bar_position7y_9__N_471[7] , \gen1.game1.n36123 , 
         \bar_position7y[8] , \gen1.game1.n22398 , \bar_position7y[7] , 
         \gen1.game1.bar_position14y2_9__N_783[6] , 
         \gen1.game1.bar_position14y2_9__N_783[5] , \gen1.game1.n35958 , 
         \bar_position14y2[6] , \gen1.game1.n22288 , \bar_position14y2[5] , 
         \gen1.game1.bar_position14y2_9__N_783[4] , 
         \gen1.game1.bar_position14y2_9__N_783[3] , \gen1.game1.n35955 , 
         \bar_position14y2[4] , \gen1.game1.n22286 , \bar_position14y2[3] , 
         \gen1.game1.bar_position7y_9__N_471[6] , 
         \gen1.game1.bar_position7y_9__N_471[5] , \gen1.game1.n36120 , 
         \bar_position7y[6] , \gen1.game1.n22396 , \bar_position7y[5] , 
         \gen1.game1.n35706 , \bar_position12y[5] , \gen1.game1.n22194 , 
         \bar_position12y[4] , n50_adj_1821, n49_adj_1811, \gen1.game1.n35694 , 
         \gen1.game1.n22126 , \gen1.game1.n42_adj_1543[1] , 
         \gen1.game1.n42_adj_1543[2] , \gen1.game1.n35703 , 
         \bar_position12y[3] , n51_adj_1791, \gen1.game1.n35691 , 
         \gen1.game1.n42_adj_1543[0] , \gen1.game1.bar_position7y_9__N_471[4] , 
         \gen1.game1.bar_position7y_9__N_471[3] , \gen1.game1.n36117 , 
         \bar_position7y[4] , \gen1.game1.n22394 , \bar_position7y[3] , 
         \gen1.game1.n35757 , \gen1.game1.n22190 , n44_adj_1768, n43_adj_1779, 
         \gen1.game1.n35742 , \gen1.game1.n22123 , \gen1.game1.n47_4[7] , 
         \gen1.game1.bar_position7y_9__N_471[2] , \gen1.game1.n36114 , 
         \bar_position7y[2] , \gen1.game1.n35754 , 
         \gen1.game1.bar_position11y[9] , \gen1.game1.n22188 , 
         \bar_position11y[8] , n46, \gen1.game1.n52_adj_1545[6] , 
         \gen1.game1.n35739 , \gen1.game1.n22121 , n41_adj_1803, 
         \gen1.game1.n47_4[6] , \gen1.game1.n35736 , \gen1.game1.n22119 , 
         n43_adj_1801, n42_adj_1802, \gen1.game1.n35751 , \bar_position11y[7] , 
         \gen1.game1.n22186 , \bar_position11y[6] , n48_adj_1777, n47_adj_1769, 
         \gen1.game1.n35799 , \gen1.game1.n22068 , 
         \gen1.game1.bar_position9y[9] , \gen1.game1.n47_3[5] , 
         \gen1.game1.n47_3[6] , \gen1.game1.bar_position14y2_9__N_783[2] , 
         \gen1.game1.n35952 , \bar_position14y2[2] , \gen1.game1.n35565 , 
         \gen1.game1.n22059 , \bar_position6y2[9] , n41_adj_1812, 
         \gen1.game1.n47_2[6] , \gen1.game1.n22061 , \gen1.game1.n35733 , 
         \gen1.game1.n22117 , n45_adj_1799, n44_adj_1800, 
         \gen1.game1.bar_position9y2_9__N_495[9] , \gen1.game1.n36111 , 
         \gen1.game1.n22391 , \bar_position9y2[9] , 
         \gen1.game1.bar_position9y2_2__N_517 , 
         \gen1.game1.bar_position9y2_2__N_518 , 
         \gen1.game1.bar_position9y2_9__N_495[8] , 
         \gen1.game1.bar_position9y2_9__N_495[7] , \gen1.game1.n36105 , 
         \bar_position9y2[8] , \gen1.game1.n22389 , \bar_position9y2[7] , 
         \gen1.game1.n35748 , \bar_position11y[5] , \gen1.game1.n22184 , 
         \bar_position11y[4] , n50, n49, \gen1.game1.n35796 , 
         \bar_position9y[8] , \gen1.game1.n22066 , \bar_position9y[7] , 
         n43_adj_1851, n42_adj_1852, \gen1.game1.n35769 , \gen1.game1.n22050 , 
         \gen1.game1.n47_5[5] , n40, \gen1.game1.n22052 , \gen1.game1.n35766 , 
         \gen1.game1.n22048 , n43_adj_1843, n42_adj_1844, \gen1.game1.n35730 , 
         n46_adj_1798, \gen1.game1.bar_position9y2_9__N_495[6] , 
         \gen1.game1.bar_position9y2_9__N_495[5] , \gen1.game1.n36102 , 
         \bar_position9y2[6] , \gen1.game1.n22387 , \bar_position9y2[5] , 
         \gen1.game1.bar_position10y2_9__N_831[9] , \gen1.game1.n35943 , 
         \gen1.game1.n22283 , \bar_position10y2[9] , 
         \gen1.game1.bar_position10y2_2__N_853 , 
         \gen1.game1.bar_position10y2_2__N_854 , 
         \gen1.game1.bar_position9y2_9__N_495[4] , 
         \gen1.game1.bar_position9y2_9__N_495[3] , \gen1.game1.n36084 , 
         \bar_position9y2[4] , \gen1.game1.n22385 , \bar_position9y2[3] , 
         \gen1.game1.bar_position10y2_9__N_831[8] , 
         \gen1.game1.bar_position10y2_9__N_831[7] , \gen1.game1.n35940 , 
         \bar_position10y2[8] , \gen1.game1.n22281 , \bar_position10y2[7] , 
         \gen1.game1.bar_position10y2_9__N_831[6] , 
         \gen1.game1.bar_position10y2_9__N_831[5] , \gen1.game1.n35937 , 
         \bar_position10y2[6] , \gen1.game1.n22279 , \bar_position10y2[5] , 
         \gen1.game1.bar_position9y2_9__N_495[2] , \gen1.game1.n36081 , 
         \bar_position9y2[2] , \gen1.game1.bar_position10y2_9__N_831[4] , 
         \gen1.game1.bar_position10y2_9__N_831[3] , \gen1.game1.n35934 , 
         \bar_position10y2[4] , \gen1.game1.n22277 , \bar_position10y2[3] , 
         \gen1.game1.n35745 , \bar_position11y[3] , n51, \gen1.game1.n35610 , 
         \gen1.game1.bar_position1y2[9] , \gen1.game1.n22113 , 
         \gen1.game1.bar_position1y2[8] , \gen1.game1.n42_adj_1535[5] , 
         \gen1.game1.n42_adj_1535[6] , \gen1.game1.bar_position9y_9__N_519[9] , 
         \gen1.game1.n36099 , \gen1.game1.n22382 , 
         \gen1.game1.bar_position9y_2__N_541 , 
         \gen1.game1.bar_position9y_2__N_542 , 
         \gen1.game1.bar_position10y2_9__N_831[2] , \gen1.game1.n35931 , 
         \bar_position10y2[2] , \gen1.game1.n35817 , \gen1.game1.n22181 , 
         \gen1.game1.n47_6[7] , \gen1.game1.n35607 , 
         \gen1.game1.bar_position1y2[7] , \gen1.game1.n22111 , 
         \gen1.game1.bar_position1y2[6] , \gen1.game1.n42_adj_1535[3] , 
         \gen1.game1.n42_adj_1535[4] , \gen1.game1.halfnotey2_9__N_855[9] , 
         \gen1.game1.n35973 , \gen1.game1.n22274 , \gen1.game1.halfnotey2[9] , 
         \gen1.game1.halfnotey2_2__N_877 , \gen1.game1.halfnotey2_2__N_878 , 
         \gen1.game1.n35814 , \gen1.game1.n22179 , \bar_position10y[9] , n41, 
         \gen1.game1.n47_6[6] , \gen1.game1.n35604 , 
         \gen1.game1.bar_position1y2[5] , \gen1.game1.n22109 , 
         \gen1.game1.bar_position1y2[4] , \gen1.game1.n42_adj_1535[1] , 
         \gen1.game1.n42_adj_1535[2] , \gen1.game1.bar_position9y_9__N_519[8] , 
         \gen1.game1.bar_position9y_9__N_519[7] , \gen1.game1.n36096 , 
         \gen1.game1.n22380 , \gen1.game1.halfnotey2_9__N_855[8] , 
         \gen1.game1.halfnotey2_9__N_855[7] , \gen1.game1.n35928 , 
         \halfnotey2[8] , \gen1.game1.n22272 , \halfnotey2[7] , 
         \gen1.game1.halfnotey2_9__N_855[6] , 
         \gen1.game1.halfnotey2_9__N_855[5] , \gen1.game1.n35925 , 
         \halfnotey2[6] , \gen1.game1.n22270 , \halfnotey2[5] , 
         \gen1.game1.n35811 , \bar_position10y[8] , \gen1.game1.n22177 , 
         \bar_position10y[7] , n43_adj_1770, n42_adj_1787, \gen1.game1.n35601 , 
         \gen1.game1.bar_position1y2[3] , \gen1.game1.n42_adj_1535[0] , 
         \gen1.game1.bar_position9y_9__N_519[6] , 
         \gen1.game1.bar_position9y_9__N_519[5] , \gen1.game1.n36093 , 
         \bar_position9y[6] , \gen1.game1.n22378 , \bar_position9y[5] , 
         \gen1.game1.halfnotey2_9__N_855[4] , 
         \gen1.game1.halfnotey2_9__N_855[3] , \gen1.game1.n35922 , 
         \halfnotey2[4] , \gen1.game1.n22268 , \halfnotey2[3] , 
         \gen1.game1.n35808 , \bar_position10y[6] , \gen1.game1.n22175 , 
         \bar_position10y[5] , n45, n44, \gen1.game1.n35634 , 
         \bar_position1y[9] , \gen1.game1.n22105 , 
         \gen1.game1.bar_position1y[8] , \gen1.game1.n42_adj_1537[5] , 
         \gen1.game1.n42_adj_1537[6] , \gen1.game1.n35793 , 
         \gen1.game1.n22064 , n45_adj_1849, n44_adj_1850, \gen1.game1.n35805 , 
         \bar_position10y[4] , n46_adj_1766, 
         \gen1.game1.bar_position9y_9__N_519[4] , 
         \gen1.game1.bar_position9y_9__N_519[3] , \gen1.game1.n36090 , 
         \bar_position9y[4] , \gen1.game1.n22376 , \bar_position9y[3] , 
         \gen1.game1.bar_position9y_9__N_519[2] , \gen1.game1.n36087 , 
         \bar_position9y[2] , \gen1.game1.halfnotey2_9__N_855[2] , 
         \gen1.game1.n35904 , \halfnotey2[2] , \gen1.game1.n35622 , 
         \gen1.game1.n22171 , \gen1.game1.n42_adj_1540[5] , 
         \gen1.game1.n42_adj_1540[6] , \gen1.game1.bar_position1y_9__N_351[9] , 
         \gen1.game1.n35919 , \gen1.game1.n22265 , 
         \gen1.game1.bar_position1y_2__N_373 , 
         \gen1.game1.bar_position1y_2__N_374 , \gen1.game1.n35619 , 
         \gen1.game1.n22169 , \gen1.game1.n42_adj_1540[3] , 
         \gen1.game1.n42_adj_1540[4] , \gen1.game1.n35631 , 
         \gen1.game1.bar_position1y[7] , \gen1.game1.n22103 , 
         \gen1.game1.bar_position1y[6] , \gen1.game1.n42_adj_1537[3] , 
         \gen1.game1.n42_adj_1537[4] , \gen1.game1.n35790 , n46_adj_1848, 
         \gen1.game1.bar_position10y_9__N_543[9] , \gen1.game1.n36078 , 
         \gen1.game1.n22373 , \gen1.game1.bar_position10y_2__N_565 , 
         \gen1.game1.bar_position10y_2__N_566 , 
         \gen1.game1.bar_position1y_9__N_351[8] , 
         \gen1.game1.bar_position1y_9__N_351[7] , \gen1.game1.n35916 , 
         \gen1.game1.n22263 , \gen1.game1.n35628 , 
         \gen1.game1.bar_position1y[5] , \gen1.game1.n22101 , 
         \gen1.game1.bar_position1y[4] , \gen1.game1.n42_adj_1537[1] , 
         \gen1.game1.n42_adj_1537[2] , \gen1.game1.bar_position1y_9__N_351[6] , 
         \gen1.game1.bar_position1y_9__N_351[5] , \gen1.game1.n35889 , 
         \gen1.game1.n22261 , \gen1.game1.bar_position10y_9__N_543[8] , 
         \gen1.game1.bar_position10y_9__N_543[7] , \gen1.game1.n36075 , 
         \gen1.game1.n22371 , \gen1.game1.n35616 , \gen1.game1.n22167 , 
         \gen1.game1.n42_adj_1540[1] , \gen1.game1.n42_adj_1540[2] , 
         \gen1.game1.n35556 , \bar_position6y2[4] , n46_adj_1793, 
         \gen1.game1.n22055 , \gen1.game1.n35625 , 
         \gen1.game1.bar_position1y[3] , \gen1.game1.n42_adj_1537[0] , 
         \gen1.game1.bar_position10y_9__N_543[6] , 
         \gen1.game1.bar_position10y_9__N_543[5] , \gen1.game1.n36072 , 
         \gen1.game1.n22369 , \gen1.game1.bar_position1y_9__N_351[4] , 
         \gen1.game1.bar_position1y_9__N_351[3] , \gen1.game1.n35886 , 
         \gen1.game1.n22259 , \gen1.game1.bar_position10y_9__N_543[4] , 
         \gen1.game1.bar_position10y_9__N_543[3] , \gen1.game1.n36069 , 
         \gen1.game1.n22367 , \bar_position10y[3] , 
         \gen1.game1.bar_position1y_9__N_351[2] , \gen1.game1.n35883 , 
         \gen1.game1.bar_position1y[2] , 
         \gen1.game1.bar_position10y_9__N_543[2] , \gen1.game1.n36066 , 
         \bar_position10y[2] , \gen1.game1.bar_position2y_9__N_375[9] , 
         \gen1.game1.n35490 , \gen1.game1.n22469 , 
         \gen1.game1.bar_position2y[9] , \gen1.game1.bar_position2y_2__N_397 , 
         \gen1.game1.bar_position2y_2__N_398 , 
         \gen1.game1.bar_position11y_9__N_567[9] , \gen1.game1.n36108 , 
         \gen1.game1.n22364 , \gen1.game1.bar_position11y_2__N_589 , 
         \gen1.game1.bar_position11y_2__N_590 , 
         \gen1.game1.bar_position2y_9__N_375[8] , 
         \gen1.game1.bar_position2y_9__N_375[7] , \gen1.game1.n35487 , 
         \gen1.game1.bar_position2y[8] , \gen1.game1.n22467 , 
         \gen1.game1.bar_position2y[7] , 
         \gen1.game1.bar_position11y_9__N_567[8] , 
         \gen1.game1.bar_position11y_9__N_567[7] , \gen1.game1.n36063 , 
         \gen1.game1.n22362 , \gen1.game1.bar_position11y_9__N_567[6] , 
         \gen1.game1.bar_position11y_9__N_567[5] , \gen1.game1.n36060 , 
         \gen1.game1.n22360 , \gen1.game1.n35613 , 
         \gen1.game1.n42_adj_1540[0] , \gen1.game1.bar_position2y_9__N_375[6] , 
         \gen1.game1.bar_position2y_9__N_375[5] , \gen1.game1.n35484 , 
         \gen1.game1.bar_position2y[6] , \gen1.game1.n22465 , 
         \gen1.game1.bar_position2y[5] , 
         \gen1.game1.bar_position2y_9__N_375[4] , 
         \gen1.game1.bar_position2y_9__N_375[3] , \gen1.game1.n35481 , 
         \gen1.game1.bar_position2y[4] , \gen1.game1.n22463 , 
         \gen1.game1.bar_position2y[3] , 
         \gen1.game1.bar_position2y_9__N_375[2] , \gen1.game1.n35478 , 
         \gen1.game1.bar_position2y[2] , \gen1.game1.counter_31__N_255[31] , 
         \gen1.game1.n36171 , \gen1.game1.n22460 , \gen1.game1.counter[31] , 
         \gen1.game1.counter_0__N_349 , \gen1.game1.counter_0__N_350 , 
         \gen1.game1.bar_position11y_9__N_567[4] , 
         \gen1.game1.bar_position11y_9__N_567[3] , \gen1.game1.n36057 , 
         \gen1.game1.n22358 , \gen1.game1.bar_position1y2_9__N_663[9] , 
         \gen1.game1.n35901 , \gen1.game1.n22164 , 
         \gen1.game1.bar_position1y2_2__N_685 , 
         \gen1.game1.bar_position1y2_2__N_686 , 
         \gen1.game1.bar_position11y_9__N_567[2] , \gen1.game1.n36033 , 
         \bar_position11y[2] , \gen1.game1.bar_position1y2_9__N_663[8] , 
         \gen1.game1.bar_position1y2_9__N_663[7] , \gen1.game1.n35898 , 
         \gen1.game1.n22162 , \gen1.game1.bar_position1y2_9__N_663[6] , 
         \gen1.game1.bar_position1y2_9__N_663[5] , \gen1.game1.n35895 , 
         \gen1.game1.n22160 , \gen1.game1.counter_31__N_255[30] , 
         \gen1.game1.counter_31__N_255[29] , \gen1.game1.n36168 , 
         \gen1.game1.counter[30] , \gen1.game1.n22458 , 
         \gen1.game1.counter[29] , \gen1.game1.counter_31__N_255[28] , 
         \gen1.game1.counter_31__N_255[27] , \gen1.game1.n36165 , 
         \gen1.game1.counter[28] , \gen1.game1.n22456 , 
         \gen1.game1.counter[27] , \gen1.game1.bar_position12y_9__N_591[9] , 
         \gen1.game1.n36048 , \gen1.game1.n22355 , 
         \gen1.game1.bar_position12y_2__N_613 , 
         \gen1.game1.bar_position12y_2__N_614 , 
         \gen1.game1.bar_position12y_9__N_591[8] , 
         \gen1.game1.bar_position12y_9__N_591[7] , \gen1.game1.n36045 , 
         \gen1.game1.n22353 , \gen1.game1.n35598 , \gen1.game1.n22238 , 
         \gen1.game1.n52_adj_1546[7] , \gen1.game1.n52_adj_1546[8] , 
         \gen1.game1.n35595 , \gen1.game1.n22236 , n46_adj_1780, 
         \gen1.game1.n52_adj_1546[6] , \gen1.game1.counter_31__N_255[26] , 
         \gen1.game1.counter_31__N_255[25] , \gen1.game1.n36162 , 
         \gen1.game1.counter[26] , \gen1.game1.n22454 , 
         \gen1.game1.counter[25] , \gen1.game1.bar_position12y_9__N_591[6] , 
         \gen1.game1.bar_position12y_9__N_591[5] , \gen1.game1.n36015 , 
         \gen1.game1.n22351 , \gen1.game1.n35592 , \gen1.game1.n22234 , 
         n48_adj_1776, n47_2, \gen1.game1.n35589 , \gen1.game1.n22232 , 
         n50_adj_1775, n49_adj_1792, \gen1.game1.bar_position12y_9__N_591[4] , 
         \gen1.game1.bar_position12y_9__N_591[3] , \gen1.game1.n36012 , 
         \gen1.game1.n22349 , \gen1.game1.n35586 , n51_adj_1782, 
         \gen1.game1.n35676 , \gen1.game1.n22228 , n44_adj_1781, n43, 
         \gen1.game1.counter_31__N_255[24] , 
         \gen1.game1.counter_31__N_255[23] , \gen1.game1.n36147 , 
         \gen1.game1.counter[24] , \gen1.game1.n22452 , 
         \gen1.game1.counter[23] , \gen1.game1.bar_position12y_9__N_591[2] , 
         \gen1.game1.n36009 , \bar_position12y[2] , 
         \gen1.game1.bar_position1y2_9__N_663[4] , 
         \gen1.game1.bar_position1y2_9__N_663[3] , \gen1.game1.n35892 , 
         \gen1.game1.n22158 , \gen1.game1.n35541 , \gen1.game1.n22098 , 
         \gen1.game1.n47_8[7] , \gen1.game1.bar_position1y2_9__N_663[2] , 
         \gen1.game1.n35874 , \gen1.game1.bar_position1y2[2] , 
         \gen1.game1.n35538 , \gen1.game1.n22096 , n41_adj_1771, 
         \gen1.game1.n47_8[6] , \gen1.game1.bar_position13y_9__N_615[9] , 
         \gen1.game1.n36042 , \gen1.game1.n22346 , 
         \gen1.game1.bar_position13y[9] , 
         \gen1.game1.bar_position13y_2__N_637 , 
         \gen1.game1.bar_position13y_2__N_638 , \gen1.game1.n35727 , 
         \gen1.game1.n22154 , \gen1.game1.n42_adj_1542[5] , 
         \gen1.game1.n42_adj_1542[6] , \gen1.game1.n35535 , 
         \gen1.game1.n22094 , n43_adj_1773, n42_2, 
         \gen1.game1.counter_31__N_255[22] , 
         \gen1.game1.counter_31__N_255[21] , \gen1.game1.n35835 , 
         \gen1.game1.counter[22] , \gen1.game1.n22450 , 
         \gen1.game1.counter[21] , \gen1.game1.bar_position13y_9__N_615[8] , 
         \gen1.game1.bar_position13y_9__N_615[7] , \gen1.game1.n36039 , 
         \bar_position13y[8] , \gen1.game1.n22344 , \bar_position13y[7] , 
         \gen1.game1.n35724 , \gen1.game1.n22152 , 
         \gen1.game1.n42_adj_1542[3] , \gen1.game1.n42_adj_1542[4] , 
         \gen1.game1.n35532 , \gen1.game1.n22092 , n45_adj_1785, n44_adj_1796, 
         \gen1.game1.n35529 , n46_adj_1794, \gen1.game1.n35721 , 
         \gen1.game1.n22150 , \gen1.game1.n42_adj_1542[1] , 
         \gen1.game1.n42_adj_1542[2] , \gen1.game1.n35559 , 
         \bar_position6y2[6] , \bar_position6y2[5] , n45_adj_1795, 
         n44_adj_1797, \gen1.game1.n22057 , \gen1.game1.n35772 , n39_adj_1845, 
         \gen1.game1.n35787 , \gen1.game1.n22089 , \gen1.game1.n47_7[7] , 
         \gen1.game1.bar_position13y_9__N_615[6] , 
         \gen1.game1.bar_position13y_9__N_615[5] , \gen1.game1.n36036 , 
         \bar_position13y[6] , \gen1.game1.n22342 , \bar_position13y[5] , 
         \gen1.game1.n35718 , \gen1.game1.n42_adj_1542[0] , 
         \gen1.game1.n35568 , \gen1.game1.n47_2[7] , \gen1.game1.n35784 , 
         \gen1.game1.n22087 , n41_adj_1839, \gen1.game1.n47_7[6] , 
         \gen1.game1.counter_31__N_255[20] , 
         \gen1.game1.counter_31__N_255[19] , \gen1.game1.n35832 , 
         \gen1.game1.counter[20] , \gen1.game1.n22448 , 
         \gen1.game1.counter[19] , \gen1.game1.bar_position6y2_9__N_687[9] , 
         \gen1.game1.n35913 , \gen1.game1.n22570 , 
         \gen1.game1.bar_position6y2_2__N_709 , 
         \gen1.game1.bar_position6y2_2__N_710 , 
         \gen1.game1.bar_position6y2_9__N_687[8] , 
         \gen1.game1.bar_position6y2_9__N_687[7] , \gen1.game1.n35910 , 
         \bar_position6y2[8] , \gen1.game1.n22568 , \bar_position6y2[7] , 
         \gen1.game1.counter_31__N_255[18] , 
         \gen1.game1.counter_31__N_255[17] , \gen1.game1.n35526 , 
         \gen1.game1.counter[18] , \gen1.game1.n22446 , 
         \gen1.game1.counter[17] , \gen1.game1.bar_position13y_9__N_615[4] , 
         \gen1.game1.bar_position13y_9__N_615[3] , \gen1.game1.n36006 , 
         \bar_position13y[4] , \gen1.game1.n22340 , \gen1.game1.n35673 , 
         \gen1.game1.bar_position14y[9] , \gen1.game1.n22226 , 
         \bar_position14y[8] , n46_adj_1789, \gen1.game1.n52_adj_1536[6] , 
         \gen1.game1.bar_position13y_9__N_615[2] , \gen1.game1.n36003 , 
         \bar_position13y[2] , \gen1.game1.n35670 , \bar_position14y[7] , 
         \gen1.game1.n22224 , \bar_position14y[6] , n48, n47_adj_1764, 
         \gen1.game1.n35667 , \bar_position14y[5] , \gen1.game1.n22222 , 
         \bar_position14y[4] , n50_adj_1774, n49_adj_1772, 
         \gen1.game1.bar_position6y2_9__N_687[6] , 
         \gen1.game1.bar_position6y2_9__N_687[5] , \gen1.game1.n35907 , 
         \gen1.game1.n22566 , \gen1.game1.counter_31__N_255[16] , 
         \gen1.game1.counter_31__N_255[15] , \gen1.game1.n35523 , 
         \gen1.game1.counter[16] , \gen1.game1.n22444 , 
         \gen1.game1.counter[15] , \gen1.game1.bar_position14y_9__N_639[9] , 
         \gen1.game1.n36030 , \gen1.game1.n22337 , 
         \gen1.game1.bar_position14y_2__N_661 , 
         \gen1.game1.bar_position14y_2__N_662 , \gen1.game1.n35664 , 
         \bar_position14y[3] , n51_adj_1765, \gen1.game1.n35688 , 
         \gen1.game1.n22146 , \gen1.game1.n42_c[5] , \gen1.game1.n42_c[6] , 
         \gen1.game1.n35781 , \gen1.game1.n22085 , n43_adj_1833, n42_adj_1832, 
         \gen1.game1.bar_position14y_9__N_639[8] , 
         \gen1.game1.bar_position14y_9__N_639[7] , \gen1.game1.n36027 , 
         \gen1.game1.n22335 , \gen1.game1.n35553 , \gen1.game1.n22218 , 
         \gen1.game1.n42_adj_1538[5] , \gen1.game1.n42_adj_1538[6] , 
         \gen1.game1.n35685 , \gen1.game1.n22144 , \gen1.game1.n42_c[3] , 
         \gen1.game1.n42_c[4] , \gen1.game1.n35778 , \gen1.game1.n22083 , 
         n45_adj_1828, n44_adj_1831, \gen1.game1.n35550 , \gen1.game1.n22216 , 
         \gen1.game1.n42_adj_1538[3] , \gen1.game1.n42_adj_1538[4] , 
         \gen1.game1.n35682 , \gen1.game1.n22142 , \gen1.game1.n42_c[1] , 
         \gen1.game1.n42_c[2] , \gen1.game1.n35775 , n46_adj_1830, 
         \gen1.game1.bar_position6y2_9__N_687[4] , 
         \gen1.game1.bar_position6y2_9__N_687[3] , \gen1.game1.n35880 , 
         \gen1.game1.n22564 , \bar_position6y2[3] , 
         \gen1.game1.counter_31__N_255[14] , 
         \gen1.game1.counter_31__N_255[13] , \gen1.game1.n35520 , 
         \gen1.game1.counter[14] , \gen1.game1.n22442 , 
         \gen1.game1.counter[13] , \gen1.game1.bar_position14y_9__N_639[6] , 
         \gen1.game1.bar_position14y_9__N_639[5] , \gen1.game1.n36024 , 
         \gen1.game1.n22333 , \gen1.game1.n35547 , \gen1.game1.n22214 , 
         \gen1.game1.n42_adj_1538[1] , \gen1.game1.n42_adj_1538[2] , 
         \gen1.game1.n35544 , \gen1.game1.n42_adj_1538[0] , 
         \gen1.game1.n35679 , \gen1.game1.n42_c[0] , \gen1.game1.n35583 , 
         \gen1.game1.n22079 , \gen1.game1.n52[7] , \gen1.game1.n52[8] , 
         \gen1.game1.bar_position14y_9__N_639[4] , 
         \gen1.game1.bar_position14y_9__N_639[3] , \gen1.game1.n36021 , 
         \gen1.game1.n22331 , \gen1.game1.n35649 , \gen1.game1.n22210 , 
         n44_adj_1838, n43_adj_1817, \gen1.game1.n35661 , \gen1.game1.n22138 , 
         \gen1.game1.n42_adj_1544[5] , \gen1.game1.n42_adj_1544[6] , 
         \gen1.game1.n35580 , \gen1.game1.bar_position11y2[9] , 
         \gen1.game1.n22077 , \bar_position11y2[8] , n46_adj_1824, 
         \gen1.game1.n52[6] , \gen1.game1.n35760 , n46_adj_1840, 
         \gen1.game1.n22046 , \gen1.game1.n35658 , \gen1.game1.n22136 , 
         \gen1.game1.n42_adj_1544[3] , \gen1.game1.n42_adj_1544[4] , 
         \gen1.game1.bar_position6y2_9__N_687[2] , \gen1.game1.n35877 , 
         \bar_position6y2[2] , \gen1.game1.counter_31__N_255[12] , 
         \gen1.game1.counter_31__N_255[11] , \gen1.game1.n35517 , 
         \gen1.game1.counter[12] , \gen1.game1.n22440 , 
         \gen1.game1.counter[11] , \gen1.game1.bar_position14y_9__N_639[2] , 
         \gen1.game1.n36018 , \bar_position14y[2] , \gen1.game1.n35646 , 
         \gen1.game1.n22208 , n46_adj_1822, \gen1.game1.n52_adj_1539[6] , 
         \gen1.game1.n35655 , \gen1.game1.n22134 , 
         \gen1.game1.n42_adj_1544[1] , \gen1.game1.n42_adj_1544[2] , 
         \gen1.game1.n35643 , \gen1.game1.n22206 , n48_adj_1826, n47_adj_1818, 
         \gen1.game1.n35652 , \gen1.game1.n42_adj_1544[0] , 
         \gen1.game1.n35577 , \bar_position11y2[7] , \gen1.game1.n22075 , 
         \bar_position11y2[6] , n48_adj_1823, n47_adj_1820, 
         \gen1.game1.bar_position11y2_9__N_807[9] , \gen1.game1.n36000 , 
         \gen1.game1.n22328 , \gen1.game1.n35640 , n50_adj_1835, n49_adj_1819, 
         \gen1.game1.n35700 , \gen1.game1.n42_adj_1543[5] , 
         \gen1.game1.n42_adj_1543[6] , \gen1.game1.n35574 , 
         \bar_position11y2[5] , \gen1.game1.n22073 , \bar_position11y2[4] , 
         n50_adj_1827, n49_adj_1816, \gen1.game1.n35571 , 
         \bar_position11y2[3] , n51_adj_1829, 
         \gen1.game1.counter_31__N_255[10] , \gen1.game1.counter_31__N_255[9] , 
         \gen1.game1.n35514 , \gen1.game1.counter[10] , \gen1.game1.n22438 , 
         \gen1.game1.counter[9] , \gen1.game1.counter_31__N_255[8] , 
         \gen1.game1.counter_31__N_255[7] , \gen1.game1.n35511 , 
         \gen1.game1.counter[8] , \gen1.game1.n22436 , \gen1.game1.counter[7] , 
         \gen1.game1.bar_position11y2_9__N_807[8] , 
         \gen1.game1.bar_position11y2_9__N_807[7] , \gen1.game1.n35997 , 
         \gen1.game1.n22326 , \gen1.game1.counter_31__N_255[6] , 
         \gen1.game1.counter_31__N_255[5] , \gen1.game1.n35508 , 
         \gen1.game1.counter[6] , \gen1.game1.n22434 , \gen1.game1.counter[5] , 
         \gen1.game1.counter_31__N_255[4] , \gen1.game1.counter_31__N_255[3] , 
         \gen1.game1.n35505 , \gen1.game1.counter[4] , \gen1.game1.n22432 , 
         \gen1.game1.counter[3] , \gen1.game1.counter_31__N_255[2] , 
         \gen1.game1.counter_31__N_255[1] , \gen1.game1.n35502 , 
         \gen1.game1.counter[2] , \gen1.game1.n22430 , \gen1.game1.counter[1] , 
         \gen1.game1.bar_position11y2_9__N_807[6] , 
         \gen1.game1.bar_position11y2_9__N_807[5] , \gen1.game1.n35994 , 
         \gen1.game1.n22324 , \gen1.game1.bar_position11y2_9__N_807[4] , 
         \gen1.game1.bar_position11y2_9__N_807[3] , \gen1.game1.n35991 , 
         \gen1.game1.counter_31__N_255[0] , \gen1.game1.n35499 , 
         \gen1.game1.counter[0] , \gen1.game1.n35562 , n43_adj_1836, 
         n42_adj_1804, \gen1.game1.n35763 , n45_adj_1841, n44_adj_1842, 
         \compare.lowBCDtoPatternGen_0__N_53[5] , \compare.n35841 , 
         \compare.n22495 , \decoder_value[5] , decoder_value_1__N_79, 
         decoder_value_1__N_80, \compare.lowBCDtoPatternGen_0__N_53[4] , 
         \compare.lowBCDtoPatternGen_0__N_53[3] , \compare.n35838 , 
         \decoder_value[4] , \compare.n22493 , \decoder_value[3] , 
         \compare.lowBCDtoPatternGen_0__N_53[2] , 
         \compare.lowBCDtoPatternGen_0__N_53[1] , \compare.n35496 , 
         \decoder_value[2] , \compare.n22491 , \decoder_value[1] , 
         \compare.lowBCDtoPatternGen_0__N_53[0] , \compare.n35493 , 
         \lowBCDtoPatternGen[0] , \audio.count_17__N_191[17] , \audio.n36267 , 
         \audio.n22488 , \audio.count[17] , \audio.count_0__N_226 , 
         \audio.count_17__N_191[16] , \audio.count_17__N_191[15] , 
         \audio.n36264 , \audio.count[16] , \audio.n22486 , \audio.count[15] , 
         \audio.count_17__N_191[14] , \audio.count_17__N_191[13] , 
         \audio.n36261 , \audio.count[14] , \audio.n22484 , \audio.count[13] , 
         \audio.count_17__N_191[12] , \audio.count_17__N_191[11] , 
         \audio.n36258 , \audio.count[12] , \audio.n22482 , \audio.count[11] , 
         \audio.count_17__N_191[10] , \audio.count_17__N_191[9] , 
         \audio.n36255 , \audio.count[10] , \audio.n22480 , \audio.count[9] , 
         \audio.count_17__N_191[8] , \audio.count_17__N_191[7] , 
         \audio.n36252 , \audio.count[8] , \audio.n22478 , \audio.count[7] , 
         \audio.count_17__N_191[6] , \audio.count_17__N_191[5] , 
         \audio.n36249 , \audio.count[6] , \audio.n22476 , \audio.count[5] , 
         \audio.count_17__N_191[4] , \audio.count_17__N_191[3] , 
         \audio.n36246 , \audio.count[4] , \audio.n22474 , \audio.count[3] , 
         \audio.n35871 , \audio.n1[17] , \audio.n22256 , \audio.n1[16] , 
         \audio.limit[16] , \audio.cout , \audio.count_17__N_191[2] , 
         \audio.count_17__N_191[1] , \audio.n36243 , \audio.count[2] , 
         \audio.n22472 , \audio.count[1] , \audio.count_17__N_191[0] , 
         \audio.n35844 , \audio.count[0] , \audio.n35868 , \audio.n1[15] , 
         \audio.n24332 , \audio.n22254 , \audio.n1[14] , \audio.n13711 , 
         \audio.n35865 , \audio.n1[13] , \audio.n13709 , \audio.n22252 , 
         \audio.n1[12] , \audio.n24350 , \audio.n35862 , \audio.n1[11] , 
         \audio.n13705 , \audio.n22250 , \audio.n1[10] , \audio.n24331 , 
         \audio.n35859 , \audio.n1[9] , \audio.n24426 , \audio.n22248 , 
         \audio.n1[8] , \audio.n13701 , \audio.n35856 , \audio.n1[7] , 
         \audio.n13697 , \audio.n22246 , \audio.n1[6] , \audio.n13449 , 
         \audio.n35853 , \audio.n1[5] , \audio.n13447 , \audio.n22244 , 
         \audio.n1[4] , \audio.n13691 , \audio.n35850 , \audio.n1[3] , 
         \audio.n24349 , \audio.n22242 , \audio.n1[2] , \audio.n13853 , 
         \audio.n35847 , \audio.n1[1] , \audio.n24348 , \audio.n1[0] , 
         \audio.n24292 , \vga1.y_8__N_21[8] , \vga1.y_8__N_21[7] , 
         \vga1.n35439 , \y[8] , \vga1.n22537 , \y[7] , \vga1.ypos_9__N_1003 , 
         \vga1.ypos_9__N_1004 , \vga1.n22539 , \vga1.y_8__N_21[6] , 
         \vga1.y_8__N_21[5] , \vga1.n35436 , \y[6] , \vga1.n22535 , \y[5] , 
         \vga1.y_8__N_21[4] , \vga1.y_8__N_21[3] , \vga1.n35433 , \y[4] , 
         \vga1.n22533 , \y[3] , \vga1.y_8__N_21[2] , \vga1.y_8__N_21[1] , 
         \vga1.n35430 , \y[2] , \vga1.n22531 , \y[1] , \vga1.y_8__N_21[0] , 
         \vga1.n35427 , \y[0] , \vga1.x_9__N_1[31] , \vga1.n36240 , 
         \vga1.n22528 , \vga1.xpos[31] , \vga1.x_9__N_1[30] , 
         \vga1.x_9__N_1[29] , \vga1.n36237 , \vga1.xpos[30] , \vga1.n22526 , 
         \vga1.xpos[29] , \vga1.x_9__N_1[28] , \vga1.x_9__N_1[27] , 
         \vga1.n36234 , \vga1.xpos[28] , \vga1.n22524 , \vga1.xpos[27] , 
         \vga1.x_9__N_1[26] , \vga1.x_9__N_1[25] , \vga1.n36231 , 
         \vga1.xpos[26] , \vga1.n22522 , \vga1.xpos[25] , \vga1.x_9__N_1[24] , 
         \vga1.x_9__N_1[23] , \vga1.n36228 , \vga1.xpos[24] , \vga1.n22520 , 
         \vga1.xpos[23] , \vga1.x_9__N_1[22] , \vga1.x_9__N_1[21] , 
         \vga1.n36225 , \vga1.xpos[22] , \vga1.n22518 , \vga1.xpos[21] , 
         \vga1.x_9__N_1[20] , \vga1.x_9__N_1[19] , \vga1.n36222 , 
         \vga1.xpos[20] , \vga1.n22516 , \vga1.xpos[19] , \vga1.x_9__N_1[18] , 
         \vga1.x_9__N_1[17] , \vga1.n36219 , \vga1.xpos[18] , \vga1.n22514 , 
         \vga1.xpos[17] , \vga1.x_9__N_1[16] , \vga1.x_9__N_1[15] , 
         \vga1.n36216 , \vga1.xpos[16] , \vga1.n22512 , \vga1.xpos[15] , 
         \vga1.x_9__N_1[14] , \vga1.x_9__N_1[13] , \vga1.n36213 , 
         \vga1.xpos[14] , \vga1.n22510 , \vga1.xpos[13] , \vga1.x_9__N_1[12] , 
         \vga1.x_9__N_1[11] , \vga1.n36210 , \vga1.xpos[12] , \vga1.n22508 , 
         \vga1.xpos[11] , \vga1.x_9__N_1[10] , \vga1.x_9__N_1[9] , 
         \vga1.n36207 , \vga1.xpos[10] , \vga1.n22506 , \x[9] , 
         \vga1.x_9__N_1[8] , \vga1.x_9__N_1[7] , \vga1.n36204 , \x[8] , 
         \vga1.n22504 , \x[7] , \vga1.x_9__N_1[6] , \vga1.x_9__N_1[5] , 
         \vga1.n36201 , \x[6] , \vga1.n22502 , \x[5] , \vga1.x_9__N_1[4] , 
         \vga1.x_9__N_1[3] , \vga1.n36198 , \x[4] , \vga1.n22500 , \x[3] , 
         \vga1.x_9__N_1[2] , \vga1.x_9__N_1[1] , \vga1.n36195 , \x[2] , 
         \vga1.n22498 , \x[1] , \vga1.x_9__N_1[0] , \vga1.n36192 , \x[0] , 
         \vga1.y_8__N_21[31] , \vga1.n35475 , \vga1.n22561 , \vga1.ypos[31] , 
         \vga1.y_8__N_21[30] , \vga1.y_8__N_21[29] , \vga1.n35472 , 
         \vga1.ypos[30] , \vga1.n22559 , \vga1.ypos[29] , \vga1.y_8__N_21[28] , 
         \vga1.y_8__N_21[27] , \vga1.n35469 , \vga1.ypos[28] , \vga1.n22557 , 
         \vga1.ypos[27] , \vga1.y_8__N_21[26] , \vga1.y_8__N_21[25] , 
         \vga1.n35466 , \vga1.ypos[26] , \vga1.n22555 , \vga1.ypos[25] , 
         \vga1.y_8__N_21[24] , \vga1.y_8__N_21[23] , \vga1.n35463 , 
         \vga1.ypos[24] , \vga1.n22553 , \vga1.ypos[23] , \vga1.y_8__N_21[22] , 
         \vga1.y_8__N_21[21] , \vga1.n35460 , \vga1.ypos[22] , \vga1.n22551 , 
         \vga1.ypos[21] , \vga1.y_8__N_21[20] , \vga1.y_8__N_21[19] , 
         \vga1.n35457 , \vga1.ypos[20] , \vga1.n22549 , \vga1.ypos[19] , 
         \vga1.y_8__N_21[18] , \vga1.y_8__N_21[17] , \vga1.n35454 , 
         \vga1.ypos[18] , \vga1.n22547 , \vga1.ypos[17] , \vga1.y_8__N_21[16] , 
         \vga1.y_8__N_21[15] , \vga1.n35451 , \vga1.ypos[16] , \vga1.n22545 , 
         \vga1.ypos[15] , \vga1.y_8__N_21[14] , \vga1.y_8__N_21[13] , 
         \vga1.n35448 , \vga1.ypos[14] , \vga1.n22543 , \vga1.ypos[13] , 
         \vga1.y_8__N_21[12] , \vga1.y_8__N_21[11] , \vga1.n35445 , 
         \vga1.ypos[12] , \vga1.n22541 , \vga1.ypos[11] , \vga1.y_8__N_21[10] , 
         \vga1.y_8__N_21[9] , \vga1.n35442 , \vga1.ypos[10] , \vga1.ypos[9] , 
         go_to_end_N_1005, curr_state_0__N_178, go_to_end, n6, n757, 
         game_start, inputKeys_c_0, \curr_state[1] , \curr_state[0] , 
         \curr_state[1].sig_000.FeedThruLUT , \zero_rgb_0__N_126$n0 , 
         \vga1.n8_adj_1037 , n4_adj_1982, n136, \gen1.zero_rgb[0] , 
         \gen1.zero_rgb_3__N_124 , \gen1.n15269 , \gen1.n15_adj_1599 , 
         \gen1.n15551 , n15785, zero_rgb_0__N_126, \gen1.zero_rgb[3] , 
         seven_rgb_5__N_147, zero_rgb_5__N_123, seven_rgb_0__N_150, n28429, 
         \gen1.zero_rgb[5] , \gen1.seven_rgb[5] , \seven_rgb_0__N_150$n4 , 
         \two_rgb_0__N_134$n1 , \gen1.seven1.n11_adj_1551 , \gen1.seven1.n10 , 
         \gen1.seven1.n84 , n283, n167, \vga1.n6_adj_1032 , \gen1.two_rgb[0] , 
         \gen1.seven_rgb[0] , \gen1.two_rgb_3__N_132 , \gen1.n8_adj_1611 , 
         \gen1.n28706 , n15905, \gen1.n12_adj_1610 , two_rgb_0__N_134, 
         \gen1.two_rgb[3] , two_rgb_5__N_131, \gen1.two_rgb[5] , 
         \three_rgb_0__N_138$n2 , \gen1.three1.n137 , \gen1.three1.n8 , 
         \gen1.three1.n130 , \gen1.three_rgb[0] , six_rgb_5__N_143, 
         six_rgb_0__N_146, n15366, n15793, \gen1.six_rgb[5] , one_rgb_5__N_127, 
         one_rgb_0__N_130, n15891, \gen1.one_rgb[5] , nine_rgb_5__N_155, 
         \nine_rgb_3__N_158$n6 , nine_rgb_3__N_158, n28603, n15849, n15869, 
         \gen1.nine1.n173 , \gen1.nine1.n9 , \gen1.nine1.n8 , \gen1.nine1.n10 , 
         \gen1.nine_rgb[4] , \gen1.nine_rgb[5] , \gen1.nine_rgb_3__N_157 , 
         \gen1.n15135 , \gen1.n15877 , \gen1.n15573 , \gen1.n15473 , 
         \gen1.nine_rgb[3] , \gen1.game1.bar12_N_1017 , 
         \gen1.game1.bar13_N_1018 , \gen1.game1.n15381 , \gen1.game1.n29777 , 
         \gen1.game1.bar12 , \gen1.game1.n15387 , \gen1.game1.bar13 , 
         \gen1.game1.n28479 , \gen1.game1.bar10_N_1015 , 
         \gen1.game1.bar11_N_1016 , \gen1.game1.n30905 , \gen1.game1.n15385 , 
         \gen1.game1.bar10 , \gen1.game1.n24704 , \gen1.game1.n15377 , 
         \gen1.game1.bar11 , \gen1.game1.expectedKeyFromPatGen_0__N_64 , 
         \gen1.game1.n30875 , \gen1.game1.n1167 , \gen1.game1.n15557 , 
         \gen1.game1.bar10_2 , \gen1.game1.expectedKeyFromPatGen_0__N_65 , 
         \expectedKeyFromPatGen[0] , \gen1.game1.bar7_N_1012 , 
         \gen1.game1.bar9_N_1013 , \gen1.game1.n29842 , \gen1.game1.n15449 , 
         \gen1.game1.bar7 , \gen1.game1.n24669 , \gen1.game1.bar9 , 
         \gen1.game1.n15349 , \gen1.game1.bar4_N_1010 , 
         \gen1.game1.bar6_N_1011 , \gen1.game1.bar4 , \gen1.game1.n15401 , 
         \gen1.game1.n30895 , \gen1.game1.n28485 , \gen1.game1.n15417 , 
         \gen1.game1.bar6 , \gen1.game1.expectedKeyFromPatGen_1__N_62 , 
         \gen1.game1.n1121 , \gen1.game1.bar14_2 , \gen1.game1.n15577 , 
         \gen1.game1.n986 , \gen1.game1.expectedKeyFromPatGen_1__N_63 , 
         \expectedKeyFromPatGen[1] , \gen1.game1.bar2_N_1008 , 
         \gen1.game1.bar3_N_1009 , \gen1.game1.n30996 , \gen1.game1.n15611 , 
         \gen1.game1.bar2 , \gen1.game1.n15383 , \gen1.game1.bar3 , 
         \gen1.game1.n28475 , \gen1.game1.expectedKeyFromPatGen_4__N_56 , 
         \gen1.game1.n913 , \gen1.game1.n15585 , \gen1.game1.bar11_2 , 
         \gen1.game1.n886 , \gen1.game1.expectedKeyFromPatGen_4__N_57 , 
         \expectedKeyFromPatGen[4] , bar1_N_1007, n7619, bar1, n15355, 
         \y[7].sig_002.FeedThruLUT , \y[8].sig_001.FeedThruLUT , \gen1.n227 , 
         \gen1.n271 , eight_rgb_5__N_151, \eight_rgb_3__N_154$n8 , 
         eight_rgb_3__N_154, n15887, \vga1.n29817 , \vga1.n28634 , n13356, 
         \gen1.eight_rgb[4] , \gen1.eight_rgb[5] , \gen1.eight_rgb_3__N_153 , 
         \gen1.n15647 , \gen1.n5_adj_1627 , \gen1.n13889 , \gen1.eight_rgb[3] , 
         \expectedKeyFromPatGen[4].sig_003.FeedThruLUT , is_new_key_N_1006, 
         n9_adj_1788, is_new_key, n9, \compare.key_previous[4] , 
         \expectedKeyFromPatGen[2].sig_005.FeedThruLUT , 
         \expectedKeyFromPatGen[3].sig_004.FeedThruLUT , 
         \expectedKeyFromPatGen[2] , \expectedKeyFromPatGen[3] , 
         \compare.key_previous[3] , \compare.key_previous[2] , 
         \expectedKeyFromPatGen[0].sig_007.FeedThruLUT , 
         \expectedKeyFromPatGen[1].sig_006.FeedThruLUT , 
         \compare.key_previous[1] , \compare.key_previous[0] , \gen1.n17 , 
         \gen1.n15283 , \gen1.n14_adj_1640 , \gen1.n24365 , 
         \gen1.n14_adj_1596 , \gen1.n22 , \gen1.n24622 , 
         \gen1.ones_digit_rgb_0__N_176 , \lowBCDtoPatternGen[3] , 
         \lowBCDtoPatternGen[2] , n24656, \gen1.n4638 , \gen1.n15_adj_1646 , 
         \gen1.n14_c , \gen1.n14_adj_1608 , \gen1.n14997 , \gen1.n15271 , 
         \gen1.n20_adj_1603 , \gen1.n19_adj_1619 , \gen1.n20 , n19, 
         \gen1.n29792 , \gen1.n14885 , \gen1.n20_adj_1612 , 
         \gen1.n15_adj_1614 , n2554, n1445, n16_adj_1871, \gen1.game1.n3084 , 
         n13402, \gen1.four1.n163 , n4_adj_1784, \gen1.four1.n30926 , 
         \audio.n6619 , \audio.n13699 , \audio.n6 , \audio.limit_8__N_242 , 
         \audio.n6616 , inputKeys_c_2, \audio.n14967 , inputKeys_c_3, 
         inputKeys_c_4, inputKeys_c_1, \audio.n4_adj_1061 , 
         \audio.limit_3__N_249 , \audio.limit_3__N_250 , \audio.limit[3] , 
         \audio.n19_adj_1062 , \audio.limit_15__N_230 , \audio.limit_0__N_253 , 
         \vga1.n47 , \vga1.n15657 , \vga1.n39_c , \vga1.n28628 , \vga1.n28467 , 
         \vga1.rgb_out_c_0_N_888 , \vga1.n8 , \gen1.n1583[5] , \gen1.n33434 , 
         \gen1.n1601 , \gen1.n1572[5] , \gen1.n1561[5] , \gen1.n4650 , 
         \gen1.n30764 , \gen1.n4625 , \gen1.n30767 , \gen1.rgb1_0__N_98 , 
         \gen1.n1583[4] , \gen1.n1572[4] , \gen1.n33416 , \gen1.rgb1_4__N_84 , 
         \gen1.n1583[2] , \gen1.n1561[4] , \gen1.n30773 , \gen1.seven_rgb[3] , 
         \gen1.n1561[3] , \highBCDtoPatternGen[2] , \highBCDtoPatternGen[1] , 
         \highBCDtoPatternGen[0] , \gen1.n33422 , \gen1.n30776 , 
         \gen1.n1572[3] , \gen1.n1583[1] , \gen1.rgb1_1__N_93 , 
         \gen1.n1477[5] , \gen1.ones_digit_rgb_5__N_159 , 
         \gen1.ones_digit_rgb_5__N_160 , \gen1.three_rgb[5] , \gen1.n33356 , 
         \gen1.ones_digit_rgb[5] , \gen1.ones_digit_rgb_4__N_163[4] , 
         \gen1.ones_digit_rgb_2__N_168 , \gen1.n1488[4] , \gen1.n1510[4] , 
         \gen1.ones_digit_rgb[4] , \gen1.n1477[4] , \gen1.one_rgb[0] , 
         \gen1.n1477[3] , \gen1.one_rgb[3] , \gen1.ones_digit_rgb_3__N_165 , 
         \gen1.ones_digit_rgb_4__N_163[1] , \gen1.n1488[3] , \gen1.n1510[1] , 
         \gen1.ones_digit_rgb[1] , \gen1.n30770 , \gen1.n1583[3] , 
         \gen1.rgb1_3__N_87 , \rgb1[3] , \gen1.rgb1_5__N_82[3] , 
         \gen1.ones_digit_rgb[3] , rgb_out_c_3, \gen1.rgb1_2__N_90 , \rgb1[2] , 
         \gen1.rgb1_5__N_82[2] , \gen1.ones_digit_rgb[2] , rgb_out_c_2, 
         \gen1.state_screen_0__N_122 , \gen1.state_screen_3__N_108 , 
         \gen1.state_screen_3__N_107 , \gen1.state_screen_3__N_109 , 
         \gen1.n186[3] , \gen1.n179[3] , \gen1.state_screen[3] , \gen1.n30801 , 
         \gen1.n30802 , \gen1.n242[3] , \gen1.n235[3] , \rgb1[1] , 
         \gen1.rgb1_5__N_82[1] , rgb_out_c_1, \gen1.n30757 , \gen1.n30756 , 
         \gen1.n242[1] , \gen1.n235[1] , \gen1.state_screen_1__N_115 , 
         \gen1.game_rgb[0] , \gen1.state_screen[1] , 
         \gen1.state_screen_1__N_117 , \gen1.state_screen_1__N_116 , 
         \gen1.n30840 , \gen1.n30841 , \gen1.n242[2] , \gen1.n235[2] , 
         \gen1.state_screen_2__N_111 , \gen1.state_screen_2__N_113 , 
         \gen1.state_screen_2__N_112 , \gen1.n164[2] , \gen1.n157[2] , 
         \gen1.state_screen[2] , \gen1.n30779 , \gen1.n1583[0] , 
         \gen1.rgb1_0__N_96 , \rgb1[0] , \gen1.rgb1_5__N_82[0] , 
         \gen1.ones_digit_rgb[0] , rgb_out_c_0, \gen1.rgb1_5__N_81 , \rgb1[5] , 
         \gen1.rgb1_5__N_82[5] , rgb_out_c_5, \gen1.n30847 , \gen1.n30846 , 
         \gen1.n242[5] , \gen1.n235[5] , \gen1.state_screen_5__N_99 , 
         \gen1.game_rgb[5] , \gen1.state_screen[5] , 
         \gen1.state_screen_5__N_101 , \gen1.state_screen_5__N_100 , 
         \gen1.n30838 , \gen1.n30837 , \gen1.n242[4] , \gen1.n235[4] , 
         \gen1.state_screen_4__N_103 , \gen1.state_screen[4] , 
         \gen1.state_screen_4__N_105 , \gen1.state_screen_4__N_104 , 
         \gen1.rgb1_5__N_82[4] , \gen1.n1466[5] , \gen1.n1499[5] , 
         \gen1.five_rgb[5] , \gen1.n30844 , \gen1.n30843 , \gen1.n242[0] , 
         \gen1.n235[0] , \gen1.state_screen_0__N_119 , \gen1.state_screen[0] , 
         \gen1.state_screen_0__N_121 , \gen1.state_screen_0__N_120 , \rgb1[4] , 
         rgb_out_c_4, \gen1.n29891 , \gen1.n24383 , \gen1.n15 , 
         \gen1.n20_adj_1601 , \gen1.n20_adj_1600 , \gen1.n28687 , 
         \gen1.n15549 , \gen1.n28705 , \gen1.n15_adj_1597 , 
         \gen1.n15_adj_1602 , \gen1.n20_adj_1607 , \gen1.n6_adj_1609 , 
         \gen1.n15317 , \gen1.n28732 , \gen1.n15_adj_1621 , 
         \gen1.n20_adj_1604 , \gen1.n6_adj_1623 , \gen1.n15_adj_1605 , 
         \gen1.n28743 , \gen1.n20_adj_1620 , \gen1.n17_adj_1642 , 
         \gen1.n15211 , \gen1.n24282 , \gen1.n17_adj_1625 , \gen1.n13812 , 
         \gen1.n15_adj_1616 , \gen1.n13279 , \gen1.n29796 , n15277, 
         \gen1.n13346 , \gen1.n19_adj_1636 , \gen1.n14849 , \gen1.n28774 , 
         n12_adj_1767, \gen1.n15779 , \gen1.n20_adj_1644 , \gen1.n16_adj_1643 , 
         \gen1.n17_adj_1641 , \gen1.n31 , n6659, \gen1.n24628 , n21, 
         \gen1.n15_adj_1633 , \gen1.n28723 , \gen1.n8_adj_1650 , \gen1.n28590 , 
         \gen1.n28566 , \gen1.n20_adj_1635 , \gen1.n15839 , n14, n12_adj_1783, 
         \gen1.n4_adj_1664 , \gen1.zero1.n167 , \gen1.zero1.n30983 , 
         \gen1.zero1.n109 , n4, \gen1.n45_c , n5, \gen1.zero1.n30975 , 
         \gen1.zero1.n125 , \gen1.n178 , \gen1.zero1.n115 , \gen1.n13398 , 
         \gen1.zero1.n30979 , n30977, \gen1.zero1.n169 , n143, n13426, 
         \vga1.n6_adj_1034 , \gen1.n15715 , \gen1.n15783 , \gen1.two1.n206 , 
         \gen1.two1.n221 , \gen1.n13331 , \gen1.two1.n30959 , \gen1.two1.n202 , 
         \gen1.two1.n30956 , \gen1.two1.n30966 , \gen1.two1.n30965 , 
         \gen1.three1.n13673 , \gen1.three1.n142 , \gen1.three1.n30948 , 
         \gen1.three1.n115 , \gen1.three1.n139 , \gen1.three1.n239 , 
         \gen1.three1.n121 , n78, \gen1.n4_adj_1670 , \gen1.six1.n30921 , 
         \gen1.six1.n30917 , \gen1.n33 , \gen1.six1.n30919 , \gen1.six1.n135 , 
         \gen1.n13374 , \gen1.six1.n13878 , \gen1.n71 , n39, 
         \gen1.seven1.n24367 , \gen1.seven1.n127 , \gen1.seven1.n68 , 
         \gen1.seven1.n30912 , \gen1.seven1.n129 , \gen1.seven1.n65 , 
         \gen1.one1.n14803 , \gen1.one1.n156 , \gen1.one1.n24580 , 
         \gen1.game1.n18_adj_1157 , \gen1.game1.n16_adj_1155 , 
         \gen1.game1.n2175 , \gen1.game1.n2213 , \gen1.game1.n6549 , 
         \gen1.game1.n24526 , \gen1.game1.n18_adj_1170 , \gen1.game1.n2177 , 
         \gen1.game1.n13188 , \gen1.game1.n331 , \gen1.game1.n30849 , 
         \gen1.game1.n110 , \gen1.game1.n358 , \gen1.game1.n8_adj_1484 , 
         \gen1.game1.n24626 , \gen1.game1.n6881 , \gen1.game1.n8_adj_1274 , 
         \gen1.game1.n7081 , \gen1.game1.n2 , \gen1.game1.n6611 , 
         \gen1.game1.n3 , \gen1.game1.n10_adj_1512 , \gen1.game1.n6569 , 
         \gen1.game1.n6853 , \gen1.game1.n7068 , \gen1.game1.n7322 , 
         \gen1.game1.n7002 , \gen1.game1.n18_adj_1288 , 
         \gen1.game1.n18_adj_1289 , \gen1.game1.n16_adj_1286 , 
         \gen1.game1.n2812 , \gen1.game1.n18_adj_1298 , \gen1.game1.n6525 , 
         \gen1.game1.n2818 , \gen1.game1.n15335 , \gen1.game1.n29844 , 
         \gen1.game1.n14_adj_1371 , \gen1.game1.n16_adj_1093 , 
         \gen1.game1.n6561 , \gen1.game1.n18_adj_1319 , 
         \gen1.game1.n16_adj_1317 , \gen1.game1.n2844 , \gen1.game1.n9 , 
         \gen1.game1.n2849 , \gen1.game1.n18_adj_1359 , \gen1.game1.n2846 , 
         \gen1.game1.n2851 , \gen1.game1.game_rgb_3__N_183 , 
         \gen1.game1.game_rgb_5__N_180 , \gen1.game1.game_rgb_2__N_186 , 
         \gen1.game1.game_rgb_0__N_189 , \gen1.game1.n6_adj_1300 , 
         \gen1.game1.n2246 , \gen1.game1.n29646 , 
         \gen1.game1.game_rgb_0__N_190 , \gen1.game_rgb[2] , 
         \gen1.game1.game_rgb_0__N_188 , \gen1.game1.n4_adj_1493 , 
         \gen1.game1.n28683 , \gen1.game1.n7163 , \gen1.game1.n6949 , 
         \gen1.game1.n10_adj_1476 , \gen1.game1.n24476 , 
         \gen1.game1.n6_adj_1494 , \gen1.game1.n7057 , \gen1.game1.n6744 , 
         \gen1.game1.n6858 , \gen1.game1.n24459 , \gen1.game1.n6965 , 
         \gen1.game1.n6_adj_1473 , \gen1.n20_adj_1638 , \gen1.n28746 , 
         \gen1.n114 , \gen1.n113 , \gen1.four1.n230 , \gen1.four1.n136 , 
         \gen1.four1.n6018 , \gen1.n13207 , \gen1.four1.n8 , \gen1.n28588 , 
         \gen1.n16_c , \gen1.n15679 , \gen1.n15_adj_1613 , \gen1.n28570 , 
         \audio.n13372 , \audio.n6615 , \audio.limit_16__N_228 , 
         \audio.n13693 , \audio.cout.sig_008.FeedThruLUT , \audio.n34 , 
         \audio.limit[15] , \audio.n32_adj_1068 , \audio.n227 , 
         \audio.audioTone_c_N_889 , n9_adj_1790, \audio.n6618 , n34567, 
         \vga1.n31010 , \vga1.n19896 , \vga1.n31009 , \vga1.n19891 , 
         n10_adj_1868, n8_adj_1867, n12_adj_1869, n34362, n14_adj_1870, 
         \gen1.game1.n18_adj_1439 , \gen1.game1.n24445 , \gen1.game_rgb[3] , 
         n7028, \gen1.n13740 , \gen1.n28618 , \gen1.n28578 , \gen1.n12_c , 
         \gen1.n4_adj_1617 , \vga1.n6_c , n28562, \gen1.n24320 , n6421, 
         \gen1.n6424 , vsyncout_c_N_882, n14069, \vga1.n15531 , n726, 
         \compare.n9_adj_1074 , \compare.n10 , \gen1.n28547 , 
         \gen1.six_rgb[0] , \gen1.four_rgb[0] , \gen1.five_rgb[0] , 
         \gen1.n1499[4] , \gen1.ones_digit_rgb_4__N_163[3] , \gen1.n1510[3] , 
         \gen1.ones_digit_rgb_4__N_163[2] , \gen1.n1510[2] , 
         \gen1.ones_digit_rgb_4__N_163[0] , \gen1.n1510[0] , n6794, 
         \gen1.n4959 , n13930, \gen1.n14709 , \gen1.game1.n14793 , n6_adj_1778, 
         n11, \gen1.n29775 , \gen1.n6589 , \gen1.n5350 , \gen1.n6590 , 
         \gen1.six1.n87 , \gen1.n79 , \gen1.six1.n94 , \gen1.n28560 , 
         \gen1.four_rgb_3__N_140 , n28571, \gen1.n14044 , \gen1.n15017 , 
         \gen1.six_rgb[3] , \gen1.four_rgb[3] , four_rgb_0__N_142, 
         \gen1.n1499[3] , \decoder.lowBCDtoPatternGen_2__N_51 , 
         \decoder.lowBCDtoPatternGen_3__N_48 , \decoder.n31172 , 
         \gen1.three_rgb_3__N_136 , \gen1.n15791 , \gen1.n10_c , \gen1.n14963 , 
         \gen1.n28712 , \gen1.three_rgb[3] , three_rgb_0__N_138, 
         \gen1.n1466[3] , \gen1.five_rgb[3] , \gen1.n1466[2] , 
         \gen1.five_rgb[2] , \gen1.n1466[4] , \gen1.five_rgb[4] , 
         \gen1.n29695 , \gen1.n8 , \gen1.n4_c , \gen1.n24480 , \gen1.n28694 , 
         \gen1.n15736 , \gen1.n7 , \gen1.n5_adj_1606 , \gen1.n14884 , 
         \gen1.n14841 , \gen1.n28750 , \gen1.n28699 , \gen1.n28777 , 
         \gen1.n15_adj_1639 , \gen1.n4_adj_1615 , \gen1.n14883 , 
         \gen1.n20_adj_1618 , \gen1.n14746 , \gen1.n28 , \gen1.n24271 , 
         \gen1.n15_adj_1622 , \gen1.n29832 , \gen1.n29798 , \gen1.n4_adj_1626 , 
         \gen1.n20_adj_1628 , \gen1.n4_adj_1629 , \gen1.n28606 , \gen1.n28416 , 
         \gen1.n31293 , \gen1.n29632 , \gen1.n29847 , \gen1.n15678 , 
         \gen1.n15684 , \gen1.n15379 , \gen1.n15_adj_1631 , \gen1.n21_c , 
         \gen1.n4_adj_1632 , three_rgb_5__N_135, n15609, n14903, n15621, 
         \gen1.n24582 , \gen1.n15847 , \gen1.n13609 , \gen1.n15_adj_1655 , 
         \gen1.n6_adj_1634 , \gen1.n15397 , \gen1.n28729 , \gen1.n28417 , 
         \gen1.n14891 , \gen1.n21_adj_1659 , \gen1.n28735 , \gen1.n13256 , 
         \gen1.n34463 , \gen1.n14863 , \gen1.n5_adj_1661 , \gen1.n28765 , 
         \gen1.n15_adj_1656 , \gen1.n14901 , n19878, \gen1.n4_adj_1624 , 
         \gen1.seven_rgb_3__N_148 , \gen1.n29656 , \gen1.n15059 , 
         \gen1.n28716 , \gen1.n20_adj_1645 , \gen1.n9 , \gen1.n16_adj_1662 , 
         n28714, n29866, \gen1.n11_adj_1647 , \gen1.n6_adj_1648 , 
         \gen1.n28730 , \gen1.n28726 , \gen1.n11_adj_1649 , \gen1.n27 , 
         \gen1.n15280 , \gen1.n20_adj_1651 , \gen1.n15301 , \gen1.n24273 , 
         \gen1.n22_adj_1653 , \gen1.n20_adj_1654 , \gen1.n17_adj_1652 , 
         \gen1.n26 , \gen1.n21_adj_1658 , \gen1.n28768 , \gen1.n6_adj_1657 , 
         \gen1.n28772 , \gen1.n14810 , \gen1.nine1.n30880 , n30898, 
         \gen1.n1466[0] , \gen1.n1466[1] , \gen1.five_rgb[1] , 
         hsyncout_c_N_879, n13428, \vga1.hsyncout_c_N_880 , \vga1.n17435 , 
         hsyncout_c, \gen1.zero1.n112 , \vga1.n7 , \vga1.n24676 , \vga1.n6789 , 
         \vga1.n13134 , \gen1.n13396 , \gen1.two1.n175 , \gen1.two1.n292 , 
         \gen1.two1.n30957 , \gen1.two1.n30954 , \gen1.two1.n15101 , 
         \gen1.two1.n155 , \gen1.two1.n30953 , \gen1.two1.n13675 , 
         \gen1.two1.n30960 , \gen1.two1.n30962 , \gen1.two1.n157 , 
         \gen1.two1.n30949 , \gen1.two1.n6 , \gen1.two1.n30950 , 
         \gen1.three1.n13400 , \gen1.three1.n170 , \gen1.n17_adj_1668 , 
         \gen1.three1.n30933 , n10, \gen1.three1.n30941 , \gen1.three1.n237 , 
         \gen1.three1.n13671 , \gen1.three1.n30938 , \gen1.three1.n163 , 
         \gen1.three1.n13394 , \gen1.three1.n30942 , \gen1.three1.n30944 , 
         \gen1.three1.n118 , n65, \gen1.six1.n133 , \gen1.n7_adj_1672 , 
         \gen1.six1.n6 , \gen1.six1.n24338 , \gen1.n6636 , \gen1.nine1.n30882 , 
         \gen1.n4_adj_1671 , \six_rgb_0__N_146$n3 , \gen1.seven1.n11 , 
         \gen1.nine1.n95 , \gen1.seven1.n80 , \gen1.seven1.n6426 , 
         \gen1.one1.n107 , \gen1.one1.n24327 , \gen1.n4_adj_1673 , 
         \gen1.one1.n190 , \gen1.one1.n36 , \gen1.one1.n11 , 
         \gen1.one1.n15099 , \gen1.one1.n30970 , \gen1.one1.n140 , 
         \gen1.one1.n30971 , \gen1.one1.n194 , \gen1.one1.n29662 , 
         \gen1.one1.n9 , \gen1.one1.n132 , \gen1.one1.n153 , \gen1.nine1.n130 , 
         \gen1.nine1.n24370 , \gen1.nine1.n30884 , \gen1.nine1.n88 , 
         \gen1.nine1.n118 , n127, n101, n7031, \gen1.game1.n12_adj_1466 , 
         \gen1.n4_adj_1674 , \gen1.nine1.n30887 , \gen1.four1.n145 , 
         \gen1.four1.n30929 , \four_rgb_0__N_142$n7 , \gen1.four1.n129 , 
         \gen1.game1.n8 , \gen1.game1.n10 , \gen1.game1.n12 , 
         \gen1.game1.n14_c , \gen1.game1.n16_c , \gen1.game1.n3034 , 
         n18_adj_1876, n1439, n16_adj_1875, \gen1.game1.n4_c , n16_adj_1882, 
         \gen1.game1.n15433 , \gen1.game1.n10_adj_1094 , 
         \gen1.game1.n12_adj_1095 , n16_adj_1896, \gen1.game1.n24892 , 
         n14_adj_1895, n12_adj_1894, \gen1.game1.n14_adj_1098 , 
         \gen1.game1.n16_adj_1102 , \gen1.game1.n16_adj_1099 , 
         \gen1.game1.n14_adj_1534 , \gen1.game1.n2983 , \gen1.game1.n3036 , 
         \gen1.game1.n24442 , \gen1.game1.n13935 , n1436, n18_adj_1890, 
         \gen1.game1.n18_adj_1103 , \gen1.game1.n2778 , 
         \gen1.game1.n8_adj_1104 , \gen1.game1.n10_adj_1105 , 
         \gen1.game1.n10_adj_1108 , \gen1.game1.n12_adj_1112 , 
         \gen1.game1.n12_adj_1109 , \gen1.game1.n14_adj_1110 , 
         \gen1.game1.n16_adj_1113 , \gen1.game1.n2780 , 
         \gen1.game1.n14_adj_1115 , \gen1.game1.n16_adj_1117 , 
         \gen1.game1.n6_c , \gen1.game1.n8_adj_1118 , 
         \gen1.game1.n18_adj_1120 , \gen1.game1.n2930 , 
         \gen1.game1.n10_adj_1121 , \gen1.game1.n12_adj_1122 , 
         \gen1.game1.n8_adj_1123 , \gen1.game1.n10_adj_1124 , 
         \gen1.game1.n14_adj_1125 , \gen1.game1.n16_adj_1127 , 
         \gen1.game1.n12_adj_1128 , \gen1.game1.n14_adj_1129 , 
         \gen1.game1.n2765 , \gen1.game1.n2699 , \gen1.game1.n2785 , 
         \gen1.game1.n2752 , \gen1.game1.n6537 , \gen1.game1.n24361 , 
         \gen1.game1.n16_adj_1130 , \gen1.game1.n2932 , 
         \gen1.game1.n6_adj_1131 , \gen1.game1.n8_adj_1132 , 
         \gen1.game1.n10_adj_1133 , \gen1.game1.n12_adj_1134 , 
         \gen1.game1.n14_adj_1135 , \gen1.game1.n16_adj_1136 , 
         \gen1.game1.n8_adj_1138 , \gen1.game1.n10_adj_1139 , 
         \gen1.game1.n2917 , \gen1.game1.n3090 , \gen1.game1.n2935 , 
         \gen1.game1.n2904 , \gen1.game1.n24565 , \gen1.game1.n12_adj_1140 , 
         \gen1.game1.n14_adj_1141 , \gen1.game1.n16_adj_1142 , 
         \gen1.game1.n2747 , n1421, n18_adj_1912, n16_adj_1911, 
         \gen1.game1.n4_adj_1145 , n16_adj_1934, \gen1.game1.n6704 , 
         \gen1.game1.n24614 , \gen1.game1.n24490 , \gen1.game1.n24500 , 
         \gen1.game1.n6981 , \gen1.game1.n28709 , \gen1.game1.n18_adj_1531 , 
         \gen1.game1.n6564 , \gen1.game1.n6363 , \gen1.game1.n4_adj_1146 , 
         \gen1.game1.n6688 , \gen1.game1.n14_adj_1518 , n1425, 
         \gen1.game1.n6529 , \gen1.game1.n13184 , \gen1.game1.n15467 , 
         \gen1.game1.n14979 , \gen1.game1.n28404 , \gen1.game1.n2279 , 
         \gen1.game1.n15559 , \gen1.game1.n2259 , \gen1.game1.n2272 , 
         \gen1.game1.n2274 , \gen1.game1.n13439 , \gen1.game1.n13825 , 
         \gen1.game1.n39_adj_1307 , \gen1.game1.n2383 , \gen1.game1.n2542 , 
         \gen1.game1.n2593 , \gen1.game1.n2646 , \gen1.game1.n28504 , 
         \gen1.game1.n10_adj_1149 , \gen1.game1.n12_adj_1151 , 
         \gen1.game1.n7090 , \gen1.game1.n7303 , \gen1.game1.n13974 , 
         \gen1.game1.n7210 , \gen1.game1.n6592 , \gen1.game1.n14_adj_1153 , 
         \gen1.game1.n8_adj_1158 , \gen1.game1.n10_adj_1159 , 
         \gen1.game1.n12_adj_1160 , \gen1.game1.n14_adj_1161 , n1407, 
         \gen1.game1.n4_adj_1278 , \gen1.game1.n2590 , 
         \gen1.game1.n39_adj_1413 , \gen1.game1.n7072 , \gen1.game1.n13517 , 
         \gen1.game1.n7240 , \gen1.game1.n16_adj_1162 , 
         \gen1.game1.n6_adj_1163 , \gen1.game1.n8_adj_1164 , 
         \gen1.game1.n10_adj_1165 , \gen1.game1.n12_adj_1166 , 
         \gen1.game1.n14917 , \gen1.game1.n29718 , \gen1.game1.n7191 , 
         \gen1.game1.n12_adj_1525 , \gen1.game1.n30992 , \gen1.game1.n7151 , 
         \gen1.game1.n7275 , \gen1.game1.n14132 , \gen1.game1.n6620 , 
         \gen1.game1.n24529 , \gen1.game1.n24864 , \gen1.game1.n24862 , 
         \gen1.game1.n10_adj_1472 , \gen1.game1.n28622 , 
         \gen1.game1.n8_adj_1505 , \gen1.game1.n15481 , 
         \gen1.game1.n14_adj_1167 , \gen1.game1.n16_adj_1168 , 
         \gen1.game1.n6977 , \gen1.game1.n6754 , \gen1.game1.n29823 , 
         \gen1.game1.n7265 , \gen1.game1.n7284 , \gen1.game1.n6887 , 
         \gen1.game1.n6577 , \gen1.game1.n14073 , \gen1.game1.n28499 , 
         \gen1.game1.n7185 , \gen1.game1.n6884 , \gen1.game1.n7281 , 
         \gen1.game1.n7113 , \gen1.game1.n6691 , \gen1.game1.n10_adj_1524 , 
         \gen1.game1.n24593 , \gen1.game1.n29650 , \gen1.game1.n7037 , 
         \gen1.game1.n7139 , \gen1.game1.n28469 , \gen1.game1.n6903 , 
         \gen1.game1.n30907 , \gen1.game1.n6865 , \gen1.game1.n6701 , 
         \gen1.game1.n6757 , \gen1.game1.n6838 , \gen1.game1.n24472 , 
         \gen1.game1.n14118 , \gen1.game1.n7_adj_1523 , \gen1.game1.n24711 , 
         \gen1.game1.n7249 , \gen1.game1.n6586 , \gen1.game1.n7242 , 
         \gen1.game1.n7215 , \gen1.game1.n7250 , \gen1.game1.n6741 , 
         \gen1.game1.bar3_2 , \gen1.game1.n7252 , \gen1.game1.n6596 , 
         \gen1.game1.n6750 , \gen1.game1.n6_adj_1500 , \gen1.game1.n30896 , 
         \gen1.game1.n28631 , \gen1.game1.n8_adj_1478 , \gen1.game1.n15517 , 
         \gen1.game1.n6662 , \gen1.game1.n28676 , \gen1.game1.n13976 , 
         \gen1.game1.n6656 , \gen1.game1.n6831 , \gen1.game1.n5_adj_1509 , 
         \gen1.game1.n7094 , \gen1.game1.n10_adj_1173 , 
         \gen1.game1.n12_adj_1175 , \gen1.game1.n7168 , \gen1.game1.n6601 , 
         \gen1.game1.n7160 , \gen1.game1.n28613 , \gen1.game1.n8_adj_1507 , 
         \gen1.game1.n753 , \gen1.game1.n15085 , \gen1.game1.n15389 , 
         \gen1.game1.n28598 , \gen1.game1.n8_adj_1497 , \gen1.game1.n697 , 
         \gen1.game1.n15057 , \gen1.game1.n28610 , \gen1.game1.n8_adj_1490 , 
         \gen1.game1.n649 , \gen1.game1.n15005 , \gen1.game1.n14_adj_1177 , 
         \gen1.game1.n16_adj_1179 , \gen1.game1.n7134 , \gen1.game1.n24640 , 
         \gen1.game1.n7131 , \gen1.game1.n6630 , \gen1.game1.n12_adj_1519 , 
         \gen1.game1.n7085 , \gen1.game1.n29779 , \gen1.game1.n18_adj_1181 , 
         \gen1.game1.n2206 , \gen1.game1.n28596 , \gen1.game1.n8_adj_1479 , 
         \gen1.game1.n603 , \gen1.game1.n14981 , \gen1.game1.n8_adj_1182 , 
         \gen1.game1.n10_adj_1183 , \gen1.game1.n8_adj_1184 , 
         \gen1.game1.n10_adj_1185 , \gen1.game1.n12_adj_1186 , 
         \gen1.game1.n14_adj_1189 , \gen1.game1.n8_adj_1187 , 
         \gen1.game1.n7227 , \gen1.game1.n6_adj_1510 , \gen1.game1.n7246 , 
         \gen1.game1.n24397 , \gen1.game1.n14058 , \gen1.game1.n6815 , 
         \gen1.game1.n12_adj_1188 , \gen1.game1.n14_adj_1190 , 
         \gen1.game1.n16_adj_1191 , \gen1.game1.n2208 , \gen1.game1.n7119 , 
         \gen1.game1.n29829 , \gen1.game1.n6_adj_1192 , 
         \gen1.game1.n8_adj_1193 , \gen1.game1.n10_adj_1194 , 
         \gen1.game1.n12_adj_1200 , \gen1.game1.n16_adj_1195 , 
         \gen1.game1.n2694 , \gen1.game1.bar14 , \gen1.game1.bar4_2 , 
         \gen1.game1.n959 , \gen1.game1.n8_adj_1196 , \gen1.game1.n275 , 
         \gen1.game1.n15759 , \gen1.game1.n10_adj_1508 , n18_adj_1939, n1415, 
         n16_adj_1938, \gen1.game1.n4_adj_1199 , n16_adj_1945, 
         \gen1.game1.n15505 , \gen1.game1.n780 , \gen1.game1.n14717 , 
         \gen1.game1.n506 , \gen1.game1.n452 , \gen1.game1.n479 , n1419, 
         \gen1.game1.n14_adj_1201 , \gen1.game1.n16_adj_1203 , 
         \gen1.game1.n15011 , \gen1.game1.n15831 , \gen1.game1.n834 , 
         \gen1.game1.n859 , \gen1.game1.bar6_2 , \gen1.game1.n7_adj_1481 , 
         \gen1.game1.n15221 , \gen1.game1.bar1_2 , \gen1.game1.n807 , 
         \gen1.game1.n8_adj_1202 , \gen1.game1.n15757 , 
         \gen1.game1.n10_adj_1485 , \gen1.game1.n630 , \gen1.game1.n15709 , 
         \gen1.game1.n6845 , \gen1.game1.n28640 , \gen1.game1.n2193 , 
         \gen1.game1.n2180 , \gen1.game1.n5_c , \gen1.game1.n34 , 
         \gen1.game1.n28508 , \gen1.game1.n6534 , \gen1.game1.n10_adj_1207 , 
         \gen1.game1.n12_adj_1212 , \gen1.game1.n8_adj_1208 , 
         \gen1.game1.n10_adj_1209 , \gen1.game1.n12_adj_1210 , 
         \gen1.game1.n14_adj_1221 , \gen1.n20_adj_1598 , 
         \gen1.game1.n14_adj_1214 , \gen1.game1.n16_adj_1216 , 
         \gen1.game1.n18_adj_1218 , \gen1.game1.n2239 , 
         \gen1.game1.n8_adj_1219 , \gen1.game1.n10_adj_1220 , 
         \gen1.game1.n16_adj_1222 , \gen1.game1.n2641 , 
         \gen1.game1.n12_adj_1223 , \gen1.game1.n14_adj_1227 , n18_adj_1950, 
         n1409, n16_adj_1949, \gen1.game1.n4_adj_1226 , n16_adj_1956, 
         \gen1.game1.n16_adj_1228 , \gen1.game1.n2241 , 
         \gen1.game1.n6_adj_1229 , \gen1.game1.n8_adj_1230 , 
         \gen1.game1.n10_adj_1231 , \gen1.game1.n12_adj_1232 , n1413, 
         \gen1.game1.n14_adj_1233 , \gen1.game1.n16_adj_1234 , 
         \gen1.game1.n2226 , \gen1.game1.n10_adj_1238 , 
         \gen1.game1.n12_adj_1240 , \gen1.game1.n14_adj_1242 , 
         \gen1.game1.n16_adj_1244 , \gen1.game1.n18_adj_1246 , 
         \gen1.game1.n8_adj_1247 , \gen1.game1.n10_adj_1248 , 
         \gen1.game1.n12_adj_1249 , \gen1.game1.n14_adj_1250 , 
         \gen1.game1.n16_adj_1251 , \gen1.game1.n6_adj_1252 , 
         \gen1.game1.n8_adj_1253 , \gen1.game1.n10_adj_1254 , 
         \gen1.game1.n12_adj_1255 , \gen1.game1.n14_adj_1256 , 
         \gen1.game1.n16_adj_1259 , \gen1.game1.n8_adj_1260 , 
         \gen1.game1.n10_adj_1261 , \gen1.game1.n7125 , \gen1.game1.n7262 , 
         \gen1.game1.n29805 , \gen1.game1.n13937 , \gen1.game1.n10_adj_1265 , 
         \gen1.game1.n12_adj_1267 , \gen1.game1.n24514 , \gen1.game1.n24546 , 
         \gen1.game1.n63 , \gen1.game1.n7316 , \gen1.game1.n7230 , 
         \gen1.game1.n14_adj_1269 , \gen1.game1.n7236 , \gen1.game1.n31015 , 
         \gen1.game1.n31014 , \gen1.game1.n12_adj_1270 , 
         \gen1.game1.n14_adj_1271 , \gen1.game1.n7290 , \gen1.game1.n7122 , 
         \gen1.game1.n6_adj_1522 , \gen1.game1.n6955 , 
         \gen1.game1.n7_adj_1521 , \gen1.game1.n31000 , 
         \gen1.game1.n6_adj_1272 , \gen1.game1.n8_adj_1273 , 
         \gen1.game1.n16_adj_1275 , n18_adj_1961, n1403, n16_adj_1960, 
         n16_adj_1967, \gen1.game1.n10_adj_1279 , \gen1.game1.n12_adj_1282 , 
         \gen1.game1.n14_adj_1283 , \gen1.game1.n16_adj_1285 , 
         \gen1.game1.n8_adj_1290 , \gen1.game1.n10_adj_1291 , 
         \gen1.game1.n12_adj_1292 , \gen1.game1.n14_adj_1293 , 
         \gen1.game1.n16_adj_1294 , \gen1.game1.n8_adj_1296 , 
         \gen1.game1.n10_adj_1297 , \gen1.game1.n28459 , 
         \gen1.game1.n4_adj_1299 , \gen1.game1.n12_adj_1301 , 
         \gen1.game1.n14_adj_1302 , \gen1.game1.n2330 , 
         \gen1.game1.n18_adj_1412 , \gen1.game1.n24429 , 
         \gen1.game1.n16_adj_1303 , \gen1.game1.n2899 , n18_adj_1901, n1427, 
         n16_adj_1900, \gen1.game1.n4_adj_1306 , n16_adj_1907, 
         \gen1.game1.n2902 , \gen1.game1.n1891 , \gen1.game1.n78 , 
         \gen1.game1.n28405 , \gen1.game1.n10_adj_1312 , 
         \gen1.game1.n12_adj_1315 , \gen1.game1.n4_adj_1313 , 
         \gen1.game1.n29815 , \gen1.n13170 , \gen1.game1.n14_adj_1316 , 
         \gen1.game1.n8_adj_1320 , \gen1.game1.n10_adj_1321 , 
         \gen1.game1.n12_adj_1322 , \gen1.game1.n14_adj_1323 , 
         \gen1.game1.n16_adj_1324 , \gen1.game1.n6_adj_1325 , 
         \gen1.game1.n8_adj_1326 , \gen1.game1.n10_adj_1327 , 
         \gen1.game1.n12_adj_1330 , \gen1.game1.n8_adj_1328 , 
         \gen1.game1.n10_adj_1428 , \gen1.game1.n8_adj_1329 , 
         \gen1.game1.n10_adj_1527 , \gen1.game1.n14_adj_1331 , 
         \gen1.game1.n16_adj_1356 , \gen1.game1.n8_adj_1358 , 
         \gen1.game1.n10_adj_1532 , \gen1.game1.n29803 , 
         \gen1.game1.n8_adj_1374 , \gen1.game1.n10_adj_1402 , 
         \gen1.game1.n8_adj_1375 , \gen1.game1.n10_adj_1383 , 
         \gen1.game1.n8_adj_1376 , \gen1.game1.n10_adj_1379 , 
         \gen1.game1.n8_adj_1377 , \gen1.game1.n10_adj_1394 , 
         \gen1.game1.n8_adj_1378 , \gen1.game1.n10_adj_1408 , 
         \gen1.game1.n12_adj_1380 , \gen1.game1.n14_adj_1381 , 
         \gen1.game1.n16_adj_1382 , \gen1.game1.n2431 , 
         \gen1.game1.n12_adj_1384 , \gen1.game1.n14_adj_1385 , 
         \gen1.game1.n16_adj_1386 , \gen1.game1.n2484 , 
         \gen1.game1.n4_adj_1388 , n1391, n18_adj_1981, \gen1.game1.n6494 , 
         n16_adj_1808, n16_adj_1865, \gen1.game1.n24900 , n14_adj_1864, 
         n12_adj_1863, \gen1.game1.n24431 , \gen1.game1.n6_adj_1526 , n1388, 
         n18, \gen1.game1.n12_adj_1395 , \gen1.game1.n14_adj_1396 , 
         \gen1.game1.n16_adj_1397 , \gen1.game1.n2378 , n1383, 
         \gen1.game1.n4_adj_1399 , n1379, n18_adj_1886, n16_adj_1918, 
         n16_adj_1977, \gen1.game1.n24898 , n14_adj_1976, n12_adj_1975, 
         \gen1.game1.n12_adj_1403 , \gen1.game1.n14_adj_1404 , 
         \gen1.game1.n16_adj_1405 , \gen1.game1.n18_adj_1406 , n1400, 
         n18_adj_1971, \gen1.game1.n24433 , \gen1.game1.n36_adj_1414 , 
         n16_adj_1928, \gen1.game1.n24903 , n14_adj_1927, n12_adj_1926, 
         \gen1.game1.n12_adj_1409 , \gen1.game1.n14_adj_1410 , 
         \gen1.game1.n16_adj_1411 , n1376, n18_adj_1922, n16_adj_1859, 
         \gen1.game1.n24897 , n14_adj_1858, n12_adj_1857, 
         \gen1.game1.n12_adj_1430 , \gen1.game1.n14_adj_1437 , 
         \gen1.game1.n16_adj_1438 , n1454, n18_adj_1847, \gen1.game1.n24595 , 
         \gen1.game1.n28580 , \gen1.game1.n1213 , \gen1.game1.n14077 , 
         \gen1.game1.n7309 , \gen1.game1.n13275 , \gen1.game1.n24707 , 
         \gen1.game1.n6763 , \gen1.game1.n29 , \gen1.game1.n32 , 
         \gen1.game1.n30 , \gen1.game1.n31 , \gen1.game1.n7064 , 
         \gen1.game1.n6_adj_1511 , \gen1.game1.n6919 , \gen1.game1.n24597 , 
         \gen1.game1.n7287 , \gen1.game1.n7319 , \gen1.game1.n7075 , 
         \gen1.game1.n6797 , \gen1.game1.n30860 , \gen1.game1.n6_adj_1483 , 
         \gen1.game1.n5101 , \gen1.game1.n13834 , \gen1.game1.n28 , 
         \gen1.game1.n7272 , \gen1.game1.n29698 , \gen1.game1.n7106 , 
         \gen1.game1.n7233 , \gen1.game1.n4_adj_1464 , \gen1.game1.n7034 , 
         \gen1.game1.n24549 , \gen1.game1.bar4_2_N_1023 , \gen1.game1.n31006 , 
         \gen1.game1.n533 , \gen1.game1.n14757 , \gen1.game1.n14907 , 
         \gen1.game1.n7247 , \gen1.game1.n24672 , \gen1.game1.n28685 , 
         \gen1.game1.n8_adj_1471 , \gen1.game1.n13295 , \gen1.game1.n7078 , 
         \gen1.game1.n6848 , \gen1.game1.n24478 , \gen1.game1.n6930 , 
         \gen1.game1.n7_adj_1475 , \gen1.game1.n29712 , \gen1.game1.n6890 , 
         \gen1.game1.n7306 , \gen1.game1.n24637 , \gen1.game1.n24755 , 
         \gen1.game1.n7218 , \gen1.game1.n13433 , \gen1.game1.n6695 , 
         \gen1.game1.n7293 , \gen1.game1.n14134 , \gen1.game1.n7268 , 
         \gen1.game1.n28681 , \gen1.game1.n7148 , \gen1.game1.n6645 , 
         \gen1.game1.n6_adj_1486 , \gen1.game1.n14071 , \gen1.game1.n6934 , 
         \gen1.game1.n24631 , \gen1.game1.n6_adj_1520 , \gen1.game1.n30998 , 
         \gen1.game1.n7 , \gen1.game1.n8_adj_1517 , \gen1.game1.n29627 , 
         \gen1.game1.n24881 , \gen1.game1.n28476 , \gen1.game1.n6984 , 
         \gen1.game1.n24837 , \gen1.game1.n6_adj_1474 , 
         \gen1.game1.n6_adj_1480 , \gen1.game1.n24610 , 
         \gen1.game1.n8_adj_1482 , \gen1.game1.n14737 , \gen1.game1.n15567 , 
         \gen1.game1.n6_adj_1487 , \gen1.game1.n7_adj_1488 , \gen1.game1.n375 , 
         \gen1.game1.n24600 , \gen1.game1.n8_adj_1489 , \gen1.game1.n1069 , 
         \gen1.game1.n8_adj_1492 , \gen1.game1.n15641 , \gen1.game1.n15247 , 
         \gen1.game1.expectedKeyFromPatGen_3__N_59 , \gen1.game1.n14743 , 
         \gen1.game1.n15745 , \gen1.game1.n163 , \gen1.game1.halfnote2 , 
         \gen1.game1.n24561 , \gen1.game1.n8_adj_1491 , \gen1.game1.n30852 , 
         \gen1.game1.n402 , \gen1.game1.n24873 , \gen1.game1.n4_adj_1495 , 
         \gen1.game1.n29836 , \gen1.game1.n6382 , \gen1.game1.n8_adj_1496 , 
         \gen1.game1.n13802 , \gen1.game1.n24567 , \gen1.game1.n8_adj_1498 , 
         \gen1.game1.n229 , \gen1.game1.expectedKeyFromPatGen_2__N_60 , 
         \gen1.game1.n724 , \gen1.game1.n1023 , \gen1.game1.n15487 , 
         \gen1.game1.expectedKeyFromPatGen_2__N_61 , \gen1.game1.n24601 , 
         \gen1.game1.n8_adj_1499 , \gen1.game1.n15053 , \gen1.game1.n15231 , 
         \gen1.game1.n15555 , \gen1.game1.n30863 , \gen1.game1.n13832 , 
         \gen1.game1.n24604 , \gen1.game1.n8_adj_1501 , 
         \gen1.game1.n6_adj_1502 , \gen1.game1.n5306 , 
         \gen1.game1.n6_adj_1503 , \gen1.game1.n7_adj_1504 , \gen1.game1.n425 , 
         \gen1.game1.n14747 , \gen1.game1.n14769 , \gen1.game1.bar9_2 , 
         \gen1.game1.n24573 , \gen1.game1.n8_adj_1506 , \gen1.game1.n30855 , 
         \gen1.game1.n14879 , \gen1.game1.n13910 , \gen1.game1.n14323 , 
         \gen1.game1.n13729 , \gen1.game1.n6_adj_1516 , 
         \gen1.game1.n7_adj_1513 , \gen1.game1.n13798 , 
         \gen1.game1.n6_adj_1514 , \gen1.game1.n7_adj_1515 , 
         \gen1.game1.n6910 , \gen1.game1.n29625 , \gen1.game1.n24297 , 
         \gen1.game1.n15197 , \gen1.game1.n14733 , \gen1.game1.n14741 , 
         \gen1.game1.n15483 , \gen1.game1.n14034 , 
         \gen1.game1.expectedKeyFromPatGen_3__N_58 , \gen1.game1.n1096 , 
         \gen1.game1.n14795 , \gen1.game1.halfnote2_N_1028 , \gen1.four1.n177 , 
         \gen1.four1.n181 , \gen1.four1.n30925 , \gen1.game1.n12_adj_1528 , 
         \gen1.game1.n14_adj_1529 , \gen1.game1.n16_adj_1530 , 
         \gen1.game1.n12_adj_1533 , \gen1.four1.n120 , \gen1.four1.n157 , 
         \gen1.four1.n232 , \gen1.four1.n12_c , \gen1.four1.n13665 , 
         \gen1.four1.n30928 , \gen1.four1.n15_adj_1082 , \gen1.four1.n13386 , 
         \gen1.four1.n29670 , \gen1.four1.n6 , n14_adj_1874, n12_adj_1873, 
         n6_adj_1891, n8_adj_1892, n10_adj_1893, n10_adj_1908, n12_adj_1909, 
         n14_adj_1910, n6_adj_1929, n8_adj_1930, n10_adj_1931, n12_adj_1932, 
         n14_adj_1933, n10_adj_1935, n12_adj_1936, n14_adj_1937, n6_adj_1940, 
         n8_adj_1941, n10_adj_1942, n12_adj_1943, n14_adj_1944, n10_adj_1946, 
         n12_adj_1947, n14_adj_1948, n6_adj_1951, n8_adj_1952, n10_adj_1953, 
         n12_adj_1954, n14_adj_1955, n10_adj_1957, n12_adj_1958, n14_adj_1959, 
         n6_adj_1962, n8_adj_1963, n10_adj_1964, n12_adj_1965, n14_adj_1966, 
         n10_adj_1897, n12_adj_1898, n14_adj_1899, n6_adj_1902, n8_adj_1903, 
         n10_adj_1904, n12_adj_1905, n14_adj_1906, n6_adj_1972, n8_adj_1973, 
         n6_adj_1923, n8_adj_1924, n6_adj_1913, n8_adj_1914, n12_adj_1978, 
         n14_adj_1979, n16_adj_1980, n12, n14_adj_1786, n16, n6_adj_1877, 
         n8_adj_1878, n6_adj_1866, n6_adj_1815, n8, n10_adj_1813, n12_adj_1810, 
         n6_adj_1860, n8_adj_1861, n6_adj_1854, n8_adj_1855, n14_adj_1809, 
         n10_adj_1862, n12_adj_1883, n14_adj_1884, n10_adj_1915, n12_adj_1916, 
         n14_adj_1917, n16_adj_1885, n12_adj_1968, n14_adj_1969, n16_adj_1970, 
         n10_adj_1974, n12_adj_1919, n14_adj_1920, n16_adj_1921, n10_adj_1925, 
         n12_adj_1846, n14_adj_1853, n16_adj_1805, n10_adj_1856, \compare.n6 , 
         \compare.n6_adj_1072 , \compare.n7 , \compare.n8 , 
         curr_state_1__N_177, n7, \audio.n13775 , \audio.n9_adj_1040 , 
         \audio.n9_c , \audio.limit_8__N_243 , \audio.n9_adj_1041 , 
         \audio.n13703 , \audio.n13_adj_1071 , \audio.limit_6__N_246 , 
         \audio.limit[6] , \audio.limit_4__N_248 , \audio.n10 , 
         \audio.n8_adj_1064 , \audio.n12 , \audio.n14_adj_1065 , 
         \audio.limit[5] , \audio.n16_adj_1043 , \audio.n10_adj_1042 , 
         \audio.n8 , \audio.n12_adj_1056 , \audio.n14 , \audio.limit_7__N_245 , 
         \audio.n16 , \audio.limit[9] , \audio.n18_adj_1057 , \audio.limit[8] , 
         \audio.n20 , \audio.n18 , \audio.n20_adj_1066 , \audio.limit[11] , 
         \audio.n22 , \audio.limit_10__N_239 , \audio.n24_adj_1058 , 
         \audio.n22_adj_1044 , \audio.n24 , \audio.limit[12] , 
         \audio.n26_adj_1067 , \audio.n28 , \audio.limit[14] , \audio.n30 , 
         \audio.limit_13__N_234 , \audio.n26 , \audio.n28_adj_1045 , 
         \audio.n30_adj_1059 , \audio.n32 , \audio.limit_2__N_251 , 
         \audio.limit_1__N_252 , \audio.limit[1] , \audio.limit[0] , 
         \audio.limit_0__N_254 , \audio.n4_adj_1054 , \audio.n6_adj_1055 , 
         \audio.limit[2] , \audio.limit_9__N_240 , \audio.limit_12__N_235 , 
         \audio.audioTone_c_N_890 , \audio.limit_11__N_237 , 
         \audio.n8_adj_1060 , \audio.audioTone_c_N_891 , 
         \audio.limit_14__N_233 , \audio.limit_8__N_241 , \audio.n6_adj_1063 , 
         \vga1.vsyncout_c_N_881 , \vga1.n1 , vsyncout_c, \vga1.n28407 , 
         \vga1.n29 , \vga1.n32 , \vga1.n30 , \vga1.n31 , \vga1.n28 , 
         \vga1.n4_c , \vga1.n24 , \vga1.n34 , \vga1.n38 , \vga1.n22 , 
         \vga1.n37 , \vga1.n36 , \vga1.n35 , \vga1.n12_c , n10_adj_1872, 
         n12_adj_1887, n14_adj_1888, n16_adj_1889, n10_adj_1879, n12_adj_1880, 
         n14_adj_1881, \gen1.game1.n676 , \gen1.game1.bar2_2 , 
         \gen1.game1.bar9_2_N_1014 , \gen1.game1.bar14_N_1019 , 
         \gen1.game1.bar11_2_N_1022 , \gen1.game1.bar3_2_N_1024 , 
         \gen1.game1.bar14_2_N_1026 , \gen1.game1.bar2_2_N_1025 , 
         \gen1.game1.bar10_2_N_1027 , \gen1.game1.bar6_2_N_1021 , 
         \gen1.game1.bar1_2_N_1020 , \gen1.game1.n24674 , \gen1.n186[1] , 
         \gen1.n179[1] , \gen1.n186[0] , \gen1.n179[0] , 
         \gen1.one_rgb_3__N_128 , \gen1.six_rgb_3__N_144 , four_rgb_5__N_139, 
         \gen1.four_rgb[5] , \gen1.n264[0] , \gen1.n257[0] , \gen1.n164[0] , 
         \gen1.n157[0] , \gen1.n164[4] , \gen1.n157[4] , \gen1.n264[3] , 
         \gen1.n257[3] , \gen1.n264[4] , \gen1.n257[4] , \gen1.n186[4] , 
         \gen1.n179[4] , \gen1.n186[5] , \gen1.n179[5] , \gen1.n164[5] , 
         \gen1.n157[5] , \gen1.n164[1] , \gen1.n157[1] , \gen1.n257[5] , 
         \gen1.n264[5] , \gen1.n264[2] , \gen1.n257[2] , \gen1.n186[2] , 
         \gen1.n179[2] , \gen1.n164[3] , \gen1.n157[3] , \gen1.n264[1] , 
         \gen1.n257[1] , \one_rgb_0__N_130$n5 , \audio.audioTone_c_N_889$n9 , 
         audioTone_c, clkin_c, \pll.lscc_pll_inst.feedback_w , clkout_c;

  gen1_game1_SLICE_0 \gen1.game1.SLICE_0 ( .D1(\gen1.game1.n35802 ), 
    .D0(\gen1.game1.n22070 ), .C0(VCC_net), .CIN0(\gen1.game1.n22070 ), 
    .CIN1(\gen1.game1.n35802 ), .F0(\gen1.game1.n47_3[7] ), 
    .COUT0(\gen1.game1.n35802 ));
  gen1_game1_SLICE_1 \gen1.game1.SLICE_1 ( 
    .DI0(\gen1.game1.bar_position3y_9__N_399[9] ), .D1(\gen1.game1.n36153 ), 
    .D0(\gen1.game1.n22427 ), .C0(\gen1.game1.bar_position3y[9] ), 
    .CE(\gen1.game1.bar_position3y_2__N_421 ), 
    .LSR(\gen1.game1.bar_position3y_2__N_422 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22427 ), .CIN1(\gen1.game1.n36153 ), 
    .Q0(\gen1.game1.bar_position3y[9] ), 
    .F0(\gen1.game1.bar_position3y_9__N_399[9] ), .COUT0(\gen1.game1.n36153 ));
  gen1_game1_SLICE_2 \gen1.game1.SLICE_2 ( 
    .DI1(\gen1.game1.bar_position3y_9__N_399[8] ), 
    .DI0(\gen1.game1.bar_position3y_9__N_399[7] ), .D1(\gen1.game1.n36150 ), 
    .C1(\gen1.game1.bar_position3y[8] ), .D0(\gen1.game1.n22425 ), 
    .C0(\gen1.game1.bar_position3y[7] ), 
    .CE(\gen1.game1.bar_position3y_2__N_421 ), 
    .LSR(\gen1.game1.bar_position3y_2__N_422 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22425 ), .CIN1(\gen1.game1.n36150 ), 
    .Q0(\gen1.game1.bar_position3y[7] ), .Q1(\gen1.game1.bar_position3y[8] ), 
    .F0(\gen1.game1.bar_position3y_9__N_399[7] ), 
    .F1(\gen1.game1.bar_position3y_9__N_399[8] ), .COUT1(\gen1.game1.n22427 ), 
    .COUT0(\gen1.game1.n36150 ));
  gen1_game1_SLICE_3 \gen1.game1.SLICE_3 ( 
    .DI1(\gen1.game1.bar_position3y_9__N_399[6] ), 
    .DI0(\gen1.game1.bar_position3y_9__N_399[5] ), .D1(\gen1.game1.n36144 ), 
    .C1(\gen1.game1.bar_position3y[6] ), .D0(\gen1.game1.n22423 ), 
    .C0(\gen1.game1.bar_position3y[5] ), 
    .CE(\gen1.game1.bar_position3y_2__N_421 ), 
    .LSR(\gen1.game1.bar_position3y_2__N_422 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22423 ), .CIN1(\gen1.game1.n36144 ), 
    .Q0(\gen1.game1.bar_position3y[5] ), .Q1(\gen1.game1.bar_position3y[6] ), 
    .F0(\gen1.game1.bar_position3y_9__N_399[5] ), 
    .F1(\gen1.game1.bar_position3y_9__N_399[6] ), .COUT1(\gen1.game1.n22425 ), 
    .COUT0(\gen1.game1.n36144 ));
  gen1_game1_SLICE_4 \gen1.game1.SLICE_4 ( 
    .DI1(\gen1.game1.bar_position3y_9__N_399[4] ), 
    .DI0(\gen1.game1.bar_position3y_9__N_399[3] ), .D1(\gen1.game1.n36141 ), 
    .C1(\gen1.game1.bar_position3y[4] ), .D0(\gen1.game1.n22421 ), 
    .C0(\gen1.game1.bar_position3y[3] ), 
    .CE(\gen1.game1.bar_position3y_2__N_421 ), 
    .LSR(\gen1.game1.bar_position3y_2__N_422 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22421 ), .CIN1(\gen1.game1.n36141 ), 
    .Q0(\gen1.game1.bar_position3y[3] ), .Q1(\gen1.game1.bar_position3y[4] ), 
    .F0(\gen1.game1.bar_position3y_9__N_399[3] ), 
    .F1(\gen1.game1.bar_position3y_9__N_399[4] ), .COUT1(\gen1.game1.n22423 ), 
    .COUT0(\gen1.game1.n36141 ));
  gen1_game1_SLICE_5 \gen1.game1.SLICE_5 ( 
    .DI1(\gen1.game1.bar_position3y_9__N_399[2] ), .D1(\gen1.game1.n36138 ), 
    .C1(\gen1.game1.bar_position3y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position3y_2__N_421 ), 
    .LSR(\gen1.game1.bar_position3y_2__N_422 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36138 ), .Q1(\gen1.game1.bar_position3y[2] ), 
    .F1(\gen1.game1.bar_position3y_9__N_399[2] ), .COUT1(\gen1.game1.n22421 ), 
    .COUT0(\gen1.game1.n36138 ));
  gen1_game1_SLICE_6 \gen1.game1.SLICE_6 ( 
    .DI1(\gen1.game1.bar_position11y2_9__N_807[2] ), .D1(\gen1.game1.n35988 ), 
    .C1(\bar_position11y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position11y2_2__N_829 ), 
    .LSR(\gen1.game1.bar_position11y2_2__N_830 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35988 ), .Q1(\bar_position11y2[2] ), 
    .F1(\gen1.game1.bar_position11y2_9__N_807[2] ), 
    .COUT1(\gen1.game1.n22322 ), .COUT0(\gen1.game1.n35988 ));
  gen1_game1_SLICE_7 \gen1.game1.SLICE_7 ( 
    .DI0(\gen1.game1.bar_position4y2_9__N_711[9] ), .D1(\gen1.game1.n36189 ), 
    .D0(\gen1.game1.n22319 ), .C0(\gen1.game1.bar_position4y2[9] ), 
    .CE(\gen1.game1.bar_position4y2_2__N_733 ), 
    .LSR(\gen1.game1.bar_position4y2_2__N_734 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22319 ), .CIN1(\gen1.game1.n36189 ), 
    .Q0(\gen1.game1.bar_position4y2[9] ), 
    .F0(\gen1.game1.bar_position4y2_9__N_711[9] ), .COUT0(\gen1.game1.n36189 ));
  gen1_game1_SLICE_8 \gen1.game1.SLICE_8 ( 
    .DI0(\gen1.game1.bar_position4y_9__N_423[9] ), .D1(\gen1.game1.n36156 ), 
    .D0(\gen1.game1.n22418 ), .C0(\gen1.game1.bar_position4y[9] ), 
    .CE(\gen1.game1.bar_position4y_2__N_445 ), 
    .LSR(\gen1.game1.bar_position4y_2__N_446 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22418 ), .CIN1(\gen1.game1.n36156 ), 
    .Q0(\gen1.game1.bar_position4y[9] ), 
    .F0(\gen1.game1.bar_position4y_9__N_423[9] ), .COUT0(\gen1.game1.n36156 ));
  gen1_game1_SLICE_9 \gen1.game1.SLICE_9 ( 
    .DI1(\gen1.game1.bar_position4y2_9__N_711[8] ), 
    .DI0(\gen1.game1.bar_position4y2_9__N_711[7] ), .D1(\gen1.game1.n36186 ), 
    .C1(\gen1.game1.bar_position4y2[8] ), .D0(\gen1.game1.n22317 ), 
    .C0(\gen1.game1.bar_position4y2[7] ), 
    .CE(\gen1.game1.bar_position4y2_2__N_733 ), 
    .LSR(\gen1.game1.bar_position4y2_2__N_734 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22317 ), .CIN1(\gen1.game1.n36186 ), 
    .Q0(\gen1.game1.bar_position4y2[7] ), .Q1(\gen1.game1.bar_position4y2[8] ), 
    .F0(\gen1.game1.bar_position4y2_9__N_711[7] ), 
    .F1(\gen1.game1.bar_position4y2_9__N_711[8] ), .COUT1(\gen1.game1.n22319 ), 
    .COUT0(\gen1.game1.n36186 ));
  gen1_game1_SLICE_10 \gen1.game1.SLICE_10 ( 
    .DI1(\gen1.game1.bar_position4y2_9__N_711[6] ), 
    .DI0(\gen1.game1.bar_position4y2_9__N_711[5] ), .D1(\gen1.game1.n36183 ), 
    .C1(\gen1.game1.bar_position4y2[6] ), .D0(\gen1.game1.n22315 ), 
    .C0(\gen1.game1.bar_position4y2[5] ), 
    .CE(\gen1.game1.bar_position4y2_2__N_733 ), 
    .LSR(\gen1.game1.bar_position4y2_2__N_734 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22315 ), .CIN1(\gen1.game1.n36183 ), 
    .Q0(\gen1.game1.bar_position4y2[5] ), .Q1(\gen1.game1.bar_position4y2[6] ), 
    .F0(\gen1.game1.bar_position4y2_9__N_711[5] ), 
    .F1(\gen1.game1.bar_position4y2_9__N_711[6] ), .COUT1(\gen1.game1.n22317 ), 
    .COUT0(\gen1.game1.n36183 ));
  gen1_game1_SLICE_11 \gen1.game1.SLICE_11 ( 
    .DI1(\gen1.game1.bar_position4y2_9__N_711[4] ), 
    .DI0(\gen1.game1.bar_position4y2_9__N_711[3] ), .D1(\gen1.game1.n36180 ), 
    .C1(\gen1.game1.bar_position4y2[4] ), .D0(\gen1.game1.n22313 ), 
    .C0(\gen1.game1.bar_position4y2[3] ), 
    .CE(\gen1.game1.bar_position4y2_2__N_733 ), 
    .LSR(\gen1.game1.bar_position4y2_2__N_734 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22313 ), .CIN1(\gen1.game1.n36180 ), 
    .Q0(\gen1.game1.bar_position4y2[3] ), .Q1(\gen1.game1.bar_position4y2[4] ), 
    .F0(\gen1.game1.bar_position4y2_9__N_711[3] ), 
    .F1(\gen1.game1.bar_position4y2_9__N_711[4] ), .COUT1(\gen1.game1.n22315 ), 
    .COUT0(\gen1.game1.n36180 ));
  gen1_game1_SLICE_12 \gen1.game1.SLICE_12 ( 
    .DI1(\gen1.game1.bar_position4y_9__N_423[8] ), 
    .DI0(\gen1.game1.bar_position4y_9__N_423[7] ), .D1(\gen1.game1.n36135 ), 
    .C1(\gen1.game1.bar_position4y[8] ), .D0(\gen1.game1.n22416 ), 
    .C0(\gen1.game1.bar_position4y[7] ), 
    .CE(\gen1.game1.bar_position4y_2__N_445 ), 
    .LSR(\gen1.game1.bar_position4y_2__N_446 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22416 ), .CIN1(\gen1.game1.n36135 ), 
    .Q0(\gen1.game1.bar_position4y[7] ), .Q1(\gen1.game1.bar_position4y[8] ), 
    .F0(\gen1.game1.bar_position4y_9__N_423[7] ), 
    .F1(\gen1.game1.bar_position4y_9__N_423[8] ), .COUT1(\gen1.game1.n22418 ), 
    .COUT0(\gen1.game1.n36135 ));
  gen1_game1_SLICE_13 \gen1.game1.SLICE_13 ( 
    .DI1(\gen1.game1.bar_position4y_9__N_423[6] ), 
    .DI0(\gen1.game1.bar_position4y_9__N_423[5] ), .D1(\gen1.game1.n36132 ), 
    .C1(\gen1.game1.bar_position4y[6] ), .D0(\gen1.game1.n22414 ), 
    .C0(\gen1.game1.bar_position4y[5] ), 
    .CE(\gen1.game1.bar_position4y_2__N_445 ), 
    .LSR(\gen1.game1.bar_position4y_2__N_446 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22414 ), .CIN1(\gen1.game1.n36132 ), 
    .Q0(\gen1.game1.bar_position4y[5] ), .Q1(\gen1.game1.bar_position4y[6] ), 
    .F0(\gen1.game1.bar_position4y_9__N_423[5] ), 
    .F1(\gen1.game1.bar_position4y_9__N_423[6] ), .COUT1(\gen1.game1.n22416 ), 
    .COUT0(\gen1.game1.n36132 ));
  gen1_game1_SLICE_14 \gen1.game1.SLICE_14 ( 
    .DI1(\gen1.game1.bar_position4y2_9__N_711[2] ), .D1(\gen1.game1.n36174 ), 
    .C1(\gen1.game1.bar_position4y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position4y2_2__N_733 ), 
    .LSR(\gen1.game1.bar_position4y2_2__N_734 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36174 ), .Q1(\gen1.game1.bar_position4y2[2] ), 
    .F1(\gen1.game1.bar_position4y2_9__N_711[2] ), .COUT1(\gen1.game1.n22313 ), 
    .COUT0(\gen1.game1.n36174 ));
  gen1_game1_SLICE_15 \gen1.game1.SLICE_15 ( 
    .DI0(\gen1.game1.bar_position3y2_9__N_735[9] ), .D1(\gen1.game1.n36054 ), 
    .D0(\gen1.game1.n22310 ), .C0(\gen1.game1.bar_position3y2[9] ), 
    .CE(\gen1.game1.bar_position3y2_2__N_757 ), 
    .LSR(\gen1.game1.bar_position3y2_2__N_758 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22310 ), .CIN1(\gen1.game1.n36054 ), 
    .Q0(\gen1.game1.bar_position3y2[9] ), 
    .F0(\gen1.game1.bar_position3y2_9__N_735[9] ), .COUT0(\gen1.game1.n36054 ));
  gen1_game1_SLICE_16 \gen1.game1.SLICE_16 ( 
    .DI1(\gen1.game1.bar_position4y_9__N_423[4] ), 
    .DI0(\gen1.game1.bar_position4y_9__N_423[3] ), .D1(\gen1.game1.n36129 ), 
    .C1(\gen1.game1.bar_position4y[4] ), .D0(\gen1.game1.n22412 ), 
    .C0(\gen1.game1.bar_position4y[3] ), 
    .CE(\gen1.game1.bar_position4y_2__N_445 ), 
    .LSR(\gen1.game1.bar_position4y_2__N_446 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22412 ), .CIN1(\gen1.game1.n36129 ), 
    .Q0(\gen1.game1.bar_position4y[3] ), .Q1(\gen1.game1.bar_position4y[4] ), 
    .F0(\gen1.game1.bar_position4y_9__N_423[3] ), 
    .F1(\gen1.game1.bar_position4y_9__N_423[4] ), .COUT1(\gen1.game1.n22414 ), 
    .COUT0(\gen1.game1.n36129 ));
  gen1_game1_SLICE_17 \gen1.game1.SLICE_17 ( 
    .DI1(\gen1.game1.bar_position4y_9__N_423[2] ), .D1(\gen1.game1.n36126 ), 
    .C1(\gen1.game1.bar_position4y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position4y_2__N_445 ), 
    .LSR(\gen1.game1.bar_position4y_2__N_446 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36126 ), .Q1(\gen1.game1.bar_position4y[2] ), 
    .F1(\gen1.game1.bar_position4y_9__N_423[2] ), .COUT1(\gen1.game1.n22412 ), 
    .COUT0(\gen1.game1.n36126 ));
  gen1_game1_SLICE_18 \gen1.game1.SLICE_18 ( 
    .DI1(\gen1.game1.bar_position3y2_9__N_735[8] ), 
    .DI0(\gen1.game1.bar_position3y2_9__N_735[7] ), .D1(\gen1.game1.n36051 ), 
    .C1(\gen1.game1.bar_position3y2[8] ), .D0(\gen1.game1.n22308 ), 
    .C0(\gen1.game1.bar_position3y2[7] ), 
    .CE(\gen1.game1.bar_position3y2_2__N_757 ), 
    .LSR(\gen1.game1.bar_position3y2_2__N_758 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22308 ), .CIN1(\gen1.game1.n36051 ), 
    .Q0(\gen1.game1.bar_position3y2[7] ), .Q1(\gen1.game1.bar_position3y2[8] ), 
    .F0(\gen1.game1.bar_position3y2_9__N_735[7] ), 
    .F1(\gen1.game1.bar_position3y2_9__N_735[8] ), .COUT1(\gen1.game1.n22310 ), 
    .COUT0(\gen1.game1.n36051 ));
  gen1_game1_SLICE_19 \gen1.game1.SLICE_19 ( 
    .DI0(\gen1.game1.bar_position6y_9__N_447[9] ), .D1(\gen1.game1.n36177 ), 
    .D0(\gen1.game1.n22409 ), .C0(\bar_position6y[9] ), 
    .CE(\gen1.game1.bar_position6y_2__N_469 ), 
    .LSR(\gen1.game1.bar_position6y_2__N_470 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22409 ), .CIN1(\gen1.game1.n36177 ), 
    .Q0(\bar_position6y[9] ), .F0(\gen1.game1.bar_position6y_9__N_447[9] ), 
    .COUT0(\gen1.game1.n36177 ));
  gen1_game1_SLICE_20 \gen1.game1.SLICE_20 ( 
    .DI1(\gen1.game1.bar_position3y2_9__N_735[6] ), 
    .DI0(\gen1.game1.bar_position3y2_9__N_735[5] ), .D1(\gen1.game1.n35985 ), 
    .C1(\gen1.game1.bar_position3y2[6] ), .D0(\gen1.game1.n22306 ), 
    .C0(\gen1.game1.bar_position3y2[5] ), 
    .CE(\gen1.game1.bar_position3y2_2__N_757 ), 
    .LSR(\gen1.game1.bar_position3y2_2__N_758 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22306 ), .CIN1(\gen1.game1.n35985 ), 
    .Q0(\gen1.game1.bar_position3y2[5] ), .Q1(\gen1.game1.bar_position3y2[6] ), 
    .F0(\gen1.game1.bar_position3y2_9__N_735[5] ), 
    .F1(\gen1.game1.bar_position3y2_9__N_735[6] ), .COUT1(\gen1.game1.n22308 ), 
    .COUT0(\gen1.game1.n35985 ));
  gen1_game1_SLICE_21 \gen1.game1.SLICE_21 ( 
    .DI1(\gen1.game1.bar_position3y2_9__N_735[4] ), 
    .DI0(\gen1.game1.bar_position3y2_9__N_735[3] ), .D1(\gen1.game1.n35982 ), 
    .C1(\gen1.game1.bar_position3y2[4] ), .D0(\gen1.game1.n22304 ), 
    .C0(\gen1.game1.bar_position3y2[3] ), 
    .CE(\gen1.game1.bar_position3y2_2__N_757 ), 
    .LSR(\gen1.game1.bar_position3y2_2__N_758 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22304 ), .CIN1(\gen1.game1.n35982 ), 
    .Q0(\gen1.game1.bar_position3y2[3] ), .Q1(\gen1.game1.bar_position3y2[4] ), 
    .F0(\gen1.game1.bar_position3y2_9__N_735[3] ), 
    .F1(\gen1.game1.bar_position3y2_9__N_735[4] ), .COUT1(\gen1.game1.n22306 ), 
    .COUT0(\gen1.game1.n35982 ));
  gen1_game1_SLICE_22 \gen1.game1.SLICE_22 ( .D1(\gen1.game1.n35697 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y2[7] ), 
    .D0(\gen1.game1.n22128 ), .B0(\gen1.game1.bar_position4y2[6] ), 
    .CIN0(\gen1.game1.n22128 ), .CIN1(\gen1.game1.n35697 ), 
    .F0(\gen1.game1.n42_adj_1543[3] ), .F1(\gen1.game1.n42_adj_1543[4] ), 
    .COUT1(\gen1.game1.n22130 ), .COUT0(\gen1.game1.n35697 ));
  gen1_game1_SLICE_23 \gen1.game1.SLICE_23 ( 
    .DI1(\gen1.game1.bar_position6y_9__N_447[8] ), 
    .DI0(\gen1.game1.bar_position6y_9__N_447[7] ), .D1(\gen1.game1.n35829 ), 
    .C1(\bar_position6y[8] ), .D0(\gen1.game1.n22407 ), 
    .C0(\bar_position6y[7] ), .CE(\gen1.game1.bar_position6y_2__N_469 ), 
    .LSR(\gen1.game1.bar_position6y_2__N_470 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22407 ), .CIN1(\gen1.game1.n35829 ), 
    .Q0(\bar_position6y[7] ), .Q1(\bar_position6y[8] ), 
    .F0(\gen1.game1.bar_position6y_9__N_447[7] ), 
    .F1(\gen1.game1.bar_position6y_9__N_447[8] ), .COUT1(\gen1.game1.n22409 ), 
    .COUT0(\gen1.game1.n35829 ));
  gen1_game1_SLICE_24 \gen1.game1.SLICE_24 ( 
    .DI1(\gen1.game1.bar_position3y2_9__N_735[2] ), .D1(\gen1.game1.n35979 ), 
    .C1(\gen1.game1.bar_position3y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position3y2_2__N_757 ), 
    .LSR(\gen1.game1.bar_position3y2_2__N_758 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35979 ), .Q1(\gen1.game1.bar_position3y2[2] ), 
    .F1(\gen1.game1.bar_position3y2_9__N_735[2] ), .COUT1(\gen1.game1.n22304 ), 
    .COUT0(\gen1.game1.n35979 ));
  gen1_game1_SLICE_25 \gen1.game1.SLICE_25 ( 
    .DI0(\gen1.game1.bar_position2y2_9__N_759[9] ), .D1(\gen1.game1.n35976 ), 
    .D0(\gen1.game1.n22301 ), .C0(\gen1.game1.bar_position2y2[9] ), 
    .CE(\gen1.game1.bar_position2y2_2__N_781 ), 
    .LSR(\gen1.game1.bar_position2y2_2__N_782 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22301 ), .CIN1(\gen1.game1.n35976 ), 
    .Q0(\gen1.game1.bar_position2y2[9] ), 
    .F0(\gen1.game1.bar_position2y2_9__N_759[9] ), .COUT0(\gen1.game1.n35976 ));
  gen1_game1_SLICE_26 \gen1.game1.SLICE_26 ( .D1(\gen1.game1.n35637 ), 
    .C1(VCC_net), .B1(\bar_position13y[3] ), .CIN1(\gen1.game1.n35637 ), 
    .F1(n51_adj_1837), .COUT1(\gen1.game1.n22204 ), 
    .COUT0(\gen1.game1.n35637 ));
  gen1_game1_SLICE_27 \gen1.game1.SLICE_27 ( 
    .DI1(\gen1.game1.bar_position6y_9__N_447[6] ), 
    .DI0(\gen1.game1.bar_position6y_9__N_447[5] ), .D1(\gen1.game1.n35826 ), 
    .C1(\bar_position6y[6] ), .D0(\gen1.game1.n22405 ), 
    .C0(\bar_position6y[5] ), .CE(\gen1.game1.bar_position6y_2__N_469 ), 
    .LSR(\gen1.game1.bar_position6y_2__N_470 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22405 ), .CIN1(\gen1.game1.n35826 ), 
    .Q0(\bar_position6y[5] ), .Q1(\bar_position6y[6] ), 
    .F0(\gen1.game1.bar_position6y_9__N_447[5] ), 
    .F1(\gen1.game1.bar_position6y_9__N_447[6] ), .COUT1(\gen1.game1.n22407 ), 
    .COUT0(\gen1.game1.n35826 ));
  gen1_game1_SLICE_28 \gen1.game1.SLICE_28 ( 
    .DI1(\gen1.game1.bar_position2y2_9__N_759[8] ), 
    .DI0(\gen1.game1.bar_position2y2_9__N_759[7] ), .D1(\gen1.game1.n35970 ), 
    .C1(\gen1.game1.bar_position2y2[8] ), .D0(\gen1.game1.n22299 ), 
    .C0(\gen1.game1.bar_position2y2[7] ), 
    .CE(\gen1.game1.bar_position2y2_2__N_781 ), 
    .LSR(\gen1.game1.bar_position2y2_2__N_782 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22299 ), .CIN1(\gen1.game1.n35970 ), 
    .Q0(\gen1.game1.bar_position2y2[7] ), .Q1(\gen1.game1.bar_position2y2[8] ), 
    .F0(\gen1.game1.bar_position2y2_9__N_759[7] ), 
    .F1(\gen1.game1.bar_position2y2_9__N_759[8] ), .COUT1(\gen1.game1.n22301 ), 
    .COUT0(\gen1.game1.n35970 ));
  gen1_game1_SLICE_29 \gen1.game1.SLICE_29 ( .D1(\gen1.game1.n35715 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22200 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22200 ), .CIN1(\gen1.game1.n35715 ), .F0(n44_adj_1825), 
    .F1(n43_adj_1834), .COUT0(\gen1.game1.n35715 ));
  gen1_game1_SLICE_30 \gen1.game1.SLICE_30 ( .D1(\gen1.game1.n35712 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position12y[9] ), 
    .D0(\gen1.game1.n22198 ), .B0(\bar_position12y[8] ), 
    .CIN0(\gen1.game1.n22198 ), .CIN1(\gen1.game1.n35712 ), .F0(n46_adj_1806), 
    .F1(\gen1.game1.n52_adj_1541[6] ), .COUT1(\gen1.game1.n22200 ), 
    .COUT0(\gen1.game1.n35712 ));
  gen1_game1_SLICE_31 \gen1.game1.SLICE_31 ( .D1(\gen1.game1.n35709 ), 
    .C1(VCC_net), .B1(\bar_position12y[7] ), .D0(\gen1.game1.n22196 ), 
    .B0(\bar_position12y[6] ), .CIN0(\gen1.game1.n22196 ), 
    .CIN1(\gen1.game1.n35709 ), .F0(n48_adj_1807), .F1(n47_adj_1814), 
    .COUT1(\gen1.game1.n22198 ), .COUT0(\gen1.game1.n35709 ));
  gen1_game1_SLICE_32 \gen1.game1.SLICE_32 ( 
    .DI1(\gen1.game1.bar_position6y_9__N_447[4] ), 
    .DI0(\gen1.game1.bar_position6y_9__N_447[3] ), .D1(\gen1.game1.n35823 ), 
    .C1(\bar_position6y[4] ), .D0(\gen1.game1.n22403 ), 
    .C0(\bar_position6y[3] ), .CE(\gen1.game1.bar_position6y_2__N_469 ), 
    .LSR(\gen1.game1.bar_position6y_2__N_470 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22403 ), .CIN1(\gen1.game1.n35823 ), 
    .Q0(\bar_position6y[3] ), .Q1(\bar_position6y[4] ), 
    .F0(\gen1.game1.bar_position6y_9__N_447[3] ), 
    .F1(\gen1.game1.bar_position6y_9__N_447[4] ), .COUT1(\gen1.game1.n22405 ), 
    .COUT0(\gen1.game1.n35823 ));
  gen1_game1_SLICE_33 \gen1.game1.SLICE_33 ( 
    .DI1(\gen1.game1.bar_position2y2_9__N_759[6] ), 
    .DI0(\gen1.game1.bar_position2y2_9__N_759[5] ), .D1(\gen1.game1.n35967 ), 
    .C1(\gen1.game1.bar_position2y2[6] ), .D0(\gen1.game1.n22297 ), 
    .C0(\gen1.game1.bar_position2y2[5] ), 
    .CE(\gen1.game1.bar_position2y2_2__N_781 ), 
    .LSR(\gen1.game1.bar_position2y2_2__N_782 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22297 ), .CIN1(\gen1.game1.n35967 ), 
    .Q0(\gen1.game1.bar_position2y2[5] ), .Q1(\gen1.game1.bar_position2y2[6] ), 
    .F0(\gen1.game1.bar_position2y2_9__N_759[5] ), 
    .F1(\gen1.game1.bar_position2y2_9__N_759[6] ), .COUT1(\gen1.game1.n22299 ), 
    .COUT0(\gen1.game1.n35967 ));
  gen1_game1_SLICE_34 \gen1.game1.SLICE_34 ( 
    .DI1(\gen1.game1.bar_position6y_9__N_447[2] ), .D1(\gen1.game1.n35820 ), 
    .C1(\bar_position6y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position6y_2__N_469 ), 
    .LSR(\gen1.game1.bar_position6y_2__N_470 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35820 ), .Q1(\bar_position6y[2] ), 
    .F1(\gen1.game1.bar_position6y_9__N_447[2] ), .COUT1(\gen1.game1.n22403 ), 
    .COUT0(\gen1.game1.n35820 ));
  gen1_game1_SLICE_35 \gen1.game1.SLICE_35 ( 
    .DI1(\gen1.game1.bar_position2y2_9__N_759[4] ), 
    .DI0(\gen1.game1.bar_position2y2_9__N_759[3] ), .D1(\gen1.game1.n35949 ), 
    .C1(\gen1.game1.bar_position2y2[4] ), .D0(\gen1.game1.n22295 ), 
    .C0(\gen1.game1.bar_position2y2[3] ), 
    .CE(\gen1.game1.bar_position2y2_2__N_781 ), 
    .LSR(\gen1.game1.bar_position2y2_2__N_782 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22295 ), .CIN1(\gen1.game1.n35949 ), 
    .Q0(\gen1.game1.bar_position2y2[3] ), .Q1(\gen1.game1.bar_position2y2[4] ), 
    .F0(\gen1.game1.bar_position2y2_9__N_759[3] ), 
    .F1(\gen1.game1.bar_position2y2_9__N_759[4] ), .COUT1(\gen1.game1.n22297 ), 
    .COUT0(\gen1.game1.n35949 ));
  gen1_game1_SLICE_36 \gen1.game1.SLICE_36 ( 
    .DI1(\gen1.game1.bar_position2y2_9__N_759[2] ), .D1(\gen1.game1.n35946 ), 
    .C1(\gen1.game1.bar_position2y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position2y2_2__N_781 ), 
    .LSR(\gen1.game1.bar_position2y2_2__N_782 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35946 ), .Q1(\gen1.game1.bar_position2y2[2] ), 
    .F1(\gen1.game1.bar_position2y2_9__N_759[2] ), .COUT1(\gen1.game1.n22295 ), 
    .COUT0(\gen1.game1.n35946 ));
  gen1_game1_SLICE_37 \gen1.game1.SLICE_37 ( 
    .DI0(\gen1.game1.bar_position7y_9__N_471[9] ), .D1(\gen1.game1.n36159 ), 
    .D0(\gen1.game1.n22400 ), .C0(\gen1.game1.bar_position7y[9] ), 
    .CE(\gen1.game1.bar_position7y_2__N_493 ), 
    .LSR(\gen1.game1.bar_position7y_2__N_494 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22400 ), .CIN1(\gen1.game1.n36159 ), 
    .Q0(\gen1.game1.bar_position7y[9] ), 
    .F0(\gen1.game1.bar_position7y_9__N_471[9] ), .COUT0(\gen1.game1.n36159 ));
  gen1_game1_SLICE_38 \gen1.game1.SLICE_38 ( 
    .DI0(\gen1.game1.bar_position14y2_9__N_783[9] ), .D1(\gen1.game1.n35964 ), 
    .D0(\gen1.game1.n22292 ), .C0(\gen1.game1.bar_position14y2[9] ), 
    .CE(\gen1.game1.bar_position14y2_2__N_805 ), 
    .LSR(\gen1.game1.bar_position14y2_2__N_806 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22292 ), .CIN1(\gen1.game1.n35964 ), 
    .Q0(\gen1.game1.bar_position14y2[9] ), 
    .F0(\gen1.game1.bar_position14y2_9__N_783[9] ), 
    .COUT0(\gen1.game1.n35964 ));
  gen1_game1_SLICE_39 \gen1.game1.SLICE_39 ( 
    .DI1(\gen1.game1.bar_position14y2_9__N_783[8] ), 
    .DI0(\gen1.game1.bar_position14y2_9__N_783[7] ), .D1(\gen1.game1.n35961 ), 
    .C1(\bar_position14y2[8] ), .D0(\gen1.game1.n22290 ), 
    .C0(\bar_position14y2[7] ), .CE(\gen1.game1.bar_position14y2_2__N_805 ), 
    .LSR(\gen1.game1.bar_position14y2_2__N_806 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22290 ), .CIN1(\gen1.game1.n35961 ), 
    .Q0(\bar_position14y2[7] ), .Q1(\bar_position14y2[8] ), 
    .F0(\gen1.game1.bar_position14y2_9__N_783[7] ), 
    .F1(\gen1.game1.bar_position14y2_9__N_783[8] ), 
    .COUT1(\gen1.game1.n22292 ), .COUT0(\gen1.game1.n35961 ));
  gen1_game1_SLICE_40 \gen1.game1.SLICE_40 ( 
    .DI1(\gen1.game1.bar_position7y_9__N_471[8] ), 
    .DI0(\gen1.game1.bar_position7y_9__N_471[7] ), .D1(\gen1.game1.n36123 ), 
    .C1(\bar_position7y[8] ), .D0(\gen1.game1.n22398 ), 
    .C0(\bar_position7y[7] ), .CE(\gen1.game1.bar_position7y_2__N_493 ), 
    .LSR(\gen1.game1.bar_position7y_2__N_494 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22398 ), .CIN1(\gen1.game1.n36123 ), 
    .Q0(\bar_position7y[7] ), .Q1(\bar_position7y[8] ), 
    .F0(\gen1.game1.bar_position7y_9__N_471[7] ), 
    .F1(\gen1.game1.bar_position7y_9__N_471[8] ), .COUT1(\gen1.game1.n22400 ), 
    .COUT0(\gen1.game1.n36123 ));
  gen1_game1_SLICE_41 \gen1.game1.SLICE_41 ( 
    .DI1(\gen1.game1.bar_position14y2_9__N_783[6] ), 
    .DI0(\gen1.game1.bar_position14y2_9__N_783[5] ), .D1(\gen1.game1.n35958 ), 
    .C1(\bar_position14y2[6] ), .D0(\gen1.game1.n22288 ), 
    .C0(\bar_position14y2[5] ), .CE(\gen1.game1.bar_position14y2_2__N_805 ), 
    .LSR(\gen1.game1.bar_position14y2_2__N_806 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22288 ), .CIN1(\gen1.game1.n35958 ), 
    .Q0(\bar_position14y2[5] ), .Q1(\bar_position14y2[6] ), 
    .F0(\gen1.game1.bar_position14y2_9__N_783[5] ), 
    .F1(\gen1.game1.bar_position14y2_9__N_783[6] ), 
    .COUT1(\gen1.game1.n22290 ), .COUT0(\gen1.game1.n35958 ));
  gen1_game1_SLICE_42 \gen1.game1.SLICE_42 ( 
    .DI1(\gen1.game1.bar_position14y2_9__N_783[4] ), 
    .DI0(\gen1.game1.bar_position14y2_9__N_783[3] ), .D1(\gen1.game1.n35955 ), 
    .C1(\bar_position14y2[4] ), .D0(\gen1.game1.n22286 ), 
    .C0(\bar_position14y2[3] ), .CE(\gen1.game1.bar_position14y2_2__N_805 ), 
    .LSR(\gen1.game1.bar_position14y2_2__N_806 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22286 ), .CIN1(\gen1.game1.n35955 ), 
    .Q0(\bar_position14y2[3] ), .Q1(\bar_position14y2[4] ), 
    .F0(\gen1.game1.bar_position14y2_9__N_783[3] ), 
    .F1(\gen1.game1.bar_position14y2_9__N_783[4] ), 
    .COUT1(\gen1.game1.n22288 ), .COUT0(\gen1.game1.n35955 ));
  gen1_game1_SLICE_43 \gen1.game1.SLICE_43 ( 
    .DI1(\gen1.game1.bar_position7y_9__N_471[6] ), 
    .DI0(\gen1.game1.bar_position7y_9__N_471[5] ), .D1(\gen1.game1.n36120 ), 
    .C1(\bar_position7y[6] ), .D0(\gen1.game1.n22396 ), 
    .C0(\bar_position7y[5] ), .CE(\gen1.game1.bar_position7y_2__N_493 ), 
    .LSR(\gen1.game1.bar_position7y_2__N_494 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22396 ), .CIN1(\gen1.game1.n36120 ), 
    .Q0(\bar_position7y[5] ), .Q1(\bar_position7y[6] ), 
    .F0(\gen1.game1.bar_position7y_9__N_471[5] ), 
    .F1(\gen1.game1.bar_position7y_9__N_471[6] ), .COUT1(\gen1.game1.n22398 ), 
    .COUT0(\gen1.game1.n36120 ));
  gen1_game1_SLICE_44 \gen1.game1.SLICE_44 ( .D1(\gen1.game1.n35706 ), 
    .B1(\bar_position12y[5] ), .D0(\gen1.game1.n22194 ), .C0(VCC_net), 
    .B0(\bar_position12y[4] ), .CIN0(\gen1.game1.n22194 ), 
    .CIN1(\gen1.game1.n35706 ), .F0(n50_adj_1821), .F1(n49_adj_1811), 
    .COUT1(\gen1.game1.n22196 ), .COUT0(\gen1.game1.n35706 ));
  gen1_game1_SLICE_45 \gen1.game1.SLICE_45 ( .D1(\gen1.game1.n35694 ), 
    .B1(\gen1.game1.bar_position4y2[5] ), .D0(\gen1.game1.n22126 ), 
    .B0(\gen1.game1.bar_position4y2[4] ), .CIN0(\gen1.game1.n22126 ), 
    .CIN1(\gen1.game1.n35694 ), .F0(\gen1.game1.n42_adj_1543[1] ), 
    .F1(\gen1.game1.n42_adj_1543[2] ), .COUT1(\gen1.game1.n22128 ), 
    .COUT0(\gen1.game1.n35694 ));
  gen1_game1_SLICE_46 \gen1.game1.SLICE_46 ( .D1(\gen1.game1.n35703 ), 
    .C1(VCC_net), .B1(\bar_position12y[3] ), .CIN1(\gen1.game1.n35703 ), 
    .F1(n51_adj_1791), .COUT1(\gen1.game1.n22194 ), 
    .COUT0(\gen1.game1.n35703 ));
  gen1_game1_SLICE_47 \gen1.game1.SLICE_47 ( .D1(\gen1.game1.n35691 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y2[3] ), 
    .CIN1(\gen1.game1.n35691 ), .F1(\gen1.game1.n42_adj_1543[0] ), 
    .COUT1(\gen1.game1.n22126 ), .COUT0(\gen1.game1.n35691 ));
  gen1_game1_SLICE_48 \gen1.game1.SLICE_48 ( 
    .DI1(\gen1.game1.bar_position7y_9__N_471[4] ), 
    .DI0(\gen1.game1.bar_position7y_9__N_471[3] ), .D1(\gen1.game1.n36117 ), 
    .C1(\bar_position7y[4] ), .D0(\gen1.game1.n22394 ), 
    .C0(\bar_position7y[3] ), .CE(\gen1.game1.bar_position7y_2__N_493 ), 
    .LSR(\gen1.game1.bar_position7y_2__N_494 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22394 ), .CIN1(\gen1.game1.n36117 ), 
    .Q0(\bar_position7y[3] ), .Q1(\bar_position7y[4] ), 
    .F0(\gen1.game1.bar_position7y_9__N_471[3] ), 
    .F1(\gen1.game1.bar_position7y_9__N_471[4] ), .COUT1(\gen1.game1.n22396 ), 
    .COUT0(\gen1.game1.n36117 ));
  gen1_game1_SLICE_49 \gen1.game1.SLICE_49 ( .D1(\gen1.game1.n35757 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22190 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22190 ), .CIN1(\gen1.game1.n35757 ), .F0(n44_adj_1768), 
    .F1(n43_adj_1779), .COUT0(\gen1.game1.n35757 ));
  gen1_game1_SLICE_50 \gen1.game1.SLICE_50 ( .D1(\gen1.game1.n35742 ), 
    .D0(\gen1.game1.n22123 ), .C0(VCC_net), .CIN0(\gen1.game1.n22123 ), 
    .CIN1(\gen1.game1.n35742 ), .F0(\gen1.game1.n47_4[7] ), 
    .COUT0(\gen1.game1.n35742 ));
  gen1_game1_SLICE_51 \gen1.game1.SLICE_51 ( 
    .DI1(\gen1.game1.bar_position7y_9__N_471[2] ), .D1(\gen1.game1.n36114 ), 
    .C1(\bar_position7y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position7y_2__N_493 ), 
    .LSR(\gen1.game1.bar_position7y_2__N_494 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36114 ), .Q1(\bar_position7y[2] ), 
    .F1(\gen1.game1.bar_position7y_9__N_471[2] ), .COUT1(\gen1.game1.n22394 ), 
    .COUT0(\gen1.game1.n36114 ));
  gen1_game1_SLICE_52 \gen1.game1.SLICE_52 ( .D1(\gen1.game1.n35754 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position11y[9] ), 
    .D0(\gen1.game1.n22188 ), .B0(\bar_position11y[8] ), 
    .CIN0(\gen1.game1.n22188 ), .CIN1(\gen1.game1.n35754 ), .F0(n46), 
    .F1(\gen1.game1.n52_adj_1545[6] ), .COUT1(\gen1.game1.n22190 ), 
    .COUT0(\gen1.game1.n35754 ));
  gen1_game1_SLICE_53 \gen1.game1.SLICE_53 ( .D1(\gen1.game1.n35739 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22121 ), .C0(VCC_net), 
    .B0(\bar_position6y[9] ), .CIN0(\gen1.game1.n22121 ), 
    .CIN1(\gen1.game1.n35739 ), .F0(n41_adj_1803), .F1(\gen1.game1.n47_4[6] ), 
    .COUT1(\gen1.game1.n22123 ), .COUT0(\gen1.game1.n35739 ));
  gen1_game1_SLICE_54 \gen1.game1.SLICE_54 ( .D1(\gen1.game1.n35736 ), 
    .C1(VCC_net), .B1(\bar_position6y[8] ), .D0(\gen1.game1.n22119 ), 
    .B0(\bar_position6y[7] ), .CIN0(\gen1.game1.n22119 ), 
    .CIN1(\gen1.game1.n35736 ), .F0(n43_adj_1801), .F1(n42_adj_1802), 
    .COUT1(\gen1.game1.n22121 ), .COUT0(\gen1.game1.n35736 ));
  gen1_game1_SLICE_55 \gen1.game1.SLICE_55 ( .D1(\gen1.game1.n35751 ), 
    .C1(VCC_net), .B1(\bar_position11y[7] ), .D0(\gen1.game1.n22186 ), 
    .B0(\bar_position11y[6] ), .CIN0(\gen1.game1.n22186 ), 
    .CIN1(\gen1.game1.n35751 ), .F0(n48_adj_1777), .F1(n47_adj_1769), 
    .COUT1(\gen1.game1.n22188 ), .COUT0(\gen1.game1.n35751 ));
  gen1_game1_SLICE_56 \gen1.game1.SLICE_56 ( .D1(\gen1.game1.n35799 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22068 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position9y[9] ), .CIN0(\gen1.game1.n22068 ), 
    .CIN1(\gen1.game1.n35799 ), .F0(\gen1.game1.n47_3[5] ), 
    .F1(\gen1.game1.n47_3[6] ), .COUT1(\gen1.game1.n22070 ), 
    .COUT0(\gen1.game1.n35799 ));
  gen1_game1_SLICE_57 \gen1.game1.SLICE_57 ( 
    .DI1(\gen1.game1.bar_position14y2_9__N_783[2] ), .D1(\gen1.game1.n35952 ), 
    .C1(\bar_position14y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position14y2_2__N_805 ), 
    .LSR(\gen1.game1.bar_position14y2_2__N_806 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35952 ), .Q1(\bar_position14y2[2] ), 
    .F1(\gen1.game1.bar_position14y2_9__N_783[2] ), 
    .COUT1(\gen1.game1.n22286 ), .COUT0(\gen1.game1.n35952 ));
  gen1_game1_SLICE_58 \gen1.game1.SLICE_58 ( .D1(\gen1.game1.n35565 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22059 ), .C0(VCC_net), 
    .B0(\bar_position6y2[9] ), .CIN0(\gen1.game1.n22059 ), 
    .CIN1(\gen1.game1.n35565 ), .F0(n41_adj_1812), .F1(\gen1.game1.n47_2[6] ), 
    .COUT1(\gen1.game1.n22061 ), .COUT0(\gen1.game1.n35565 ));
  gen1_game1_SLICE_59 \gen1.game1.SLICE_59 ( .D1(\gen1.game1.n35733 ), 
    .B1(\bar_position6y[6] ), .D0(\gen1.game1.n22117 ), 
    .B0(\bar_position6y[5] ), .CIN0(\gen1.game1.n22117 ), 
    .CIN1(\gen1.game1.n35733 ), .F0(n45_adj_1799), .F1(n44_adj_1800), 
    .COUT1(\gen1.game1.n22119 ), .COUT0(\gen1.game1.n35733 ));
  gen1_game1_SLICE_60 \gen1.game1.SLICE_60 ( 
    .DI0(\gen1.game1.bar_position9y2_9__N_495[9] ), .D1(\gen1.game1.n36111 ), 
    .D0(\gen1.game1.n22391 ), .C0(\bar_position9y2[9] ), 
    .CE(\gen1.game1.bar_position9y2_2__N_517 ), 
    .LSR(\gen1.game1.bar_position9y2_2__N_518 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22391 ), .CIN1(\gen1.game1.n36111 ), 
    .Q0(\bar_position9y2[9] ), .F0(\gen1.game1.bar_position9y2_9__N_495[9] ), 
    .COUT0(\gen1.game1.n36111 ));
  gen1_game1_SLICE_61 \gen1.game1.SLICE_61 ( 
    .DI1(\gen1.game1.bar_position9y2_9__N_495[8] ), 
    .DI0(\gen1.game1.bar_position9y2_9__N_495[7] ), .D1(\gen1.game1.n36105 ), 
    .C1(\bar_position9y2[8] ), .D0(\gen1.game1.n22389 ), 
    .C0(\bar_position9y2[7] ), .CE(\gen1.game1.bar_position9y2_2__N_517 ), 
    .LSR(\gen1.game1.bar_position9y2_2__N_518 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22389 ), .CIN1(\gen1.game1.n36105 ), 
    .Q0(\bar_position9y2[7] ), .Q1(\bar_position9y2[8] ), 
    .F0(\gen1.game1.bar_position9y2_9__N_495[7] ), 
    .F1(\gen1.game1.bar_position9y2_9__N_495[8] ), .COUT1(\gen1.game1.n22391 ), 
    .COUT0(\gen1.game1.n36105 ));
  gen1_game1_SLICE_62 \gen1.game1.SLICE_62 ( .D1(\gen1.game1.n35748 ), 
    .B1(\bar_position11y[5] ), .D0(\gen1.game1.n22184 ), .C0(VCC_net), 
    .B0(\bar_position11y[4] ), .CIN0(\gen1.game1.n22184 ), 
    .CIN1(\gen1.game1.n35748 ), .F0(n50), .F1(n49), 
    .COUT1(\gen1.game1.n22186 ), .COUT0(\gen1.game1.n35748 ));
  gen1_game1_SLICE_63 \gen1.game1.SLICE_63 ( .D1(\gen1.game1.n35796 ), 
    .C1(VCC_net), .B1(\bar_position9y[8] ), .D0(\gen1.game1.n22066 ), 
    .B0(\bar_position9y[7] ), .CIN0(\gen1.game1.n22066 ), 
    .CIN1(\gen1.game1.n35796 ), .F0(n43_adj_1851), .F1(n42_adj_1852), 
    .COUT1(\gen1.game1.n22068 ), .COUT0(\gen1.game1.n35796 ));
  gen1_game1_SLICE_64 \gen1.game1.SLICE_64 ( .D1(\gen1.game1.n35769 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22050 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position7y[9] ), .CIN0(\gen1.game1.n22050 ), 
    .CIN1(\gen1.game1.n35769 ), .F0(\gen1.game1.n47_5[5] ), .F1(n40), 
    .COUT1(\gen1.game1.n22052 ), .COUT0(\gen1.game1.n35769 ));
  gen1_game1_SLICE_65 \gen1.game1.SLICE_65 ( .D1(\gen1.game1.n35766 ), 
    .C1(VCC_net), .B1(\bar_position7y[8] ), .D0(\gen1.game1.n22048 ), 
    .B0(\bar_position7y[7] ), .CIN0(\gen1.game1.n22048 ), 
    .CIN1(\gen1.game1.n35766 ), .F0(n43_adj_1843), .F1(n42_adj_1844), 
    .COUT1(\gen1.game1.n22050 ), .COUT0(\gen1.game1.n35766 ));
  gen1_game1_SLICE_66 \gen1.game1.SLICE_66 ( .D1(\gen1.game1.n35730 ), 
    .C1(VCC_net), .B1(\bar_position6y[4] ), .CIN1(\gen1.game1.n35730 ), 
    .F1(n46_adj_1798), .COUT1(\gen1.game1.n22117 ), 
    .COUT0(\gen1.game1.n35730 ));
  gen1_game1_SLICE_67 \gen1.game1.SLICE_67 ( 
    .DI1(\gen1.game1.bar_position9y2_9__N_495[6] ), 
    .DI0(\gen1.game1.bar_position9y2_9__N_495[5] ), .D1(\gen1.game1.n36102 ), 
    .C1(\bar_position9y2[6] ), .D0(\gen1.game1.n22387 ), 
    .C0(\bar_position9y2[5] ), .CE(\gen1.game1.bar_position9y2_2__N_517 ), 
    .LSR(\gen1.game1.bar_position9y2_2__N_518 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22387 ), .CIN1(\gen1.game1.n36102 ), 
    .Q0(\bar_position9y2[5] ), .Q1(\bar_position9y2[6] ), 
    .F0(\gen1.game1.bar_position9y2_9__N_495[5] ), 
    .F1(\gen1.game1.bar_position9y2_9__N_495[6] ), .COUT1(\gen1.game1.n22389 ), 
    .COUT0(\gen1.game1.n36102 ));
  gen1_game1_SLICE_68 \gen1.game1.SLICE_68 ( 
    .DI0(\gen1.game1.bar_position10y2_9__N_831[9] ), .D1(\gen1.game1.n35943 ), 
    .D0(\gen1.game1.n22283 ), .C0(\bar_position10y2[9] ), 
    .CE(\gen1.game1.bar_position10y2_2__N_853 ), 
    .LSR(\gen1.game1.bar_position10y2_2__N_854 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22283 ), .CIN1(\gen1.game1.n35943 ), 
    .Q0(\bar_position10y2[9] ), .F0(\gen1.game1.bar_position10y2_9__N_831[9] ), 
    .COUT0(\gen1.game1.n35943 ));
  gen1_game1_SLICE_69 \gen1.game1.SLICE_69 ( 
    .DI1(\gen1.game1.bar_position9y2_9__N_495[4] ), 
    .DI0(\gen1.game1.bar_position9y2_9__N_495[3] ), .D1(\gen1.game1.n36084 ), 
    .C1(\bar_position9y2[4] ), .D0(\gen1.game1.n22385 ), 
    .C0(\bar_position9y2[3] ), .CE(\gen1.game1.bar_position9y2_2__N_517 ), 
    .LSR(\gen1.game1.bar_position9y2_2__N_518 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22385 ), .CIN1(\gen1.game1.n36084 ), 
    .Q0(\bar_position9y2[3] ), .Q1(\bar_position9y2[4] ), 
    .F0(\gen1.game1.bar_position9y2_9__N_495[3] ), 
    .F1(\gen1.game1.bar_position9y2_9__N_495[4] ), .COUT1(\gen1.game1.n22387 ), 
    .COUT0(\gen1.game1.n36084 ));
  gen1_game1_SLICE_70 \gen1.game1.SLICE_70 ( 
    .DI1(\gen1.game1.bar_position10y2_9__N_831[8] ), 
    .DI0(\gen1.game1.bar_position10y2_9__N_831[7] ), .D1(\gen1.game1.n35940 ), 
    .C1(\bar_position10y2[8] ), .D0(\gen1.game1.n22281 ), 
    .C0(\bar_position10y2[7] ), .CE(\gen1.game1.bar_position10y2_2__N_853 ), 
    .LSR(\gen1.game1.bar_position10y2_2__N_854 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22281 ), .CIN1(\gen1.game1.n35940 ), 
    .Q0(\bar_position10y2[7] ), .Q1(\bar_position10y2[8] ), 
    .F0(\gen1.game1.bar_position10y2_9__N_831[7] ), 
    .F1(\gen1.game1.bar_position10y2_9__N_831[8] ), 
    .COUT1(\gen1.game1.n22283 ), .COUT0(\gen1.game1.n35940 ));
  gen1_game1_SLICE_71 \gen1.game1.SLICE_71 ( 
    .DI1(\gen1.game1.bar_position10y2_9__N_831[6] ), 
    .DI0(\gen1.game1.bar_position10y2_9__N_831[5] ), .D1(\gen1.game1.n35937 ), 
    .C1(\bar_position10y2[6] ), .D0(\gen1.game1.n22279 ), 
    .C0(\bar_position10y2[5] ), .CE(\gen1.game1.bar_position10y2_2__N_853 ), 
    .LSR(\gen1.game1.bar_position10y2_2__N_854 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22279 ), .CIN1(\gen1.game1.n35937 ), 
    .Q0(\bar_position10y2[5] ), .Q1(\bar_position10y2[6] ), 
    .F0(\gen1.game1.bar_position10y2_9__N_831[5] ), 
    .F1(\gen1.game1.bar_position10y2_9__N_831[6] ), 
    .COUT1(\gen1.game1.n22281 ), .COUT0(\gen1.game1.n35937 ));
  gen1_game1_SLICE_72 \gen1.game1.SLICE_72 ( 
    .DI1(\gen1.game1.bar_position9y2_9__N_495[2] ), .D1(\gen1.game1.n36081 ), 
    .C1(\bar_position9y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position9y2_2__N_517 ), 
    .LSR(\gen1.game1.bar_position9y2_2__N_518 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36081 ), .Q1(\bar_position9y2[2] ), 
    .F1(\gen1.game1.bar_position9y2_9__N_495[2] ), .COUT1(\gen1.game1.n22385 ), 
    .COUT0(\gen1.game1.n36081 ));
  gen1_game1_SLICE_73 \gen1.game1.SLICE_73 ( 
    .DI1(\gen1.game1.bar_position10y2_9__N_831[4] ), 
    .DI0(\gen1.game1.bar_position10y2_9__N_831[3] ), .D1(\gen1.game1.n35934 ), 
    .C1(\bar_position10y2[4] ), .D0(\gen1.game1.n22277 ), 
    .C0(\bar_position10y2[3] ), .CE(\gen1.game1.bar_position10y2_2__N_853 ), 
    .LSR(\gen1.game1.bar_position10y2_2__N_854 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22277 ), .CIN1(\gen1.game1.n35934 ), 
    .Q0(\bar_position10y2[3] ), .Q1(\bar_position10y2[4] ), 
    .F0(\gen1.game1.bar_position10y2_9__N_831[3] ), 
    .F1(\gen1.game1.bar_position10y2_9__N_831[4] ), 
    .COUT1(\gen1.game1.n22279 ), .COUT0(\gen1.game1.n35934 ));
  gen1_game1_SLICE_74 \gen1.game1.SLICE_74 ( .D1(\gen1.game1.n35745 ), 
    .C1(VCC_net), .B1(\bar_position11y[3] ), .CIN1(\gen1.game1.n35745 ), 
    .F1(n51), .COUT1(\gen1.game1.n22184 ), .COUT0(\gen1.game1.n35745 ));
  gen1_game1_SLICE_75 \gen1.game1.SLICE_75 ( .D1(\gen1.game1.n35610 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position1y2[9] ), 
    .D0(\gen1.game1.n22113 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position1y2[8] ), .CIN0(\gen1.game1.n22113 ), 
    .CIN1(\gen1.game1.n35610 ), .F0(\gen1.game1.n42_adj_1535[5] ), 
    .F1(\gen1.game1.n42_adj_1535[6] ), .COUT0(\gen1.game1.n35610 ));
  gen1_game1_SLICE_76 \gen1.game1.SLICE_76 ( 
    .DI0(\gen1.game1.bar_position9y_9__N_519[9] ), .D1(\gen1.game1.n36099 ), 
    .D0(\gen1.game1.n22382 ), .C0(\gen1.game1.bar_position9y[9] ), 
    .CE(\gen1.game1.bar_position9y_2__N_541 ), 
    .LSR(\gen1.game1.bar_position9y_2__N_542 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22382 ), .CIN1(\gen1.game1.n36099 ), 
    .Q0(\gen1.game1.bar_position9y[9] ), 
    .F0(\gen1.game1.bar_position9y_9__N_519[9] ), .COUT0(\gen1.game1.n36099 ));
  gen1_game1_SLICE_77 \gen1.game1.SLICE_77 ( 
    .DI1(\gen1.game1.bar_position10y2_9__N_831[2] ), .D1(\gen1.game1.n35931 ), 
    .C1(\bar_position10y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position10y2_2__N_853 ), 
    .LSR(\gen1.game1.bar_position10y2_2__N_854 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35931 ), .Q1(\bar_position10y2[2] ), 
    .F1(\gen1.game1.bar_position10y2_9__N_831[2] ), 
    .COUT1(\gen1.game1.n22277 ), .COUT0(\gen1.game1.n35931 ));
  gen1_game1_SLICE_78 \gen1.game1.SLICE_78 ( .D1(\gen1.game1.n35817 ), 
    .D0(\gen1.game1.n22181 ), .C0(VCC_net), .CIN0(\gen1.game1.n22181 ), 
    .CIN1(\gen1.game1.n35817 ), .F0(\gen1.game1.n47_6[7] ), 
    .COUT0(\gen1.game1.n35817 ));
  gen1_game1_SLICE_79 \gen1.game1.SLICE_79 ( .D1(\gen1.game1.n35607 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position1y2[7] ), 
    .D0(\gen1.game1.n22111 ), .B0(\gen1.game1.bar_position1y2[6] ), 
    .CIN0(\gen1.game1.n22111 ), .CIN1(\gen1.game1.n35607 ), 
    .F0(\gen1.game1.n42_adj_1535[3] ), .F1(\gen1.game1.n42_adj_1535[4] ), 
    .COUT1(\gen1.game1.n22113 ), .COUT0(\gen1.game1.n35607 ));
  gen1_game1_SLICE_80 \gen1.game1.SLICE_80 ( 
    .DI0(\gen1.game1.halfnotey2_9__N_855[9] ), .D1(\gen1.game1.n35973 ), 
    .D0(\gen1.game1.n22274 ), .C0(\gen1.game1.halfnotey2[9] ), 
    .CE(\gen1.game1.halfnotey2_2__N_877 ), 
    .LSR(\gen1.game1.halfnotey2_2__N_878 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22274 ), .CIN1(\gen1.game1.n35973 ), 
    .Q0(\gen1.game1.halfnotey2[9] ), .F0(\gen1.game1.halfnotey2_9__N_855[9] ), 
    .COUT0(\gen1.game1.n35973 ));
  gen1_game1_SLICE_81 \gen1.game1.SLICE_81 ( .D1(\gen1.game1.n35814 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22179 ), .C0(VCC_net), 
    .B0(\bar_position10y[9] ), .CIN0(\gen1.game1.n22179 ), 
    .CIN1(\gen1.game1.n35814 ), .F0(n41), .F1(\gen1.game1.n47_6[6] ), 
    .COUT1(\gen1.game1.n22181 ), .COUT0(\gen1.game1.n35814 ));
  gen1_game1_SLICE_82 \gen1.game1.SLICE_82 ( .D1(\gen1.game1.n35604 ), 
    .B1(\gen1.game1.bar_position1y2[5] ), .D0(\gen1.game1.n22109 ), 
    .B0(\gen1.game1.bar_position1y2[4] ), .CIN0(\gen1.game1.n22109 ), 
    .CIN1(\gen1.game1.n35604 ), .F0(\gen1.game1.n42_adj_1535[1] ), 
    .F1(\gen1.game1.n42_adj_1535[2] ), .COUT1(\gen1.game1.n22111 ), 
    .COUT0(\gen1.game1.n35604 ));
  gen1_game1_SLICE_83 \gen1.game1.SLICE_83 ( 
    .DI1(\gen1.game1.bar_position9y_9__N_519[8] ), 
    .DI0(\gen1.game1.bar_position9y_9__N_519[7] ), .D1(\gen1.game1.n36096 ), 
    .C1(\bar_position9y[8] ), .D0(\gen1.game1.n22380 ), 
    .C0(\bar_position9y[7] ), .CE(\gen1.game1.bar_position9y_2__N_541 ), 
    .LSR(\gen1.game1.bar_position9y_2__N_542 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22380 ), .CIN1(\gen1.game1.n36096 ), 
    .Q0(\bar_position9y[7] ), .Q1(\bar_position9y[8] ), 
    .F0(\gen1.game1.bar_position9y_9__N_519[7] ), 
    .F1(\gen1.game1.bar_position9y_9__N_519[8] ), .COUT1(\gen1.game1.n22382 ), 
    .COUT0(\gen1.game1.n36096 ));
  gen1_game1_SLICE_84 \gen1.game1.SLICE_84 ( 
    .DI1(\gen1.game1.halfnotey2_9__N_855[8] ), 
    .DI0(\gen1.game1.halfnotey2_9__N_855[7] ), .D1(\gen1.game1.n35928 ), 
    .C1(\halfnotey2[8] ), .D0(\gen1.game1.n22272 ), .C0(\halfnotey2[7] ), 
    .CE(\gen1.game1.halfnotey2_2__N_877 ), 
    .LSR(\gen1.game1.halfnotey2_2__N_878 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22272 ), .CIN1(\gen1.game1.n35928 ), 
    .Q0(\halfnotey2[7] ), .Q1(\halfnotey2[8] ), 
    .F0(\gen1.game1.halfnotey2_9__N_855[7] ), 
    .F1(\gen1.game1.halfnotey2_9__N_855[8] ), .COUT1(\gen1.game1.n22274 ), 
    .COUT0(\gen1.game1.n35928 ));
  gen1_game1_SLICE_85 \gen1.game1.SLICE_85 ( 
    .DI1(\gen1.game1.halfnotey2_9__N_855[6] ), 
    .DI0(\gen1.game1.halfnotey2_9__N_855[5] ), .D1(\gen1.game1.n35925 ), 
    .C1(\halfnotey2[6] ), .D0(\gen1.game1.n22270 ), .C0(\halfnotey2[5] ), 
    .CE(\gen1.game1.halfnotey2_2__N_877 ), 
    .LSR(\gen1.game1.halfnotey2_2__N_878 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22270 ), .CIN1(\gen1.game1.n35925 ), 
    .Q0(\halfnotey2[5] ), .Q1(\halfnotey2[6] ), 
    .F0(\gen1.game1.halfnotey2_9__N_855[5] ), 
    .F1(\gen1.game1.halfnotey2_9__N_855[6] ), .COUT1(\gen1.game1.n22272 ), 
    .COUT0(\gen1.game1.n35925 ));
  gen1_game1_SLICE_86 \gen1.game1.SLICE_86 ( .D1(\gen1.game1.n35811 ), 
    .C1(VCC_net), .B1(\bar_position10y[8] ), .D0(\gen1.game1.n22177 ), 
    .B0(\bar_position10y[7] ), .CIN0(\gen1.game1.n22177 ), 
    .CIN1(\gen1.game1.n35811 ), .F0(n43_adj_1770), .F1(n42_adj_1787), 
    .COUT1(\gen1.game1.n22179 ), .COUT0(\gen1.game1.n35811 ));
  gen1_game1_SLICE_87 \gen1.game1.SLICE_87 ( .D1(\gen1.game1.n35601 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position1y2[3] ), 
    .CIN1(\gen1.game1.n35601 ), .F1(\gen1.game1.n42_adj_1535[0] ), 
    .COUT1(\gen1.game1.n22109 ), .COUT0(\gen1.game1.n35601 ));
  gen1_game1_SLICE_88 \gen1.game1.SLICE_88 ( 
    .DI1(\gen1.game1.bar_position9y_9__N_519[6] ), 
    .DI0(\gen1.game1.bar_position9y_9__N_519[5] ), .D1(\gen1.game1.n36093 ), 
    .C1(\bar_position9y[6] ), .D0(\gen1.game1.n22378 ), 
    .C0(\bar_position9y[5] ), .CE(\gen1.game1.bar_position9y_2__N_541 ), 
    .LSR(\gen1.game1.bar_position9y_2__N_542 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22378 ), .CIN1(\gen1.game1.n36093 ), 
    .Q0(\bar_position9y[5] ), .Q1(\bar_position9y[6] ), 
    .F0(\gen1.game1.bar_position9y_9__N_519[5] ), 
    .F1(\gen1.game1.bar_position9y_9__N_519[6] ), .COUT1(\gen1.game1.n22380 ), 
    .COUT0(\gen1.game1.n36093 ));
  gen1_game1_SLICE_89 \gen1.game1.SLICE_89 ( 
    .DI1(\gen1.game1.halfnotey2_9__N_855[4] ), 
    .DI0(\gen1.game1.halfnotey2_9__N_855[3] ), .D1(\gen1.game1.n35922 ), 
    .C1(\halfnotey2[4] ), .D0(\gen1.game1.n22268 ), .C0(\halfnotey2[3] ), 
    .CE(\gen1.game1.halfnotey2_2__N_877 ), 
    .LSR(\gen1.game1.halfnotey2_2__N_878 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22268 ), .CIN1(\gen1.game1.n35922 ), 
    .Q0(\halfnotey2[3] ), .Q1(\halfnotey2[4] ), 
    .F0(\gen1.game1.halfnotey2_9__N_855[3] ), 
    .F1(\gen1.game1.halfnotey2_9__N_855[4] ), .COUT1(\gen1.game1.n22270 ), 
    .COUT0(\gen1.game1.n35922 ));
  gen1_game1_SLICE_90 \gen1.game1.SLICE_90 ( .D1(\gen1.game1.n35808 ), 
    .B1(\bar_position10y[6] ), .D0(\gen1.game1.n22175 ), 
    .B0(\bar_position10y[5] ), .CIN0(\gen1.game1.n22175 ), 
    .CIN1(\gen1.game1.n35808 ), .F0(n45), .F1(n44), 
    .COUT1(\gen1.game1.n22177 ), .COUT0(\gen1.game1.n35808 ));
  gen1_game1_SLICE_91 \gen1.game1.SLICE_91 ( .D1(\gen1.game1.n35634 ), 
    .C1(VCC_net), .B1(\bar_position1y[9] ), .D0(\gen1.game1.n22105 ), 
    .C0(VCC_net), .B0(\gen1.game1.bar_position1y[8] ), 
    .CIN0(\gen1.game1.n22105 ), .CIN1(\gen1.game1.n35634 ), 
    .F0(\gen1.game1.n42_adj_1537[5] ), .F1(\gen1.game1.n42_adj_1537[6] ), 
    .COUT0(\gen1.game1.n35634 ));
  gen1_game1_SLICE_92 \gen1.game1.SLICE_92 ( .D1(\gen1.game1.n35793 ), 
    .B1(\bar_position9y[6] ), .D0(\gen1.game1.n22064 ), 
    .B0(\bar_position9y[5] ), .CIN0(\gen1.game1.n22064 ), 
    .CIN1(\gen1.game1.n35793 ), .F0(n45_adj_1849), .F1(n44_adj_1850), 
    .COUT1(\gen1.game1.n22066 ), .COUT0(\gen1.game1.n35793 ));
  gen1_game1_SLICE_93 \gen1.game1.SLICE_93 ( .D1(\gen1.game1.n35805 ), 
    .C1(VCC_net), .B1(\bar_position10y[4] ), .CIN1(\gen1.game1.n35805 ), 
    .F1(n46_adj_1766), .COUT1(\gen1.game1.n22175 ), 
    .COUT0(\gen1.game1.n35805 ));
  gen1_game1_SLICE_94 \gen1.game1.SLICE_94 ( 
    .DI1(\gen1.game1.bar_position9y_9__N_519[4] ), 
    .DI0(\gen1.game1.bar_position9y_9__N_519[3] ), .D1(\gen1.game1.n36090 ), 
    .C1(\bar_position9y[4] ), .D0(\gen1.game1.n22376 ), 
    .C0(\bar_position9y[3] ), .CE(\gen1.game1.bar_position9y_2__N_541 ), 
    .LSR(\gen1.game1.bar_position9y_2__N_542 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22376 ), .CIN1(\gen1.game1.n36090 ), 
    .Q0(\bar_position9y[3] ), .Q1(\bar_position9y[4] ), 
    .F0(\gen1.game1.bar_position9y_9__N_519[3] ), 
    .F1(\gen1.game1.bar_position9y_9__N_519[4] ), .COUT1(\gen1.game1.n22378 ), 
    .COUT0(\gen1.game1.n36090 ));
  gen1_game1_SLICE_95 \gen1.game1.SLICE_95 ( 
    .DI1(\gen1.game1.bar_position9y_9__N_519[2] ), .D1(\gen1.game1.n36087 ), 
    .C1(\bar_position9y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position9y_2__N_541 ), 
    .LSR(\gen1.game1.bar_position9y_2__N_542 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36087 ), .Q1(\bar_position9y[2] ), 
    .F1(\gen1.game1.bar_position9y_9__N_519[2] ), .COUT1(\gen1.game1.n22376 ), 
    .COUT0(\gen1.game1.n36087 ));
  gen1_game1_SLICE_96 \gen1.game1.SLICE_96 ( 
    .DI1(\gen1.game1.halfnotey2_9__N_855[2] ), .D1(\gen1.game1.n35904 ), 
    .C1(\halfnotey2[2] ), .B1(VCC_net), .CE(\gen1.game1.halfnotey2_2__N_877 ), 
    .LSR(\gen1.game1.halfnotey2_2__N_878 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35904 ), .Q1(\halfnotey2[2] ), 
    .F1(\gen1.game1.halfnotey2_9__N_855[2] ), .COUT1(\gen1.game1.n22268 ), 
    .COUT0(\gen1.game1.n35904 ));
  gen1_game1_SLICE_97 \gen1.game1.SLICE_97 ( .D1(\gen1.game1.n35622 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y[9] ), 
    .D0(\gen1.game1.n22171 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position3y[8] ), .CIN0(\gen1.game1.n22171 ), 
    .CIN1(\gen1.game1.n35622 ), .F0(\gen1.game1.n42_adj_1540[5] ), 
    .F1(\gen1.game1.n42_adj_1540[6] ), .COUT0(\gen1.game1.n35622 ));
  gen1_game1_SLICE_98 \gen1.game1.SLICE_98 ( 
    .DI0(\gen1.game1.bar_position1y_9__N_351[9] ), .D1(\gen1.game1.n35919 ), 
    .D0(\gen1.game1.n22265 ), .C0(\bar_position1y[9] ), 
    .CE(\gen1.game1.bar_position1y_2__N_373 ), 
    .LSR(\gen1.game1.bar_position1y_2__N_374 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22265 ), .CIN1(\gen1.game1.n35919 ), 
    .Q0(\bar_position1y[9] ), .F0(\gen1.game1.bar_position1y_9__N_351[9] ), 
    .COUT0(\gen1.game1.n35919 ));
  gen1_game1_SLICE_99 \gen1.game1.SLICE_99 ( .D1(\gen1.game1.n35619 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y[7] ), 
    .D0(\gen1.game1.n22169 ), .B0(\gen1.game1.bar_position3y[6] ), 
    .CIN0(\gen1.game1.n22169 ), .CIN1(\gen1.game1.n35619 ), 
    .F0(\gen1.game1.n42_adj_1540[3] ), .F1(\gen1.game1.n42_adj_1540[4] ), 
    .COUT1(\gen1.game1.n22171 ), .COUT0(\gen1.game1.n35619 ));
  gen1_game1_SLICE_100 \gen1.game1.SLICE_100 ( .D1(\gen1.game1.n35631 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position1y[7] ), 
    .D0(\gen1.game1.n22103 ), .B0(\gen1.game1.bar_position1y[6] ), 
    .CIN0(\gen1.game1.n22103 ), .CIN1(\gen1.game1.n35631 ), 
    .F0(\gen1.game1.n42_adj_1537[3] ), .F1(\gen1.game1.n42_adj_1537[4] ), 
    .COUT1(\gen1.game1.n22105 ), .COUT0(\gen1.game1.n35631 ));
  gen1_game1_SLICE_101 \gen1.game1.SLICE_101 ( .D1(\gen1.game1.n35790 ), 
    .C1(VCC_net), .B1(\bar_position9y[4] ), .CIN1(\gen1.game1.n35790 ), 
    .F1(n46_adj_1848), .COUT1(\gen1.game1.n22064 ), 
    .COUT0(\gen1.game1.n35790 ));
  gen1_game1_SLICE_102 \gen1.game1.SLICE_102 ( 
    .DI0(\gen1.game1.bar_position10y_9__N_543[9] ), .D1(\gen1.game1.n36078 ), 
    .D0(\gen1.game1.n22373 ), .C0(\bar_position10y[9] ), 
    .CE(\gen1.game1.bar_position10y_2__N_565 ), 
    .LSR(\gen1.game1.bar_position10y_2__N_566 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22373 ), .CIN1(\gen1.game1.n36078 ), 
    .Q0(\bar_position10y[9] ), .F0(\gen1.game1.bar_position10y_9__N_543[9] ), 
    .COUT0(\gen1.game1.n36078 ));
  gen1_game1_SLICE_103 \gen1.game1.SLICE_103 ( 
    .DI1(\gen1.game1.bar_position1y_9__N_351[8] ), 
    .DI0(\gen1.game1.bar_position1y_9__N_351[7] ), .D1(\gen1.game1.n35916 ), 
    .C1(\gen1.game1.bar_position1y[8] ), .D0(\gen1.game1.n22263 ), 
    .C0(\gen1.game1.bar_position1y[7] ), 
    .CE(\gen1.game1.bar_position1y_2__N_373 ), 
    .LSR(\gen1.game1.bar_position1y_2__N_374 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22263 ), .CIN1(\gen1.game1.n35916 ), 
    .Q0(\gen1.game1.bar_position1y[7] ), .Q1(\gen1.game1.bar_position1y[8] ), 
    .F0(\gen1.game1.bar_position1y_9__N_351[7] ), 
    .F1(\gen1.game1.bar_position1y_9__N_351[8] ), .COUT1(\gen1.game1.n22265 ), 
    .COUT0(\gen1.game1.n35916 ));
  gen1_game1_SLICE_104 \gen1.game1.SLICE_104 ( .D1(\gen1.game1.n35628 ), 
    .B1(\gen1.game1.bar_position1y[5] ), .D0(\gen1.game1.n22101 ), 
    .B0(\gen1.game1.bar_position1y[4] ), .CIN0(\gen1.game1.n22101 ), 
    .CIN1(\gen1.game1.n35628 ), .F0(\gen1.game1.n42_adj_1537[1] ), 
    .F1(\gen1.game1.n42_adj_1537[2] ), .COUT1(\gen1.game1.n22103 ), 
    .COUT0(\gen1.game1.n35628 ));
  gen1_game1_SLICE_105 \gen1.game1.SLICE_105 ( 
    .DI1(\gen1.game1.bar_position1y_9__N_351[6] ), 
    .DI0(\gen1.game1.bar_position1y_9__N_351[5] ), .D1(\gen1.game1.n35889 ), 
    .C1(\gen1.game1.bar_position1y[6] ), .D0(\gen1.game1.n22261 ), 
    .C0(\gen1.game1.bar_position1y[5] ), 
    .CE(\gen1.game1.bar_position1y_2__N_373 ), 
    .LSR(\gen1.game1.bar_position1y_2__N_374 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22261 ), .CIN1(\gen1.game1.n35889 ), 
    .Q0(\gen1.game1.bar_position1y[5] ), .Q1(\gen1.game1.bar_position1y[6] ), 
    .F0(\gen1.game1.bar_position1y_9__N_351[5] ), 
    .F1(\gen1.game1.bar_position1y_9__N_351[6] ), .COUT1(\gen1.game1.n22263 ), 
    .COUT0(\gen1.game1.n35889 ));
  gen1_game1_SLICE_106 \gen1.game1.SLICE_106 ( 
    .DI1(\gen1.game1.bar_position10y_9__N_543[8] ), 
    .DI0(\gen1.game1.bar_position10y_9__N_543[7] ), .D1(\gen1.game1.n36075 ), 
    .C1(\bar_position10y[8] ), .D0(\gen1.game1.n22371 ), 
    .C0(\bar_position10y[7] ), .CE(\gen1.game1.bar_position10y_2__N_565 ), 
    .LSR(\gen1.game1.bar_position10y_2__N_566 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22371 ), .CIN1(\gen1.game1.n36075 ), 
    .Q0(\bar_position10y[7] ), .Q1(\bar_position10y[8] ), 
    .F0(\gen1.game1.bar_position10y_9__N_543[7] ), 
    .F1(\gen1.game1.bar_position10y_9__N_543[8] ), .COUT1(\gen1.game1.n22373 ), 
    .COUT0(\gen1.game1.n36075 ));
  gen1_game1_SLICE_107 \gen1.game1.SLICE_107 ( .D1(\gen1.game1.n35616 ), 
    .B1(\gen1.game1.bar_position3y[5] ), .D0(\gen1.game1.n22167 ), 
    .B0(\gen1.game1.bar_position3y[4] ), .CIN0(\gen1.game1.n22167 ), 
    .CIN1(\gen1.game1.n35616 ), .F0(\gen1.game1.n42_adj_1540[1] ), 
    .F1(\gen1.game1.n42_adj_1540[2] ), .COUT1(\gen1.game1.n22169 ), 
    .COUT0(\gen1.game1.n35616 ));
  gen1_game1_SLICE_108 \gen1.game1.SLICE_108 ( .D1(\gen1.game1.n35556 ), 
    .C1(VCC_net), .B1(\bar_position6y2[4] ), .CIN1(\gen1.game1.n35556 ), 
    .F1(n46_adj_1793), .COUT1(\gen1.game1.n22055 ), 
    .COUT0(\gen1.game1.n35556 ));
  gen1_game1_SLICE_109 \gen1.game1.SLICE_109 ( .D1(\gen1.game1.n35625 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position1y[3] ), 
    .CIN1(\gen1.game1.n35625 ), .F1(\gen1.game1.n42_adj_1537[0] ), 
    .COUT1(\gen1.game1.n22101 ), .COUT0(\gen1.game1.n35625 ));
  gen1_game1_SLICE_110 \gen1.game1.SLICE_110 ( 
    .DI1(\gen1.game1.bar_position10y_9__N_543[6] ), 
    .DI0(\gen1.game1.bar_position10y_9__N_543[5] ), .D1(\gen1.game1.n36072 ), 
    .C1(\bar_position10y[6] ), .D0(\gen1.game1.n22369 ), 
    .C0(\bar_position10y[5] ), .CE(\gen1.game1.bar_position10y_2__N_565 ), 
    .LSR(\gen1.game1.bar_position10y_2__N_566 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22369 ), .CIN1(\gen1.game1.n36072 ), 
    .Q0(\bar_position10y[5] ), .Q1(\bar_position10y[6] ), 
    .F0(\gen1.game1.bar_position10y_9__N_543[5] ), 
    .F1(\gen1.game1.bar_position10y_9__N_543[6] ), .COUT1(\gen1.game1.n22371 ), 
    .COUT0(\gen1.game1.n36072 ));
  gen1_game1_SLICE_111 \gen1.game1.SLICE_111 ( 
    .DI1(\gen1.game1.bar_position1y_9__N_351[4] ), 
    .DI0(\gen1.game1.bar_position1y_9__N_351[3] ), .D1(\gen1.game1.n35886 ), 
    .C1(\gen1.game1.bar_position1y[4] ), .D0(\gen1.game1.n22259 ), 
    .C0(\gen1.game1.bar_position1y[3] ), 
    .CE(\gen1.game1.bar_position1y_2__N_373 ), 
    .LSR(\gen1.game1.bar_position1y_2__N_374 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22259 ), .CIN1(\gen1.game1.n35886 ), 
    .Q0(\gen1.game1.bar_position1y[3] ), .Q1(\gen1.game1.bar_position1y[4] ), 
    .F0(\gen1.game1.bar_position1y_9__N_351[3] ), 
    .F1(\gen1.game1.bar_position1y_9__N_351[4] ), .COUT1(\gen1.game1.n22261 ), 
    .COUT0(\gen1.game1.n35886 ));
  gen1_game1_SLICE_112 \gen1.game1.SLICE_112 ( 
    .DI1(\gen1.game1.bar_position10y_9__N_543[4] ), 
    .DI0(\gen1.game1.bar_position10y_9__N_543[3] ), .D1(\gen1.game1.n36069 ), 
    .C1(\bar_position10y[4] ), .D0(\gen1.game1.n22367 ), 
    .C0(\bar_position10y[3] ), .CE(\gen1.game1.bar_position10y_2__N_565 ), 
    .LSR(\gen1.game1.bar_position10y_2__N_566 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22367 ), .CIN1(\gen1.game1.n36069 ), 
    .Q0(\bar_position10y[3] ), .Q1(\bar_position10y[4] ), 
    .F0(\gen1.game1.bar_position10y_9__N_543[3] ), 
    .F1(\gen1.game1.bar_position10y_9__N_543[4] ), .COUT1(\gen1.game1.n22369 ), 
    .COUT0(\gen1.game1.n36069 ));
  gen1_game1_SLICE_113 \gen1.game1.SLICE_113 ( 
    .DI1(\gen1.game1.bar_position1y_9__N_351[2] ), .D1(\gen1.game1.n35883 ), 
    .C1(\gen1.game1.bar_position1y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position1y_2__N_373 ), 
    .LSR(\gen1.game1.bar_position1y_2__N_374 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35883 ), .Q1(\gen1.game1.bar_position1y[2] ), 
    .F1(\gen1.game1.bar_position1y_9__N_351[2] ), .COUT1(\gen1.game1.n22259 ), 
    .COUT0(\gen1.game1.n35883 ));
  gen1_game1_SLICE_114 \gen1.game1.SLICE_114 ( 
    .DI1(\gen1.game1.bar_position10y_9__N_543[2] ), .D1(\gen1.game1.n36066 ), 
    .C1(\bar_position10y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position10y_2__N_565 ), 
    .LSR(\gen1.game1.bar_position10y_2__N_566 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36066 ), .Q1(\bar_position10y[2] ), 
    .F1(\gen1.game1.bar_position10y_9__N_543[2] ), .COUT1(\gen1.game1.n22367 ), 
    .COUT0(\gen1.game1.n36066 ));
  gen1_game1_SLICE_115 \gen1.game1.SLICE_115 ( 
    .DI0(\gen1.game1.bar_position2y_9__N_375[9] ), .D1(\gen1.game1.n35490 ), 
    .D0(\gen1.game1.n22469 ), .C0(\gen1.game1.bar_position2y[9] ), 
    .CE(\gen1.game1.bar_position2y_2__N_397 ), 
    .LSR(\gen1.game1.bar_position2y_2__N_398 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22469 ), .CIN1(\gen1.game1.n35490 ), 
    .Q0(\gen1.game1.bar_position2y[9] ), 
    .F0(\gen1.game1.bar_position2y_9__N_375[9] ), .COUT0(\gen1.game1.n35490 ));
  gen1_game1_SLICE_116 \gen1.game1.SLICE_116 ( 
    .DI0(\gen1.game1.bar_position11y_9__N_567[9] ), .D1(\gen1.game1.n36108 ), 
    .D0(\gen1.game1.n22364 ), .C0(\gen1.game1.bar_position11y[9] ), 
    .CE(\gen1.game1.bar_position11y_2__N_589 ), 
    .LSR(\gen1.game1.bar_position11y_2__N_590 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22364 ), .CIN1(\gen1.game1.n36108 ), 
    .Q0(\gen1.game1.bar_position11y[9] ), 
    .F0(\gen1.game1.bar_position11y_9__N_567[9] ), .COUT0(\gen1.game1.n36108 ));
  gen1_game1_SLICE_117 \gen1.game1.SLICE_117 ( 
    .DI1(\gen1.game1.bar_position2y_9__N_375[8] ), 
    .DI0(\gen1.game1.bar_position2y_9__N_375[7] ), .D1(\gen1.game1.n35487 ), 
    .C1(\gen1.game1.bar_position2y[8] ), .D0(\gen1.game1.n22467 ), 
    .C0(\gen1.game1.bar_position2y[7] ), 
    .CE(\gen1.game1.bar_position2y_2__N_397 ), 
    .LSR(\gen1.game1.bar_position2y_2__N_398 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22467 ), .CIN1(\gen1.game1.n35487 ), 
    .Q0(\gen1.game1.bar_position2y[7] ), .Q1(\gen1.game1.bar_position2y[8] ), 
    .F0(\gen1.game1.bar_position2y_9__N_375[7] ), 
    .F1(\gen1.game1.bar_position2y_9__N_375[8] ), .COUT1(\gen1.game1.n22469 ), 
    .COUT0(\gen1.game1.n35487 ));
  gen1_game1_SLICE_118 \gen1.game1.SLICE_118 ( 
    .DI1(\gen1.game1.bar_position11y_9__N_567[8] ), 
    .DI0(\gen1.game1.bar_position11y_9__N_567[7] ), .D1(\gen1.game1.n36063 ), 
    .C1(\bar_position11y[8] ), .D0(\gen1.game1.n22362 ), 
    .C0(\bar_position11y[7] ), .CE(\gen1.game1.bar_position11y_2__N_589 ), 
    .LSR(\gen1.game1.bar_position11y_2__N_590 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22362 ), .CIN1(\gen1.game1.n36063 ), 
    .Q0(\bar_position11y[7] ), .Q1(\bar_position11y[8] ), 
    .F0(\gen1.game1.bar_position11y_9__N_567[7] ), 
    .F1(\gen1.game1.bar_position11y_9__N_567[8] ), .COUT1(\gen1.game1.n22364 ), 
    .COUT0(\gen1.game1.n36063 ));
  gen1_game1_SLICE_119 \gen1.game1.SLICE_119 ( 
    .DI1(\gen1.game1.bar_position11y_9__N_567[6] ), 
    .DI0(\gen1.game1.bar_position11y_9__N_567[5] ), .D1(\gen1.game1.n36060 ), 
    .C1(\bar_position11y[6] ), .D0(\gen1.game1.n22360 ), 
    .C0(\bar_position11y[5] ), .CE(\gen1.game1.bar_position11y_2__N_589 ), 
    .LSR(\gen1.game1.bar_position11y_2__N_590 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22360 ), .CIN1(\gen1.game1.n36060 ), 
    .Q0(\bar_position11y[5] ), .Q1(\bar_position11y[6] ), 
    .F0(\gen1.game1.bar_position11y_9__N_567[5] ), 
    .F1(\gen1.game1.bar_position11y_9__N_567[6] ), .COUT1(\gen1.game1.n22362 ), 
    .COUT0(\gen1.game1.n36060 ));
  gen1_game1_SLICE_120 \gen1.game1.SLICE_120 ( .D1(\gen1.game1.n35613 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y[3] ), 
    .CIN1(\gen1.game1.n35613 ), .F1(\gen1.game1.n42_adj_1540[0] ), 
    .COUT1(\gen1.game1.n22167 ), .COUT0(\gen1.game1.n35613 ));
  gen1_game1_SLICE_121 \gen1.game1.SLICE_121 ( 
    .DI1(\gen1.game1.bar_position2y_9__N_375[6] ), 
    .DI0(\gen1.game1.bar_position2y_9__N_375[5] ), .D1(\gen1.game1.n35484 ), 
    .C1(\gen1.game1.bar_position2y[6] ), .D0(\gen1.game1.n22465 ), 
    .C0(\gen1.game1.bar_position2y[5] ), 
    .CE(\gen1.game1.bar_position2y_2__N_397 ), 
    .LSR(\gen1.game1.bar_position2y_2__N_398 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22465 ), .CIN1(\gen1.game1.n35484 ), 
    .Q0(\gen1.game1.bar_position2y[5] ), .Q1(\gen1.game1.bar_position2y[6] ), 
    .F0(\gen1.game1.bar_position2y_9__N_375[5] ), 
    .F1(\gen1.game1.bar_position2y_9__N_375[6] ), .COUT1(\gen1.game1.n22467 ), 
    .COUT0(\gen1.game1.n35484 ));
  gen1_game1_SLICE_122 \gen1.game1.SLICE_122 ( 
    .DI1(\gen1.game1.bar_position2y_9__N_375[4] ), 
    .DI0(\gen1.game1.bar_position2y_9__N_375[3] ), .D1(\gen1.game1.n35481 ), 
    .C1(\gen1.game1.bar_position2y[4] ), .D0(\gen1.game1.n22463 ), 
    .C0(\gen1.game1.bar_position2y[3] ), 
    .CE(\gen1.game1.bar_position2y_2__N_397 ), 
    .LSR(\gen1.game1.bar_position2y_2__N_398 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22463 ), .CIN1(\gen1.game1.n35481 ), 
    .Q0(\gen1.game1.bar_position2y[3] ), .Q1(\gen1.game1.bar_position2y[4] ), 
    .F0(\gen1.game1.bar_position2y_9__N_375[3] ), 
    .F1(\gen1.game1.bar_position2y_9__N_375[4] ), .COUT1(\gen1.game1.n22465 ), 
    .COUT0(\gen1.game1.n35481 ));
  gen1_game1_SLICE_123 \gen1.game1.SLICE_123 ( 
    .DI1(\gen1.game1.bar_position2y_9__N_375[2] ), .D1(\gen1.game1.n35478 ), 
    .C1(\gen1.game1.bar_position2y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position2y_2__N_397 ), 
    .LSR(\gen1.game1.bar_position2y_2__N_398 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35478 ), .Q1(\gen1.game1.bar_position2y[2] ), 
    .F1(\gen1.game1.bar_position2y_9__N_375[2] ), .COUT1(\gen1.game1.n22463 ), 
    .COUT0(\gen1.game1.n35478 ));
  gen1_game1_SLICE_124 \gen1.game1.SLICE_124 ( 
    .DI0(\gen1.game1.counter_31__N_255[31] ), .D1(\gen1.game1.n36171 ), 
    .D0(\gen1.game1.n22460 ), .C0(\gen1.game1.counter[31] ), 
    .CE(\gen1.game1.counter_0__N_349 ), .LSR(\gen1.game1.counter_0__N_350 ), 
    .CLK(vga_clk), .CIN0(\gen1.game1.n22460 ), .CIN1(\gen1.game1.n36171 ), 
    .Q0(\gen1.game1.counter[31] ), .F0(\gen1.game1.counter_31__N_255[31] ), 
    .COUT0(\gen1.game1.n36171 ));
  gen1_game1_SLICE_125 \gen1.game1.SLICE_125 ( 
    .DI1(\gen1.game1.bar_position11y_9__N_567[4] ), 
    .DI0(\gen1.game1.bar_position11y_9__N_567[3] ), .D1(\gen1.game1.n36057 ), 
    .C1(\bar_position11y[4] ), .D0(\gen1.game1.n22358 ), 
    .C0(\bar_position11y[3] ), .CE(\gen1.game1.bar_position11y_2__N_589 ), 
    .LSR(\gen1.game1.bar_position11y_2__N_590 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22358 ), .CIN1(\gen1.game1.n36057 ), 
    .Q0(\bar_position11y[3] ), .Q1(\bar_position11y[4] ), 
    .F0(\gen1.game1.bar_position11y_9__N_567[3] ), 
    .F1(\gen1.game1.bar_position11y_9__N_567[4] ), .COUT1(\gen1.game1.n22360 ), 
    .COUT0(\gen1.game1.n36057 ));
  gen1_game1_SLICE_126 \gen1.game1.SLICE_126 ( 
    .DI0(\gen1.game1.bar_position1y2_9__N_663[9] ), .D1(\gen1.game1.n35901 ), 
    .D0(\gen1.game1.n22164 ), .C0(\gen1.game1.bar_position1y2[9] ), 
    .CE(\gen1.game1.bar_position1y2_2__N_685 ), 
    .LSR(\gen1.game1.bar_position1y2_2__N_686 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22164 ), .CIN1(\gen1.game1.n35901 ), 
    .Q0(\gen1.game1.bar_position1y2[9] ), 
    .F0(\gen1.game1.bar_position1y2_9__N_663[9] ), .COUT0(\gen1.game1.n35901 ));
  gen1_game1_SLICE_127 \gen1.game1.SLICE_127 ( 
    .DI1(\gen1.game1.bar_position11y_9__N_567[2] ), .D1(\gen1.game1.n36033 ), 
    .C1(\bar_position11y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position11y_2__N_589 ), 
    .LSR(\gen1.game1.bar_position11y_2__N_590 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36033 ), .Q1(\bar_position11y[2] ), 
    .F1(\gen1.game1.bar_position11y_9__N_567[2] ), .COUT1(\gen1.game1.n22358 ), 
    .COUT0(\gen1.game1.n36033 ));
  gen1_game1_SLICE_128 \gen1.game1.SLICE_128 ( 
    .DI1(\gen1.game1.bar_position1y2_9__N_663[8] ), 
    .DI0(\gen1.game1.bar_position1y2_9__N_663[7] ), .D1(\gen1.game1.n35898 ), 
    .C1(\gen1.game1.bar_position1y2[8] ), .D0(\gen1.game1.n22162 ), 
    .C0(\gen1.game1.bar_position1y2[7] ), 
    .CE(\gen1.game1.bar_position1y2_2__N_685 ), 
    .LSR(\gen1.game1.bar_position1y2_2__N_686 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22162 ), .CIN1(\gen1.game1.n35898 ), 
    .Q0(\gen1.game1.bar_position1y2[7] ), .Q1(\gen1.game1.bar_position1y2[8] ), 
    .F0(\gen1.game1.bar_position1y2_9__N_663[7] ), 
    .F1(\gen1.game1.bar_position1y2_9__N_663[8] ), .COUT1(\gen1.game1.n22164 ), 
    .COUT0(\gen1.game1.n35898 ));
  gen1_game1_SLICE_129 \gen1.game1.SLICE_129 ( 
    .DI1(\gen1.game1.bar_position1y2_9__N_663[6] ), 
    .DI0(\gen1.game1.bar_position1y2_9__N_663[5] ), .D1(\gen1.game1.n35895 ), 
    .C1(\gen1.game1.bar_position1y2[6] ), .D0(\gen1.game1.n22160 ), 
    .C0(\gen1.game1.bar_position1y2[5] ), 
    .CE(\gen1.game1.bar_position1y2_2__N_685 ), 
    .LSR(\gen1.game1.bar_position1y2_2__N_686 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22160 ), .CIN1(\gen1.game1.n35895 ), 
    .Q0(\gen1.game1.bar_position1y2[5] ), .Q1(\gen1.game1.bar_position1y2[6] ), 
    .F0(\gen1.game1.bar_position1y2_9__N_663[5] ), 
    .F1(\gen1.game1.bar_position1y2_9__N_663[6] ), .COUT1(\gen1.game1.n22162 ), 
    .COUT0(\gen1.game1.n35895 ));
  gen1_game1_SLICE_130 \gen1.game1.SLICE_130 ( 
    .DI1(\gen1.game1.counter_31__N_255[30] ), 
    .DI0(\gen1.game1.counter_31__N_255[29] ), .D1(\gen1.game1.n36168 ), 
    .C1(\gen1.game1.counter[30] ), .D0(\gen1.game1.n22458 ), 
    .C0(\gen1.game1.counter[29] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22458 ), .CIN1(\gen1.game1.n36168 ), 
    .Q0(\gen1.game1.counter[29] ), .Q1(\gen1.game1.counter[30] ), 
    .F0(\gen1.game1.counter_31__N_255[29] ), 
    .F1(\gen1.game1.counter_31__N_255[30] ), .COUT1(\gen1.game1.n22460 ), 
    .COUT0(\gen1.game1.n36168 ));
  gen1_game1_SLICE_131 \gen1.game1.SLICE_131 ( 
    .DI1(\gen1.game1.counter_31__N_255[28] ), 
    .DI0(\gen1.game1.counter_31__N_255[27] ), .D1(\gen1.game1.n36165 ), 
    .C1(\gen1.game1.counter[28] ), .D0(\gen1.game1.n22456 ), 
    .C0(\gen1.game1.counter[27] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22456 ), .CIN1(\gen1.game1.n36165 ), 
    .Q0(\gen1.game1.counter[27] ), .Q1(\gen1.game1.counter[28] ), 
    .F0(\gen1.game1.counter_31__N_255[27] ), 
    .F1(\gen1.game1.counter_31__N_255[28] ), .COUT1(\gen1.game1.n22458 ), 
    .COUT0(\gen1.game1.n36165 ));
  gen1_game1_SLICE_132 \gen1.game1.SLICE_132 ( 
    .DI0(\gen1.game1.bar_position12y_9__N_591[9] ), .D1(\gen1.game1.n36048 ), 
    .D0(\gen1.game1.n22355 ), .C0(\gen1.game1.bar_position12y[9] ), 
    .CE(\gen1.game1.bar_position12y_2__N_613 ), 
    .LSR(\gen1.game1.bar_position12y_2__N_614 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22355 ), .CIN1(\gen1.game1.n36048 ), 
    .Q0(\gen1.game1.bar_position12y[9] ), 
    .F0(\gen1.game1.bar_position12y_9__N_591[9] ), .COUT0(\gen1.game1.n36048 ));
  gen1_game1_SLICE_133 \gen1.game1.SLICE_133 ( 
    .DI1(\gen1.game1.bar_position12y_9__N_591[8] ), 
    .DI0(\gen1.game1.bar_position12y_9__N_591[7] ), .D1(\gen1.game1.n36045 ), 
    .C1(\bar_position12y[8] ), .D0(\gen1.game1.n22353 ), 
    .C0(\bar_position12y[7] ), .CE(\gen1.game1.bar_position12y_2__N_613 ), 
    .LSR(\gen1.game1.bar_position12y_2__N_614 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22353 ), .CIN1(\gen1.game1.n36045 ), 
    .Q0(\bar_position12y[7] ), .Q1(\bar_position12y[8] ), 
    .F0(\gen1.game1.bar_position12y_9__N_591[7] ), 
    .F1(\gen1.game1.bar_position12y_9__N_591[8] ), .COUT1(\gen1.game1.n22355 ), 
    .COUT0(\gen1.game1.n36045 ));
  gen1_game1_SLICE_134 \gen1.game1.SLICE_134 ( .D1(\gen1.game1.n35598 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22238 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22238 ), .CIN1(\gen1.game1.n35598 ), 
    .F0(\gen1.game1.n52_adj_1546[7] ), .F1(\gen1.game1.n52_adj_1546[8] ), 
    .COUT0(\gen1.game1.n35598 ));
  gen1_game1_SLICE_135 \gen1.game1.SLICE_135 ( .D1(\gen1.game1.n35595 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position14y2[9] ), 
    .D0(\gen1.game1.n22236 ), .B0(\bar_position14y2[8] ), 
    .CIN0(\gen1.game1.n22236 ), .CIN1(\gen1.game1.n35595 ), .F0(n46_adj_1780), 
    .F1(\gen1.game1.n52_adj_1546[6] ), .COUT1(\gen1.game1.n22238 ), 
    .COUT0(\gen1.game1.n35595 ));
  gen1_game1_SLICE_136 \gen1.game1.SLICE_136 ( 
    .DI1(\gen1.game1.counter_31__N_255[26] ), 
    .DI0(\gen1.game1.counter_31__N_255[25] ), .D1(\gen1.game1.n36162 ), 
    .C1(\gen1.game1.counter[26] ), .D0(\gen1.game1.n22454 ), 
    .C0(\gen1.game1.counter[25] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22454 ), .CIN1(\gen1.game1.n36162 ), 
    .Q0(\gen1.game1.counter[25] ), .Q1(\gen1.game1.counter[26] ), 
    .F0(\gen1.game1.counter_31__N_255[25] ), 
    .F1(\gen1.game1.counter_31__N_255[26] ), .COUT1(\gen1.game1.n22456 ), 
    .COUT0(\gen1.game1.n36162 ));
  gen1_game1_SLICE_137 \gen1.game1.SLICE_137 ( 
    .DI1(\gen1.game1.bar_position12y_9__N_591[6] ), 
    .DI0(\gen1.game1.bar_position12y_9__N_591[5] ), .D1(\gen1.game1.n36015 ), 
    .C1(\bar_position12y[6] ), .D0(\gen1.game1.n22351 ), 
    .C0(\bar_position12y[5] ), .CE(\gen1.game1.bar_position12y_2__N_613 ), 
    .LSR(\gen1.game1.bar_position12y_2__N_614 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22351 ), .CIN1(\gen1.game1.n36015 ), 
    .Q0(\bar_position12y[5] ), .Q1(\bar_position12y[6] ), 
    .F0(\gen1.game1.bar_position12y_9__N_591[5] ), 
    .F1(\gen1.game1.bar_position12y_9__N_591[6] ), .COUT1(\gen1.game1.n22353 ), 
    .COUT0(\gen1.game1.n36015 ));
  gen1_game1_SLICE_138 \gen1.game1.SLICE_138 ( .D1(\gen1.game1.n35592 ), 
    .C1(VCC_net), .B1(\bar_position14y2[7] ), .D0(\gen1.game1.n22234 ), 
    .B0(\bar_position14y2[6] ), .CIN0(\gen1.game1.n22234 ), 
    .CIN1(\gen1.game1.n35592 ), .F0(n48_adj_1776), .F1(n47_2), 
    .COUT1(\gen1.game1.n22236 ), .COUT0(\gen1.game1.n35592 ));
  gen1_game1_SLICE_139 \gen1.game1.SLICE_139 ( .D1(\gen1.game1.n35589 ), 
    .B1(\bar_position14y2[5] ), .D0(\gen1.game1.n22232 ), .C0(VCC_net), 
    .B0(\bar_position14y2[4] ), .CIN0(\gen1.game1.n22232 ), 
    .CIN1(\gen1.game1.n35589 ), .F0(n50_adj_1775), .F1(n49_adj_1792), 
    .COUT1(\gen1.game1.n22234 ), .COUT0(\gen1.game1.n35589 ));
  gen1_game1_SLICE_140 \gen1.game1.SLICE_140 ( 
    .DI1(\gen1.game1.bar_position12y_9__N_591[4] ), 
    .DI0(\gen1.game1.bar_position12y_9__N_591[3] ), .D1(\gen1.game1.n36012 ), 
    .C1(\bar_position12y[4] ), .D0(\gen1.game1.n22349 ), 
    .C0(\bar_position12y[3] ), .CE(\gen1.game1.bar_position12y_2__N_613 ), 
    .LSR(\gen1.game1.bar_position12y_2__N_614 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22349 ), .CIN1(\gen1.game1.n36012 ), 
    .Q0(\bar_position12y[3] ), .Q1(\bar_position12y[4] ), 
    .F0(\gen1.game1.bar_position12y_9__N_591[3] ), 
    .F1(\gen1.game1.bar_position12y_9__N_591[4] ), .COUT1(\gen1.game1.n22351 ), 
    .COUT0(\gen1.game1.n36012 ));
  gen1_game1_SLICE_141 \gen1.game1.SLICE_141 ( .D1(\gen1.game1.n35586 ), 
    .C1(VCC_net), .B1(\bar_position14y2[3] ), .CIN1(\gen1.game1.n35586 ), 
    .F1(n51_adj_1782), .COUT1(\gen1.game1.n22232 ), 
    .COUT0(\gen1.game1.n35586 ));
  gen1_game1_SLICE_142 \gen1.game1.SLICE_142 ( .D1(\gen1.game1.n35676 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22228 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22228 ), .CIN1(\gen1.game1.n35676 ), .F0(n44_adj_1781), 
    .F1(n43), .COUT0(\gen1.game1.n35676 ));
  gen1_game1_SLICE_143 \gen1.game1.SLICE_143 ( 
    .DI1(\gen1.game1.counter_31__N_255[24] ), 
    .DI0(\gen1.game1.counter_31__N_255[23] ), .D1(\gen1.game1.n36147 ), 
    .C1(\gen1.game1.counter[24] ), .D0(\gen1.game1.n22452 ), 
    .C0(\gen1.game1.counter[23] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22452 ), .CIN1(\gen1.game1.n36147 ), 
    .Q0(\gen1.game1.counter[23] ), .Q1(\gen1.game1.counter[24] ), 
    .F0(\gen1.game1.counter_31__N_255[23] ), 
    .F1(\gen1.game1.counter_31__N_255[24] ), .COUT1(\gen1.game1.n22454 ), 
    .COUT0(\gen1.game1.n36147 ));
  gen1_game1_SLICE_144 \gen1.game1.SLICE_144 ( 
    .DI1(\gen1.game1.bar_position12y_9__N_591[2] ), .D1(\gen1.game1.n36009 ), 
    .C1(\bar_position12y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position12y_2__N_613 ), 
    .LSR(\gen1.game1.bar_position12y_2__N_614 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36009 ), .Q1(\bar_position12y[2] ), 
    .F1(\gen1.game1.bar_position12y_9__N_591[2] ), .COUT1(\gen1.game1.n22349 ), 
    .COUT0(\gen1.game1.n36009 ));
  gen1_game1_SLICE_145 \gen1.game1.SLICE_145 ( 
    .DI1(\gen1.game1.bar_position1y2_9__N_663[4] ), 
    .DI0(\gen1.game1.bar_position1y2_9__N_663[3] ), .D1(\gen1.game1.n35892 ), 
    .C1(\gen1.game1.bar_position1y2[4] ), .D0(\gen1.game1.n22158 ), 
    .C0(\gen1.game1.bar_position1y2[3] ), 
    .CE(\gen1.game1.bar_position1y2_2__N_685 ), 
    .LSR(\gen1.game1.bar_position1y2_2__N_686 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22158 ), .CIN1(\gen1.game1.n35892 ), 
    .Q0(\gen1.game1.bar_position1y2[3] ), .Q1(\gen1.game1.bar_position1y2[4] ), 
    .F0(\gen1.game1.bar_position1y2_9__N_663[3] ), 
    .F1(\gen1.game1.bar_position1y2_9__N_663[4] ), .COUT1(\gen1.game1.n22160 ), 
    .COUT0(\gen1.game1.n35892 ));
  gen1_game1_SLICE_146 \gen1.game1.SLICE_146 ( .D1(\gen1.game1.n35541 ), 
    .D0(\gen1.game1.n22098 ), .C0(VCC_net), .CIN0(\gen1.game1.n22098 ), 
    .CIN1(\gen1.game1.n35541 ), .F0(\gen1.game1.n47_8[7] ), 
    .COUT0(\gen1.game1.n35541 ));
  gen1_game1_SLICE_147 \gen1.game1.SLICE_147 ( 
    .DI1(\gen1.game1.bar_position1y2_9__N_663[2] ), .D1(\gen1.game1.n35874 ), 
    .C1(\gen1.game1.bar_position1y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position1y2_2__N_685 ), 
    .LSR(\gen1.game1.bar_position1y2_2__N_686 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35874 ), .Q1(\gen1.game1.bar_position1y2[2] ), 
    .F1(\gen1.game1.bar_position1y2_9__N_663[2] ), .COUT1(\gen1.game1.n22158 ), 
    .COUT0(\gen1.game1.n35874 ));
  gen1_game1_SLICE_148 \gen1.game1.SLICE_148 ( .D1(\gen1.game1.n35538 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22096 ), .C0(VCC_net), 
    .B0(\bar_position10y2[9] ), .CIN0(\gen1.game1.n22096 ), 
    .CIN1(\gen1.game1.n35538 ), .F0(n41_adj_1771), .F1(\gen1.game1.n47_8[6] ), 
    .COUT1(\gen1.game1.n22098 ), .COUT0(\gen1.game1.n35538 ));
  gen1_game1_SLICE_149 \gen1.game1.SLICE_149 ( 
    .DI0(\gen1.game1.bar_position13y_9__N_615[9] ), .D1(\gen1.game1.n36042 ), 
    .D0(\gen1.game1.n22346 ), .C0(\gen1.game1.bar_position13y[9] ), 
    .CE(\gen1.game1.bar_position13y_2__N_637 ), 
    .LSR(\gen1.game1.bar_position13y_2__N_638 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22346 ), .CIN1(\gen1.game1.n36042 ), 
    .Q0(\gen1.game1.bar_position13y[9] ), 
    .F0(\gen1.game1.bar_position13y_9__N_615[9] ), .COUT0(\gen1.game1.n36042 ));
  gen1_game1_SLICE_150 \gen1.game1.SLICE_150 ( .D1(\gen1.game1.n35727 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y[9] ), 
    .D0(\gen1.game1.n22154 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position4y[8] ), .CIN0(\gen1.game1.n22154 ), 
    .CIN1(\gen1.game1.n35727 ), .F0(\gen1.game1.n42_adj_1542[5] ), 
    .F1(\gen1.game1.n42_adj_1542[6] ), .COUT0(\gen1.game1.n35727 ));
  gen1_game1_SLICE_151 \gen1.game1.SLICE_151 ( .D1(\gen1.game1.n35535 ), 
    .C1(VCC_net), .B1(\bar_position10y2[8] ), .D0(\gen1.game1.n22094 ), 
    .B0(\bar_position10y2[7] ), .CIN0(\gen1.game1.n22094 ), 
    .CIN1(\gen1.game1.n35535 ), .F0(n43_adj_1773), .F1(n42_2), 
    .COUT1(\gen1.game1.n22096 ), .COUT0(\gen1.game1.n35535 ));
  gen1_game1_SLICE_152 \gen1.game1.SLICE_152 ( 
    .DI1(\gen1.game1.counter_31__N_255[22] ), 
    .DI0(\gen1.game1.counter_31__N_255[21] ), .D1(\gen1.game1.n35835 ), 
    .C1(\gen1.game1.counter[22] ), .D0(\gen1.game1.n22450 ), 
    .C0(\gen1.game1.counter[21] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22450 ), .CIN1(\gen1.game1.n35835 ), 
    .Q0(\gen1.game1.counter[21] ), .Q1(\gen1.game1.counter[22] ), 
    .F0(\gen1.game1.counter_31__N_255[21] ), 
    .F1(\gen1.game1.counter_31__N_255[22] ), .COUT1(\gen1.game1.n22452 ), 
    .COUT0(\gen1.game1.n35835 ));
  gen1_game1_SLICE_153 \gen1.game1.SLICE_153 ( 
    .DI1(\gen1.game1.bar_position13y_9__N_615[8] ), 
    .DI0(\gen1.game1.bar_position13y_9__N_615[7] ), .D1(\gen1.game1.n36039 ), 
    .C1(\bar_position13y[8] ), .D0(\gen1.game1.n22344 ), 
    .C0(\bar_position13y[7] ), .CE(\gen1.game1.bar_position13y_2__N_637 ), 
    .LSR(\gen1.game1.bar_position13y_2__N_638 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22344 ), .CIN1(\gen1.game1.n36039 ), 
    .Q0(\bar_position13y[7] ), .Q1(\bar_position13y[8] ), 
    .F0(\gen1.game1.bar_position13y_9__N_615[7] ), 
    .F1(\gen1.game1.bar_position13y_9__N_615[8] ), .COUT1(\gen1.game1.n22346 ), 
    .COUT0(\gen1.game1.n36039 ));
  gen1_game1_SLICE_154 \gen1.game1.SLICE_154 ( .D1(\gen1.game1.n35724 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y[7] ), 
    .D0(\gen1.game1.n22152 ), .B0(\gen1.game1.bar_position4y[6] ), 
    .CIN0(\gen1.game1.n22152 ), .CIN1(\gen1.game1.n35724 ), 
    .F0(\gen1.game1.n42_adj_1542[3] ), .F1(\gen1.game1.n42_adj_1542[4] ), 
    .COUT1(\gen1.game1.n22154 ), .COUT0(\gen1.game1.n35724 ));
  gen1_game1_SLICE_155 \gen1.game1.SLICE_155 ( .D1(\gen1.game1.n35532 ), 
    .B1(\bar_position10y2[6] ), .D0(\gen1.game1.n22092 ), 
    .B0(\bar_position10y2[5] ), .CIN0(\gen1.game1.n22092 ), 
    .CIN1(\gen1.game1.n35532 ), .F0(n45_adj_1785), .F1(n44_adj_1796), 
    .COUT1(\gen1.game1.n22094 ), .COUT0(\gen1.game1.n35532 ));
  gen1_game1_SLICE_156 \gen1.game1.SLICE_156 ( .D1(\gen1.game1.n35529 ), 
    .C1(VCC_net), .B1(\bar_position10y2[4] ), .CIN1(\gen1.game1.n35529 ), 
    .F1(n46_adj_1794), .COUT1(\gen1.game1.n22092 ), 
    .COUT0(\gen1.game1.n35529 ));
  gen1_game1_SLICE_157 \gen1.game1.SLICE_157 ( .D1(\gen1.game1.n35721 ), 
    .B1(\gen1.game1.bar_position4y[5] ), .D0(\gen1.game1.n22150 ), 
    .B0(\gen1.game1.bar_position4y[4] ), .CIN0(\gen1.game1.n22150 ), 
    .CIN1(\gen1.game1.n35721 ), .F0(\gen1.game1.n42_adj_1542[1] ), 
    .F1(\gen1.game1.n42_adj_1542[2] ), .COUT1(\gen1.game1.n22152 ), 
    .COUT0(\gen1.game1.n35721 ));
  gen1_game1_SLICE_158 \gen1.game1.SLICE_158 ( .D1(\gen1.game1.n35559 ), 
    .B1(\bar_position6y2[6] ), .D0(\gen1.game1.n22055 ), 
    .B0(\bar_position6y2[5] ), .CIN0(\gen1.game1.n22055 ), 
    .CIN1(\gen1.game1.n35559 ), .F0(n45_adj_1795), .F1(n44_adj_1797), 
    .COUT1(\gen1.game1.n22057 ), .COUT0(\gen1.game1.n35559 ));
  gen1_game1_SLICE_159 \gen1.game1.SLICE_159 ( .D1(\gen1.game1.n35772 ), 
    .D0(\gen1.game1.n22052 ), .C0(VCC_net), .CIN0(\gen1.game1.n22052 ), 
    .CIN1(\gen1.game1.n35772 ), .F0(n39_adj_1845), .COUT0(\gen1.game1.n35772 ));
  gen1_game1_SLICE_160 \gen1.game1.SLICE_160 ( .D1(\gen1.game1.n35787 ), 
    .D0(\gen1.game1.n22089 ), .C0(VCC_net), .CIN0(\gen1.game1.n22089 ), 
    .CIN1(\gen1.game1.n35787 ), .F0(\gen1.game1.n47_7[7] ), 
    .COUT0(\gen1.game1.n35787 ));
  gen1_game1_SLICE_161 \gen1.game1.SLICE_161 ( 
    .DI1(\gen1.game1.bar_position13y_9__N_615[6] ), 
    .DI0(\gen1.game1.bar_position13y_9__N_615[5] ), .D1(\gen1.game1.n36036 ), 
    .C1(\bar_position13y[6] ), .D0(\gen1.game1.n22342 ), 
    .C0(\bar_position13y[5] ), .CE(\gen1.game1.bar_position13y_2__N_637 ), 
    .LSR(\gen1.game1.bar_position13y_2__N_638 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22342 ), .CIN1(\gen1.game1.n36036 ), 
    .Q0(\bar_position13y[5] ), .Q1(\bar_position13y[6] ), 
    .F0(\gen1.game1.bar_position13y_9__N_615[5] ), 
    .F1(\gen1.game1.bar_position13y_9__N_615[6] ), .COUT1(\gen1.game1.n22344 ), 
    .COUT0(\gen1.game1.n36036 ));
  gen1_game1_SLICE_162 \gen1.game1.SLICE_162 ( .D1(\gen1.game1.n35718 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y[3] ), 
    .CIN1(\gen1.game1.n35718 ), .F1(\gen1.game1.n42_adj_1542[0] ), 
    .COUT1(\gen1.game1.n22150 ), .COUT0(\gen1.game1.n35718 ));
  gen1_game1_SLICE_163 \gen1.game1.SLICE_163 ( .D1(\gen1.game1.n35568 ), 
    .D0(\gen1.game1.n22061 ), .C0(VCC_net), .CIN0(\gen1.game1.n22061 ), 
    .CIN1(\gen1.game1.n35568 ), .F0(\gen1.game1.n47_2[7] ), 
    .COUT0(\gen1.game1.n35568 ));
  gen1_game1_SLICE_164 \gen1.game1.SLICE_164 ( .D1(\gen1.game1.n35784 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22087 ), .C0(VCC_net), 
    .B0(\bar_position9y2[9] ), .CIN0(\gen1.game1.n22087 ), 
    .CIN1(\gen1.game1.n35784 ), .F0(n41_adj_1839), .F1(\gen1.game1.n47_7[6] ), 
    .COUT1(\gen1.game1.n22089 ), .COUT0(\gen1.game1.n35784 ));
  gen1_game1_SLICE_165 \gen1.game1.SLICE_165 ( 
    .DI1(\gen1.game1.counter_31__N_255[20] ), 
    .DI0(\gen1.game1.counter_31__N_255[19] ), .D1(\gen1.game1.n35832 ), 
    .C1(\gen1.game1.counter[20] ), .D0(\gen1.game1.n22448 ), 
    .C0(\gen1.game1.counter[19] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22448 ), .CIN1(\gen1.game1.n35832 ), 
    .Q0(\gen1.game1.counter[19] ), .Q1(\gen1.game1.counter[20] ), 
    .F0(\gen1.game1.counter_31__N_255[19] ), 
    .F1(\gen1.game1.counter_31__N_255[20] ), .COUT1(\gen1.game1.n22450 ), 
    .COUT0(\gen1.game1.n35832 ));
  gen1_game1_SLICE_166 \gen1.game1.SLICE_166 ( 
    .DI0(\gen1.game1.bar_position6y2_9__N_687[9] ), .D1(\gen1.game1.n35913 ), 
    .D0(\gen1.game1.n22570 ), .C0(\bar_position6y2[9] ), 
    .CE(\gen1.game1.bar_position6y2_2__N_709 ), 
    .LSR(\gen1.game1.bar_position6y2_2__N_710 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22570 ), .CIN1(\gen1.game1.n35913 ), 
    .Q0(\bar_position6y2[9] ), .F0(\gen1.game1.bar_position6y2_9__N_687[9] ), 
    .COUT0(\gen1.game1.n35913 ));
  gen1_game1_SLICE_167 \gen1.game1.SLICE_167 ( 
    .DI1(\gen1.game1.bar_position6y2_9__N_687[8] ), 
    .DI0(\gen1.game1.bar_position6y2_9__N_687[7] ), .D1(\gen1.game1.n35910 ), 
    .C1(\bar_position6y2[8] ), .D0(\gen1.game1.n22568 ), 
    .C0(\bar_position6y2[7] ), .CE(\gen1.game1.bar_position6y2_2__N_709 ), 
    .LSR(\gen1.game1.bar_position6y2_2__N_710 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22568 ), .CIN1(\gen1.game1.n35910 ), 
    .Q0(\bar_position6y2[7] ), .Q1(\bar_position6y2[8] ), 
    .F0(\gen1.game1.bar_position6y2_9__N_687[7] ), 
    .F1(\gen1.game1.bar_position6y2_9__N_687[8] ), .COUT1(\gen1.game1.n22570 ), 
    .COUT0(\gen1.game1.n35910 ));
  gen1_game1_SLICE_168 \gen1.game1.SLICE_168 ( 
    .DI1(\gen1.game1.counter_31__N_255[18] ), 
    .DI0(\gen1.game1.counter_31__N_255[17] ), .D1(\gen1.game1.n35526 ), 
    .C1(\gen1.game1.counter[18] ), .D0(\gen1.game1.n22446 ), 
    .C0(\gen1.game1.counter[17] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22446 ), .CIN1(\gen1.game1.n35526 ), 
    .Q0(\gen1.game1.counter[17] ), .Q1(\gen1.game1.counter[18] ), 
    .F0(\gen1.game1.counter_31__N_255[17] ), 
    .F1(\gen1.game1.counter_31__N_255[18] ), .COUT1(\gen1.game1.n22448 ), 
    .COUT0(\gen1.game1.n35526 ));
  gen1_game1_SLICE_169 \gen1.game1.SLICE_169 ( 
    .DI1(\gen1.game1.bar_position13y_9__N_615[4] ), 
    .DI0(\gen1.game1.bar_position13y_9__N_615[3] ), .D1(\gen1.game1.n36006 ), 
    .C1(\bar_position13y[4] ), .D0(\gen1.game1.n22340 ), 
    .C0(\bar_position13y[3] ), .CE(\gen1.game1.bar_position13y_2__N_637 ), 
    .LSR(\gen1.game1.bar_position13y_2__N_638 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22340 ), .CIN1(\gen1.game1.n36006 ), 
    .Q0(\bar_position13y[3] ), .Q1(\bar_position13y[4] ), 
    .F0(\gen1.game1.bar_position13y_9__N_615[3] ), 
    .F1(\gen1.game1.bar_position13y_9__N_615[4] ), .COUT1(\gen1.game1.n22342 ), 
    .COUT0(\gen1.game1.n36006 ));
  gen1_game1_SLICE_170 \gen1.game1.SLICE_170 ( .D1(\gen1.game1.n35673 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position14y[9] ), 
    .D0(\gen1.game1.n22226 ), .B0(\bar_position14y[8] ), 
    .CIN0(\gen1.game1.n22226 ), .CIN1(\gen1.game1.n35673 ), .F0(n46_adj_1789), 
    .F1(\gen1.game1.n52_adj_1536[6] ), .COUT1(\gen1.game1.n22228 ), 
    .COUT0(\gen1.game1.n35673 ));
  gen1_game1_SLICE_171 \gen1.game1.SLICE_171 ( 
    .DI1(\gen1.game1.bar_position13y_9__N_615[2] ), .D1(\gen1.game1.n36003 ), 
    .C1(\bar_position13y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position13y_2__N_637 ), 
    .LSR(\gen1.game1.bar_position13y_2__N_638 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36003 ), .Q1(\bar_position13y[2] ), 
    .F1(\gen1.game1.bar_position13y_9__N_615[2] ), .COUT1(\gen1.game1.n22340 ), 
    .COUT0(\gen1.game1.n36003 ));
  gen1_game1_SLICE_172 \gen1.game1.SLICE_172 ( .D1(\gen1.game1.n35670 ), 
    .C1(VCC_net), .B1(\bar_position14y[7] ), .D0(\gen1.game1.n22224 ), 
    .B0(\bar_position14y[6] ), .CIN0(\gen1.game1.n22224 ), 
    .CIN1(\gen1.game1.n35670 ), .F0(n48), .F1(n47_adj_1764), 
    .COUT1(\gen1.game1.n22226 ), .COUT0(\gen1.game1.n35670 ));
  gen1_game1_SLICE_173 \gen1.game1.SLICE_173 ( .D1(\gen1.game1.n35667 ), 
    .B1(\bar_position14y[5] ), .D0(\gen1.game1.n22222 ), .C0(VCC_net), 
    .B0(\bar_position14y[4] ), .CIN0(\gen1.game1.n22222 ), 
    .CIN1(\gen1.game1.n35667 ), .F0(n50_adj_1774), .F1(n49_adj_1772), 
    .COUT1(\gen1.game1.n22224 ), .COUT0(\gen1.game1.n35667 ));
  gen1_game1_SLICE_174 \gen1.game1.SLICE_174 ( 
    .DI1(\gen1.game1.bar_position6y2_9__N_687[6] ), 
    .DI0(\gen1.game1.bar_position6y2_9__N_687[5] ), .D1(\gen1.game1.n35907 ), 
    .C1(\bar_position6y2[6] ), .D0(\gen1.game1.n22566 ), 
    .C0(\bar_position6y2[5] ), .CE(\gen1.game1.bar_position6y2_2__N_709 ), 
    .LSR(\gen1.game1.bar_position6y2_2__N_710 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22566 ), .CIN1(\gen1.game1.n35907 ), 
    .Q0(\bar_position6y2[5] ), .Q1(\bar_position6y2[6] ), 
    .F0(\gen1.game1.bar_position6y2_9__N_687[5] ), 
    .F1(\gen1.game1.bar_position6y2_9__N_687[6] ), .COUT1(\gen1.game1.n22568 ), 
    .COUT0(\gen1.game1.n35907 ));
  gen1_game1_SLICE_175 \gen1.game1.SLICE_175 ( 
    .DI1(\gen1.game1.counter_31__N_255[16] ), 
    .DI0(\gen1.game1.counter_31__N_255[15] ), .D1(\gen1.game1.n35523 ), 
    .C1(\gen1.game1.counter[16] ), .D0(\gen1.game1.n22444 ), 
    .C0(\gen1.game1.counter[15] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22444 ), .CIN1(\gen1.game1.n35523 ), 
    .Q0(\gen1.game1.counter[15] ), .Q1(\gen1.game1.counter[16] ), 
    .F0(\gen1.game1.counter_31__N_255[15] ), 
    .F1(\gen1.game1.counter_31__N_255[16] ), .COUT1(\gen1.game1.n22446 ), 
    .COUT0(\gen1.game1.n35523 ));
  gen1_game1_SLICE_176 \gen1.game1.SLICE_176 ( 
    .DI0(\gen1.game1.bar_position14y_9__N_639[9] ), .D1(\gen1.game1.n36030 ), 
    .D0(\gen1.game1.n22337 ), .C0(\gen1.game1.bar_position14y[9] ), 
    .CE(\gen1.game1.bar_position14y_2__N_661 ), 
    .LSR(\gen1.game1.bar_position14y_2__N_662 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22337 ), .CIN1(\gen1.game1.n36030 ), 
    .Q0(\gen1.game1.bar_position14y[9] ), 
    .F0(\gen1.game1.bar_position14y_9__N_639[9] ), .COUT0(\gen1.game1.n36030 ));
  gen1_game1_SLICE_177 \gen1.game1.SLICE_177 ( .D1(\gen1.game1.n35664 ), 
    .C1(VCC_net), .B1(\bar_position14y[3] ), .CIN1(\gen1.game1.n35664 ), 
    .F1(n51_adj_1765), .COUT1(\gen1.game1.n22222 ), 
    .COUT0(\gen1.game1.n35664 ));
  gen1_game1_SLICE_178 \gen1.game1.SLICE_178 ( .D1(\gen1.game1.n35688 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y2[9] ), 
    .D0(\gen1.game1.n22146 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position2y2[8] ), .CIN0(\gen1.game1.n22146 ), 
    .CIN1(\gen1.game1.n35688 ), .F0(\gen1.game1.n42_c[5] ), 
    .F1(\gen1.game1.n42_c[6] ), .COUT0(\gen1.game1.n35688 ));
  gen1_game1_SLICE_179 \gen1.game1.SLICE_179 ( .D1(\gen1.game1.n35781 ), 
    .C1(VCC_net), .B1(\bar_position9y2[8] ), .D0(\gen1.game1.n22085 ), 
    .B0(\bar_position9y2[7] ), .CIN0(\gen1.game1.n22085 ), 
    .CIN1(\gen1.game1.n35781 ), .F0(n43_adj_1833), .F1(n42_adj_1832), 
    .COUT1(\gen1.game1.n22087 ), .COUT0(\gen1.game1.n35781 ));
  gen1_game1_SLICE_180 \gen1.game1.SLICE_180 ( 
    .DI1(\gen1.game1.bar_position14y_9__N_639[8] ), 
    .DI0(\gen1.game1.bar_position14y_9__N_639[7] ), .D1(\gen1.game1.n36027 ), 
    .C1(\bar_position14y[8] ), .D0(\gen1.game1.n22335 ), 
    .C0(\bar_position14y[7] ), .CE(\gen1.game1.bar_position14y_2__N_661 ), 
    .LSR(\gen1.game1.bar_position14y_2__N_662 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22335 ), .CIN1(\gen1.game1.n36027 ), 
    .Q0(\bar_position14y[7] ), .Q1(\bar_position14y[8] ), 
    .F0(\gen1.game1.bar_position14y_9__N_639[7] ), 
    .F1(\gen1.game1.bar_position14y_9__N_639[8] ), .COUT1(\gen1.game1.n22337 ), 
    .COUT0(\gen1.game1.n36027 ));
  gen1_game1_SLICE_181 \gen1.game1.SLICE_181 ( .D1(\gen1.game1.n35553 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y[9] ), 
    .D0(\gen1.game1.n22218 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position2y[8] ), .CIN0(\gen1.game1.n22218 ), 
    .CIN1(\gen1.game1.n35553 ), .F0(\gen1.game1.n42_adj_1538[5] ), 
    .F1(\gen1.game1.n42_adj_1538[6] ), .COUT0(\gen1.game1.n35553 ));
  gen1_game1_SLICE_182 \gen1.game1.SLICE_182 ( .D1(\gen1.game1.n35685 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y2[7] ), 
    .D0(\gen1.game1.n22144 ), .B0(\gen1.game1.bar_position2y2[6] ), 
    .CIN0(\gen1.game1.n22144 ), .CIN1(\gen1.game1.n35685 ), 
    .F0(\gen1.game1.n42_c[3] ), .F1(\gen1.game1.n42_c[4] ), 
    .COUT1(\gen1.game1.n22146 ), .COUT0(\gen1.game1.n35685 ));
  gen1_game1_SLICE_183 \gen1.game1.SLICE_183 ( .D1(\gen1.game1.n35778 ), 
    .B1(\bar_position9y2[6] ), .D0(\gen1.game1.n22083 ), 
    .B0(\bar_position9y2[5] ), .CIN0(\gen1.game1.n22083 ), 
    .CIN1(\gen1.game1.n35778 ), .F0(n45_adj_1828), .F1(n44_adj_1831), 
    .COUT1(\gen1.game1.n22085 ), .COUT0(\gen1.game1.n35778 ));
  gen1_game1_SLICE_184 \gen1.game1.SLICE_184 ( .D1(\gen1.game1.n35550 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y[7] ), 
    .D0(\gen1.game1.n22216 ), .B0(\gen1.game1.bar_position2y[6] ), 
    .CIN0(\gen1.game1.n22216 ), .CIN1(\gen1.game1.n35550 ), 
    .F0(\gen1.game1.n42_adj_1538[3] ), .F1(\gen1.game1.n42_adj_1538[4] ), 
    .COUT1(\gen1.game1.n22218 ), .COUT0(\gen1.game1.n35550 ));
  gen1_game1_SLICE_185 \gen1.game1.SLICE_185 ( .D1(\gen1.game1.n35682 ), 
    .B1(\gen1.game1.bar_position2y2[5] ), .D0(\gen1.game1.n22142 ), 
    .B0(\gen1.game1.bar_position2y2[4] ), .CIN0(\gen1.game1.n22142 ), 
    .CIN1(\gen1.game1.n35682 ), .F0(\gen1.game1.n42_c[1] ), 
    .F1(\gen1.game1.n42_c[2] ), .COUT1(\gen1.game1.n22144 ), 
    .COUT0(\gen1.game1.n35682 ));
  gen1_game1_SLICE_186 \gen1.game1.SLICE_186 ( .D1(\gen1.game1.n35775 ), 
    .C1(VCC_net), .B1(\bar_position9y2[4] ), .CIN1(\gen1.game1.n35775 ), 
    .F1(n46_adj_1830), .COUT1(\gen1.game1.n22083 ), 
    .COUT0(\gen1.game1.n35775 ));
  gen1_game1_SLICE_187 \gen1.game1.SLICE_187 ( 
    .DI1(\gen1.game1.bar_position6y2_9__N_687[4] ), 
    .DI0(\gen1.game1.bar_position6y2_9__N_687[3] ), .D1(\gen1.game1.n35880 ), 
    .C1(\bar_position6y2[4] ), .D0(\gen1.game1.n22564 ), 
    .C0(\bar_position6y2[3] ), .CE(\gen1.game1.bar_position6y2_2__N_709 ), 
    .LSR(\gen1.game1.bar_position6y2_2__N_710 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22564 ), .CIN1(\gen1.game1.n35880 ), 
    .Q0(\bar_position6y2[3] ), .Q1(\bar_position6y2[4] ), 
    .F0(\gen1.game1.bar_position6y2_9__N_687[3] ), 
    .F1(\gen1.game1.bar_position6y2_9__N_687[4] ), .COUT1(\gen1.game1.n22566 ), 
    .COUT0(\gen1.game1.n35880 ));
  gen1_game1_SLICE_188 \gen1.game1.SLICE_188 ( 
    .DI1(\gen1.game1.counter_31__N_255[14] ), 
    .DI0(\gen1.game1.counter_31__N_255[13] ), .D1(\gen1.game1.n35520 ), 
    .C1(\gen1.game1.counter[14] ), .D0(\gen1.game1.n22442 ), 
    .C0(\gen1.game1.counter[13] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22442 ), .CIN1(\gen1.game1.n35520 ), 
    .Q0(\gen1.game1.counter[13] ), .Q1(\gen1.game1.counter[14] ), 
    .F0(\gen1.game1.counter_31__N_255[13] ), 
    .F1(\gen1.game1.counter_31__N_255[14] ), .COUT1(\gen1.game1.n22444 ), 
    .COUT0(\gen1.game1.n35520 ));
  gen1_game1_SLICE_189 \gen1.game1.SLICE_189 ( 
    .DI1(\gen1.game1.bar_position14y_9__N_639[6] ), 
    .DI0(\gen1.game1.bar_position14y_9__N_639[5] ), .D1(\gen1.game1.n36024 ), 
    .C1(\bar_position14y[6] ), .D0(\gen1.game1.n22333 ), 
    .C0(\bar_position14y[5] ), .CE(\gen1.game1.bar_position14y_2__N_661 ), 
    .LSR(\gen1.game1.bar_position14y_2__N_662 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22333 ), .CIN1(\gen1.game1.n36024 ), 
    .Q0(\bar_position14y[5] ), .Q1(\bar_position14y[6] ), 
    .F0(\gen1.game1.bar_position14y_9__N_639[5] ), 
    .F1(\gen1.game1.bar_position14y_9__N_639[6] ), .COUT1(\gen1.game1.n22335 ), 
    .COUT0(\gen1.game1.n36024 ));
  gen1_game1_SLICE_190 \gen1.game1.SLICE_190 ( .D1(\gen1.game1.n35547 ), 
    .B1(\gen1.game1.bar_position2y[5] ), .D0(\gen1.game1.n22214 ), 
    .B0(\gen1.game1.bar_position2y[4] ), .CIN0(\gen1.game1.n22214 ), 
    .CIN1(\gen1.game1.n35547 ), .F0(\gen1.game1.n42_adj_1538[1] ), 
    .F1(\gen1.game1.n42_adj_1538[2] ), .COUT1(\gen1.game1.n22216 ), 
    .COUT0(\gen1.game1.n35547 ));
  gen1_game1_SLICE_191 \gen1.game1.SLICE_191 ( .D1(\gen1.game1.n35544 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y[3] ), 
    .CIN1(\gen1.game1.n35544 ), .F1(\gen1.game1.n42_adj_1538[0] ), 
    .COUT1(\gen1.game1.n22214 ), .COUT0(\gen1.game1.n35544 ));
  gen1_game1_SLICE_192 \gen1.game1.SLICE_192 ( .D1(\gen1.game1.n35679 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position2y2[3] ), 
    .CIN1(\gen1.game1.n35679 ), .F1(\gen1.game1.n42_c[0] ), 
    .COUT1(\gen1.game1.n22142 ), .COUT0(\gen1.game1.n35679 ));
  gen1_game1_SLICE_193 \gen1.game1.SLICE_193 ( .D1(\gen1.game1.n35583 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22079 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22079 ), .CIN1(\gen1.game1.n35583 ), 
    .F0(\gen1.game1.n52[7] ), .F1(\gen1.game1.n52[8] ), 
    .COUT0(\gen1.game1.n35583 ));
  gen1_game1_SLICE_194 \gen1.game1.SLICE_194 ( 
    .DI1(\gen1.game1.bar_position14y_9__N_639[4] ), 
    .DI0(\gen1.game1.bar_position14y_9__N_639[3] ), .D1(\gen1.game1.n36021 ), 
    .C1(\bar_position14y[4] ), .D0(\gen1.game1.n22331 ), 
    .C0(\bar_position14y[3] ), .CE(\gen1.game1.bar_position14y_2__N_661 ), 
    .LSR(\gen1.game1.bar_position14y_2__N_662 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22331 ), .CIN1(\gen1.game1.n36021 ), 
    .Q0(\bar_position14y[3] ), .Q1(\bar_position14y[4] ), 
    .F0(\gen1.game1.bar_position14y_9__N_639[3] ), 
    .F1(\gen1.game1.bar_position14y_9__N_639[4] ), .COUT1(\gen1.game1.n22333 ), 
    .COUT0(\gen1.game1.n36021 ));
  gen1_game1_SLICE_195 \gen1.game1.SLICE_195 ( .D1(\gen1.game1.n35649 ), 
    .C1(VCC_net), .D0(\gen1.game1.n22210 ), .C0(VCC_net), 
    .CIN0(\gen1.game1.n22210 ), .CIN1(\gen1.game1.n35649 ), .F0(n44_adj_1838), 
    .F1(n43_adj_1817), .COUT0(\gen1.game1.n35649 ));
  gen1_game1_SLICE_196 \gen1.game1.SLICE_196 ( .D1(\gen1.game1.n35661 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y2[9] ), 
    .D0(\gen1.game1.n22138 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position3y2[8] ), .CIN0(\gen1.game1.n22138 ), 
    .CIN1(\gen1.game1.n35661 ), .F0(\gen1.game1.n42_adj_1544[5] ), 
    .F1(\gen1.game1.n42_adj_1544[6] ), .COUT0(\gen1.game1.n35661 ));
  gen1_game1_SLICE_197 \gen1.game1.SLICE_197 ( .D1(\gen1.game1.n35580 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position11y2[9] ), 
    .D0(\gen1.game1.n22077 ), .B0(\bar_position11y2[8] ), 
    .CIN0(\gen1.game1.n22077 ), .CIN1(\gen1.game1.n35580 ), .F0(n46_adj_1824), 
    .F1(\gen1.game1.n52[6] ), .COUT1(\gen1.game1.n22079 ), 
    .COUT0(\gen1.game1.n35580 ));
  gen1_game1_SLICE_198 \gen1.game1.SLICE_198 ( .D1(\gen1.game1.n35760 ), 
    .C1(VCC_net), .B1(\bar_position7y[4] ), .CIN1(\gen1.game1.n35760 ), 
    .F1(n46_adj_1840), .COUT1(\gen1.game1.n22046 ), 
    .COUT0(\gen1.game1.n35760 ));
  gen1_game1_SLICE_199 \gen1.game1.SLICE_199 ( .D1(\gen1.game1.n35658 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y2[7] ), 
    .D0(\gen1.game1.n22136 ), .B0(\gen1.game1.bar_position3y2[6] ), 
    .CIN0(\gen1.game1.n22136 ), .CIN1(\gen1.game1.n35658 ), 
    .F0(\gen1.game1.n42_adj_1544[3] ), .F1(\gen1.game1.n42_adj_1544[4] ), 
    .COUT1(\gen1.game1.n22138 ), .COUT0(\gen1.game1.n35658 ));
  gen1_game1_SLICE_200 \gen1.game1.SLICE_200 ( 
    .DI1(\gen1.game1.bar_position6y2_9__N_687[2] ), .D1(\gen1.game1.n35877 ), 
    .C1(\bar_position6y2[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position6y2_2__N_709 ), 
    .LSR(\gen1.game1.bar_position6y2_2__N_710 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n35877 ), .Q1(\bar_position6y2[2] ), 
    .F1(\gen1.game1.bar_position6y2_9__N_687[2] ), .COUT1(\gen1.game1.n22564 ), 
    .COUT0(\gen1.game1.n35877 ));
  gen1_game1_SLICE_201 \gen1.game1.SLICE_201 ( 
    .DI1(\gen1.game1.counter_31__N_255[12] ), 
    .DI0(\gen1.game1.counter_31__N_255[11] ), .D1(\gen1.game1.n35517 ), 
    .C1(\gen1.game1.counter[12] ), .D0(\gen1.game1.n22440 ), 
    .C0(\gen1.game1.counter[11] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22440 ), .CIN1(\gen1.game1.n35517 ), 
    .Q0(\gen1.game1.counter[11] ), .Q1(\gen1.game1.counter[12] ), 
    .F0(\gen1.game1.counter_31__N_255[11] ), 
    .F1(\gen1.game1.counter_31__N_255[12] ), .COUT1(\gen1.game1.n22442 ), 
    .COUT0(\gen1.game1.n35517 ));
  gen1_game1_SLICE_202 \gen1.game1.SLICE_202 ( 
    .DI1(\gen1.game1.bar_position14y_9__N_639[2] ), .D1(\gen1.game1.n36018 ), 
    .C1(\bar_position14y[2] ), .B1(VCC_net), 
    .CE(\gen1.game1.bar_position14y_2__N_661 ), 
    .LSR(\gen1.game1.bar_position14y_2__N_662 ), .CLK(vga_clk), 
    .CIN1(\gen1.game1.n36018 ), .Q1(\bar_position14y[2] ), 
    .F1(\gen1.game1.bar_position14y_9__N_639[2] ), .COUT1(\gen1.game1.n22331 ), 
    .COUT0(\gen1.game1.n36018 ));
  gen1_game1_SLICE_203 \gen1.game1.SLICE_203 ( .D1(\gen1.game1.n35646 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position13y[9] ), 
    .D0(\gen1.game1.n22208 ), .B0(\bar_position13y[8] ), 
    .CIN0(\gen1.game1.n22208 ), .CIN1(\gen1.game1.n35646 ), .F0(n46_adj_1822), 
    .F1(\gen1.game1.n52_adj_1539[6] ), .COUT1(\gen1.game1.n22210 ), 
    .COUT0(\gen1.game1.n35646 ));
  gen1_game1_SLICE_204 \gen1.game1.SLICE_204 ( .D1(\gen1.game1.n35655 ), 
    .B1(\gen1.game1.bar_position3y2[5] ), .D0(\gen1.game1.n22134 ), 
    .B0(\gen1.game1.bar_position3y2[4] ), .CIN0(\gen1.game1.n22134 ), 
    .CIN1(\gen1.game1.n35655 ), .F0(\gen1.game1.n42_adj_1544[1] ), 
    .F1(\gen1.game1.n42_adj_1544[2] ), .COUT1(\gen1.game1.n22136 ), 
    .COUT0(\gen1.game1.n35655 ));
  gen1_game1_SLICE_205 \gen1.game1.SLICE_205 ( .D1(\gen1.game1.n35643 ), 
    .C1(VCC_net), .B1(\bar_position13y[7] ), .D0(\gen1.game1.n22206 ), 
    .B0(\bar_position13y[6] ), .CIN0(\gen1.game1.n22206 ), 
    .CIN1(\gen1.game1.n35643 ), .F0(n48_adj_1826), .F1(n47_adj_1818), 
    .COUT1(\gen1.game1.n22208 ), .COUT0(\gen1.game1.n35643 ));
  gen1_game1_SLICE_206 \gen1.game1.SLICE_206 ( .D1(\gen1.game1.n35652 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position3y2[3] ), 
    .CIN1(\gen1.game1.n35652 ), .F1(\gen1.game1.n42_adj_1544[0] ), 
    .COUT1(\gen1.game1.n22134 ), .COUT0(\gen1.game1.n35652 ));
  gen1_game1_SLICE_207 \gen1.game1.SLICE_207 ( .D1(\gen1.game1.n35577 ), 
    .C1(VCC_net), .B1(\bar_position11y2[7] ), .D0(\gen1.game1.n22075 ), 
    .B0(\bar_position11y2[6] ), .CIN0(\gen1.game1.n22075 ), 
    .CIN1(\gen1.game1.n35577 ), .F0(n48_adj_1823), .F1(n47_adj_1820), 
    .COUT1(\gen1.game1.n22077 ), .COUT0(\gen1.game1.n35577 ));
  gen1_game1_SLICE_208 \gen1.game1.SLICE_208 ( 
    .DI0(\gen1.game1.bar_position11y2_9__N_807[9] ), .D1(\gen1.game1.n36000 ), 
    .D0(\gen1.game1.n22328 ), .C0(\gen1.game1.bar_position11y2[9] ), 
    .CE(\gen1.game1.bar_position11y2_2__N_829 ), 
    .LSR(\gen1.game1.bar_position11y2_2__N_830 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22328 ), .CIN1(\gen1.game1.n36000 ), 
    .Q0(\gen1.game1.bar_position11y2[9] ), 
    .F0(\gen1.game1.bar_position11y2_9__N_807[9] ), 
    .COUT0(\gen1.game1.n36000 ));
  gen1_game1_SLICE_209 \gen1.game1.SLICE_209 ( .D1(\gen1.game1.n35640 ), 
    .B1(\bar_position13y[5] ), .D0(\gen1.game1.n22204 ), .C0(VCC_net), 
    .B0(\bar_position13y[4] ), .CIN0(\gen1.game1.n22204 ), 
    .CIN1(\gen1.game1.n35640 ), .F0(n50_adj_1835), .F1(n49_adj_1819), 
    .COUT1(\gen1.game1.n22206 ), .COUT0(\gen1.game1.n35640 ));
  gen1_game1_SLICE_210 \gen1.game1.SLICE_210 ( .D1(\gen1.game1.n35700 ), 
    .C1(VCC_net), .B1(\gen1.game1.bar_position4y2[9] ), 
    .D0(\gen1.game1.n22130 ), .C0(VCC_net), 
    .B0(\gen1.game1.bar_position4y2[8] ), .CIN0(\gen1.game1.n22130 ), 
    .CIN1(\gen1.game1.n35700 ), .F0(\gen1.game1.n42_adj_1543[5] ), 
    .F1(\gen1.game1.n42_adj_1543[6] ), .COUT0(\gen1.game1.n35700 ));
  gen1_game1_SLICE_211 \gen1.game1.SLICE_211 ( .D1(\gen1.game1.n35574 ), 
    .B1(\bar_position11y2[5] ), .D0(\gen1.game1.n22073 ), .C0(VCC_net), 
    .B0(\bar_position11y2[4] ), .CIN0(\gen1.game1.n22073 ), 
    .CIN1(\gen1.game1.n35574 ), .F0(n50_adj_1827), .F1(n49_adj_1816), 
    .COUT1(\gen1.game1.n22075 ), .COUT0(\gen1.game1.n35574 ));
  gen1_game1_SLICE_212 \gen1.game1.SLICE_212 ( .D1(\gen1.game1.n35571 ), 
    .C1(VCC_net), .B1(\bar_position11y2[3] ), .CIN1(\gen1.game1.n35571 ), 
    .F1(n51_adj_1829), .COUT1(\gen1.game1.n22073 ), 
    .COUT0(\gen1.game1.n35571 ));
  gen1_game1_SLICE_213 \gen1.game1.SLICE_213 ( 
    .DI1(\gen1.game1.counter_31__N_255[10] ), 
    .DI0(\gen1.game1.counter_31__N_255[9] ), .D1(\gen1.game1.n35514 ), 
    .C1(\gen1.game1.counter[10] ), .D0(\gen1.game1.n22438 ), 
    .C0(\gen1.game1.counter[9] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22438 ), .CIN1(\gen1.game1.n35514 ), 
    .Q0(\gen1.game1.counter[9] ), .Q1(\gen1.game1.counter[10] ), 
    .F0(\gen1.game1.counter_31__N_255[9] ), 
    .F1(\gen1.game1.counter_31__N_255[10] ), .COUT1(\gen1.game1.n22440 ), 
    .COUT0(\gen1.game1.n35514 ));
  gen1_game1_SLICE_214 \gen1.game1.SLICE_214 ( 
    .DI1(\gen1.game1.counter_31__N_255[8] ), 
    .DI0(\gen1.game1.counter_31__N_255[7] ), .D1(\gen1.game1.n35511 ), 
    .C1(\gen1.game1.counter[8] ), .D0(\gen1.game1.n22436 ), 
    .C0(\gen1.game1.counter[7] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22436 ), .CIN1(\gen1.game1.n35511 ), 
    .Q0(\gen1.game1.counter[7] ), .Q1(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.counter_31__N_255[7] ), 
    .F1(\gen1.game1.counter_31__N_255[8] ), .COUT1(\gen1.game1.n22438 ), 
    .COUT0(\gen1.game1.n35511 ));
  gen1_game1_SLICE_215 \gen1.game1.SLICE_215 ( 
    .DI1(\gen1.game1.bar_position11y2_9__N_807[8] ), 
    .DI0(\gen1.game1.bar_position11y2_9__N_807[7] ), .D1(\gen1.game1.n35997 ), 
    .C1(\bar_position11y2[8] ), .D0(\gen1.game1.n22326 ), 
    .C0(\bar_position11y2[7] ), .CE(\gen1.game1.bar_position11y2_2__N_829 ), 
    .LSR(\gen1.game1.bar_position11y2_2__N_830 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22326 ), .CIN1(\gen1.game1.n35997 ), 
    .Q0(\bar_position11y2[7] ), .Q1(\bar_position11y2[8] ), 
    .F0(\gen1.game1.bar_position11y2_9__N_807[7] ), 
    .F1(\gen1.game1.bar_position11y2_9__N_807[8] ), 
    .COUT1(\gen1.game1.n22328 ), .COUT0(\gen1.game1.n35997 ));
  gen1_game1_SLICE_216 \gen1.game1.SLICE_216 ( 
    .DI1(\gen1.game1.counter_31__N_255[6] ), 
    .DI0(\gen1.game1.counter_31__N_255[5] ), .D1(\gen1.game1.n35508 ), 
    .C1(\gen1.game1.counter[6] ), .D0(\gen1.game1.n22434 ), 
    .C0(\gen1.game1.counter[5] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22434 ), .CIN1(\gen1.game1.n35508 ), 
    .Q0(\gen1.game1.counter[5] ), .Q1(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.counter_31__N_255[5] ), 
    .F1(\gen1.game1.counter_31__N_255[6] ), .COUT1(\gen1.game1.n22436 ), 
    .COUT0(\gen1.game1.n35508 ));
  gen1_game1_SLICE_217 \gen1.game1.SLICE_217 ( 
    .DI1(\gen1.game1.counter_31__N_255[4] ), 
    .DI0(\gen1.game1.counter_31__N_255[3] ), .D1(\gen1.game1.n35505 ), 
    .C1(\gen1.game1.counter[4] ), .D0(\gen1.game1.n22432 ), 
    .C0(\gen1.game1.counter[3] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22432 ), .CIN1(\gen1.game1.n35505 ), 
    .Q0(\gen1.game1.counter[3] ), .Q1(\gen1.game1.counter[4] ), 
    .F0(\gen1.game1.counter_31__N_255[3] ), 
    .F1(\gen1.game1.counter_31__N_255[4] ), .COUT1(\gen1.game1.n22434 ), 
    .COUT0(\gen1.game1.n35505 ));
  gen1_game1_SLICE_218 \gen1.game1.SLICE_218 ( 
    .DI1(\gen1.game1.counter_31__N_255[2] ), 
    .DI0(\gen1.game1.counter_31__N_255[1] ), .D1(\gen1.game1.n35502 ), 
    .C1(\gen1.game1.counter[2] ), .D0(\gen1.game1.n22430 ), 
    .C0(\gen1.game1.counter[1] ), .CE(\gen1.game1.counter_0__N_349 ), 
    .LSR(\gen1.game1.counter_0__N_350 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22430 ), .CIN1(\gen1.game1.n35502 ), 
    .Q0(\gen1.game1.counter[1] ), .Q1(\gen1.game1.counter[2] ), 
    .F0(\gen1.game1.counter_31__N_255[1] ), 
    .F1(\gen1.game1.counter_31__N_255[2] ), .COUT1(\gen1.game1.n22432 ), 
    .COUT0(\gen1.game1.n35502 ));
  gen1_game1_SLICE_219 \gen1.game1.SLICE_219 ( 
    .DI1(\gen1.game1.bar_position11y2_9__N_807[6] ), 
    .DI0(\gen1.game1.bar_position11y2_9__N_807[5] ), .D1(\gen1.game1.n35994 ), 
    .C1(\bar_position11y2[6] ), .D0(\gen1.game1.n22324 ), 
    .C0(\bar_position11y2[5] ), .CE(\gen1.game1.bar_position11y2_2__N_829 ), 
    .LSR(\gen1.game1.bar_position11y2_2__N_830 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22324 ), .CIN1(\gen1.game1.n35994 ), 
    .Q0(\bar_position11y2[5] ), .Q1(\bar_position11y2[6] ), 
    .F0(\gen1.game1.bar_position11y2_9__N_807[5] ), 
    .F1(\gen1.game1.bar_position11y2_9__N_807[6] ), 
    .COUT1(\gen1.game1.n22326 ), .COUT0(\gen1.game1.n35994 ));
  gen1_game1_SLICE_220 \gen1.game1.SLICE_220 ( 
    .DI1(\gen1.game1.bar_position11y2_9__N_807[4] ), 
    .DI0(\gen1.game1.bar_position11y2_9__N_807[3] ), .D1(\gen1.game1.n35991 ), 
    .C1(\bar_position11y2[4] ), .D0(\gen1.game1.n22322 ), 
    .C0(\bar_position11y2[3] ), .CE(\gen1.game1.bar_position11y2_2__N_829 ), 
    .LSR(\gen1.game1.bar_position11y2_2__N_830 ), .CLK(vga_clk), 
    .CIN0(\gen1.game1.n22322 ), .CIN1(\gen1.game1.n35991 ), 
    .Q0(\bar_position11y2[3] ), .Q1(\bar_position11y2[4] ), 
    .F0(\gen1.game1.bar_position11y2_9__N_807[3] ), 
    .F1(\gen1.game1.bar_position11y2_9__N_807[4] ), 
    .COUT1(\gen1.game1.n22324 ), .COUT0(\gen1.game1.n35991 ));
  gen1_game1_SLICE_221 \gen1.game1.SLICE_221 ( 
    .DI1(\gen1.game1.counter_31__N_255[0] ), .D1(\gen1.game1.n35499 ), 
    .C1(\gen1.game1.counter[0] ), .B1(VCC_net), 
    .CE(\gen1.game1.counter_0__N_349 ), .LSR(\gen1.game1.counter_0__N_350 ), 
    .CLK(vga_clk), .CIN1(\gen1.game1.n35499 ), .Q1(\gen1.game1.counter[0] ), 
    .F1(\gen1.game1.counter_31__N_255[0] ), .COUT1(\gen1.game1.n22430 ), 
    .COUT0(\gen1.game1.n35499 ));
  gen1_game1_SLICE_222 \gen1.game1.SLICE_222 ( .D1(\gen1.game1.n35562 ), 
    .C1(VCC_net), .B1(\bar_position6y2[8] ), .D0(\gen1.game1.n22057 ), 
    .B0(\bar_position6y2[7] ), .CIN0(\gen1.game1.n22057 ), 
    .CIN1(\gen1.game1.n35562 ), .F0(n43_adj_1836), .F1(n42_adj_1804), 
    .COUT1(\gen1.game1.n22059 ), .COUT0(\gen1.game1.n35562 ));
  gen1_game1_SLICE_223 \gen1.game1.SLICE_223 ( .D1(\gen1.game1.n35763 ), 
    .B1(\bar_position7y[6] ), .D0(\gen1.game1.n22046 ), 
    .B0(\bar_position7y[5] ), .CIN0(\gen1.game1.n22046 ), 
    .CIN1(\gen1.game1.n35763 ), .F0(n45_adj_1841), .F1(n44_adj_1842), 
    .COUT1(\gen1.game1.n22048 ), .COUT0(\gen1.game1.n35763 ));
  compare_SLICE_224 \compare.SLICE_224 ( 
    .DI0(\compare.lowBCDtoPatternGen_0__N_53[5] ), .D1(\compare.n35841 ), 
    .D0(\compare.n22495 ), .C0(\decoder_value[5] ), .CE(decoder_value_1__N_79), 
    .LSR(decoder_value_1__N_80), .CLK(vga_clk), .CIN0(\compare.n22495 ), 
    .CIN1(\compare.n35841 ), .Q0(\decoder_value[5] ), 
    .F0(\compare.lowBCDtoPatternGen_0__N_53[5] ), .COUT0(\compare.n35841 ));
  compare_SLICE_225 \compare.SLICE_225 ( 
    .DI1(\compare.lowBCDtoPatternGen_0__N_53[4] ), 
    .DI0(\compare.lowBCDtoPatternGen_0__N_53[3] ), .D1(\compare.n35838 ), 
    .C1(\decoder_value[4] ), .D0(\compare.n22493 ), .C0(\decoder_value[3] ), 
    .CE(decoder_value_1__N_79), .LSR(decoder_value_1__N_80), .CLK(vga_clk), 
    .CIN0(\compare.n22493 ), .CIN1(\compare.n35838 ), .Q0(\decoder_value[3] ), 
    .Q1(\decoder_value[4] ), .F0(\compare.lowBCDtoPatternGen_0__N_53[3] ), 
    .F1(\compare.lowBCDtoPatternGen_0__N_53[4] ), .COUT1(\compare.n22495 ), 
    .COUT0(\compare.n35838 ));
  compare_SLICE_226 \compare.SLICE_226 ( 
    .DI1(\compare.lowBCDtoPatternGen_0__N_53[2] ), 
    .DI0(\compare.lowBCDtoPatternGen_0__N_53[1] ), .D1(\compare.n35496 ), 
    .C1(\decoder_value[2] ), .D0(\compare.n22491 ), .C0(\decoder_value[1] ), 
    .CE(decoder_value_1__N_79), .LSR(decoder_value_1__N_80), .CLK(vga_clk), 
    .CIN0(\compare.n22491 ), .CIN1(\compare.n35496 ), .Q0(\decoder_value[1] ), 
    .Q1(\decoder_value[2] ), .F0(\compare.lowBCDtoPatternGen_0__N_53[1] ), 
    .F1(\compare.lowBCDtoPatternGen_0__N_53[2] ), .COUT1(\compare.n22493 ), 
    .COUT0(\compare.n35496 ));
  compare_SLICE_227 \compare.SLICE_227 ( 
    .DI1(\compare.lowBCDtoPatternGen_0__N_53[0] ), .D1(\compare.n35493 ), 
    .C1(\lowBCDtoPatternGen[0] ), .B1(VCC_net), .CE(decoder_value_1__N_79), 
    .LSR(decoder_value_1__N_80), .CLK(vga_clk), .CIN1(\compare.n35493 ), 
    .Q1(\lowBCDtoPatternGen[0] ), .F1(\compare.lowBCDtoPatternGen_0__N_53[0] ), 
    .COUT1(\compare.n22491 ), .COUT0(\compare.n35493 ));
  audio_SLICE_228 \audio.SLICE_228 ( .DI0(\audio.count_17__N_191[17] ), 
    .D1(\audio.n36267 ), .D0(\audio.n22488 ), .C0(\audio.count[17] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22488 ), 
    .CIN1(\audio.n36267 ), .Q0(\audio.count[17] ), 
    .F0(\audio.count_17__N_191[17] ), .COUT0(\audio.n36267 ));
  audio_SLICE_229 \audio.SLICE_229 ( .DI1(\audio.count_17__N_191[16] ), 
    .DI0(\audio.count_17__N_191[15] ), .D1(\audio.n36264 ), 
    .C1(\audio.count[16] ), .D0(\audio.n22486 ), .C0(\audio.count[15] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22486 ), 
    .CIN1(\audio.n36264 ), .Q0(\audio.count[15] ), .Q1(\audio.count[16] ), 
    .F0(\audio.count_17__N_191[15] ), .F1(\audio.count_17__N_191[16] ), 
    .COUT1(\audio.n22488 ), .COUT0(\audio.n36264 ));
  audio_SLICE_230 \audio.SLICE_230 ( .DI1(\audio.count_17__N_191[14] ), 
    .DI0(\audio.count_17__N_191[13] ), .D1(\audio.n36261 ), 
    .C1(\audio.count[14] ), .D0(\audio.n22484 ), .C0(\audio.count[13] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22484 ), 
    .CIN1(\audio.n36261 ), .Q0(\audio.count[13] ), .Q1(\audio.count[14] ), 
    .F0(\audio.count_17__N_191[13] ), .F1(\audio.count_17__N_191[14] ), 
    .COUT1(\audio.n22486 ), .COUT0(\audio.n36261 ));
  audio_SLICE_231 \audio.SLICE_231 ( .DI1(\audio.count_17__N_191[12] ), 
    .DI0(\audio.count_17__N_191[11] ), .D1(\audio.n36258 ), 
    .C1(\audio.count[12] ), .D0(\audio.n22482 ), .C0(\audio.count[11] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22482 ), 
    .CIN1(\audio.n36258 ), .Q0(\audio.count[11] ), .Q1(\audio.count[12] ), 
    .F0(\audio.count_17__N_191[11] ), .F1(\audio.count_17__N_191[12] ), 
    .COUT1(\audio.n22484 ), .COUT0(\audio.n36258 ));
  audio_SLICE_232 \audio.SLICE_232 ( .DI1(\audio.count_17__N_191[10] ), 
    .DI0(\audio.count_17__N_191[9] ), .D1(\audio.n36255 ), 
    .C1(\audio.count[10] ), .D0(\audio.n22480 ), .C0(\audio.count[9] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22480 ), 
    .CIN1(\audio.n36255 ), .Q0(\audio.count[9] ), .Q1(\audio.count[10] ), 
    .F0(\audio.count_17__N_191[9] ), .F1(\audio.count_17__N_191[10] ), 
    .COUT1(\audio.n22482 ), .COUT0(\audio.n36255 ));
  audio_SLICE_233 \audio.SLICE_233 ( .DI1(\audio.count_17__N_191[8] ), 
    .DI0(\audio.count_17__N_191[7] ), .D1(\audio.n36252 ), 
    .C1(\audio.count[8] ), .D0(\audio.n22478 ), .C0(\audio.count[7] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22478 ), 
    .CIN1(\audio.n36252 ), .Q0(\audio.count[7] ), .Q1(\audio.count[8] ), 
    .F0(\audio.count_17__N_191[7] ), .F1(\audio.count_17__N_191[8] ), 
    .COUT1(\audio.n22480 ), .COUT0(\audio.n36252 ));
  audio_SLICE_234 \audio.SLICE_234 ( .DI1(\audio.count_17__N_191[6] ), 
    .DI0(\audio.count_17__N_191[5] ), .D1(\audio.n36249 ), 
    .C1(\audio.count[6] ), .D0(\audio.n22476 ), .C0(\audio.count[5] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22476 ), 
    .CIN1(\audio.n36249 ), .Q0(\audio.count[5] ), .Q1(\audio.count[6] ), 
    .F0(\audio.count_17__N_191[5] ), .F1(\audio.count_17__N_191[6] ), 
    .COUT1(\audio.n22478 ), .COUT0(\audio.n36249 ));
  audio_SLICE_235 \audio.SLICE_235 ( .DI1(\audio.count_17__N_191[4] ), 
    .DI0(\audio.count_17__N_191[3] ), .D1(\audio.n36246 ), 
    .C1(\audio.count[4] ), .D0(\audio.n22474 ), .C0(\audio.count[3] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22474 ), 
    .CIN1(\audio.n36246 ), .Q0(\audio.count[3] ), .Q1(\audio.count[4] ), 
    .F0(\audio.count_17__N_191[3] ), .F1(\audio.count_17__N_191[4] ), 
    .COUT1(\audio.n22476 ), .COUT0(\audio.n36246 ));
  audio_SLICE_236 \audio.SLICE_236 ( .D1(\audio.n35871 ), .C1(\audio.n1[17] ), 
    .D0(\audio.n22256 ), .C0(\audio.n1[16] ), .B0(\audio.limit[16] ), 
    .CIN0(\audio.n22256 ), .CIN1(\audio.n35871 ), .COUT1(\audio.cout ), 
    .COUT0(\audio.n35871 ));
  audio_SLICE_237 \audio.SLICE_237 ( .DI1(\audio.count_17__N_191[2] ), 
    .DI0(\audio.count_17__N_191[1] ), .D1(\audio.n36243 ), 
    .C1(\audio.count[2] ), .D0(\audio.n22472 ), .C0(\audio.count[1] ), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN0(\audio.n22472 ), 
    .CIN1(\audio.n36243 ), .Q0(\audio.count[1] ), .Q1(\audio.count[2] ), 
    .F0(\audio.count_17__N_191[1] ), .F1(\audio.count_17__N_191[2] ), 
    .COUT1(\audio.n22474 ), .COUT0(\audio.n36243 ));
  audio_SLICE_238 \audio.SLICE_238 ( .DI1(\audio.count_17__N_191[0] ), 
    .D1(\audio.n35844 ), .C1(\audio.count[0] ), .B1(VCC_net), 
    .LSR(\audio.count_0__N_226 ), .CLK(vga_clk), .CIN1(\audio.n35844 ), 
    .Q1(\audio.count[0] ), .F1(\audio.count_17__N_191[0] ), 
    .COUT1(\audio.n22472 ), .COUT0(\audio.n35844 ));
  audio_SLICE_239 \audio.SLICE_239 ( .D1(\audio.n35868 ), .C1(\audio.n1[15] ), 
    .B1(\audio.n24332 ), .D0(\audio.n22254 ), .C0(\audio.n1[14] ), 
    .B0(\audio.n13711 ), .CIN0(\audio.n22254 ), .CIN1(\audio.n35868 ), 
    .COUT1(\audio.n22256 ), .COUT0(\audio.n35868 ));
  audio_SLICE_240 \audio.SLICE_240 ( .D1(\audio.n35865 ), .C1(\audio.n1[13] ), 
    .B1(\audio.n13709 ), .D0(\audio.n22252 ), .C0(\audio.n1[12] ), 
    .B0(\audio.n24350 ), .CIN0(\audio.n22252 ), .CIN1(\audio.n35865 ), 
    .COUT1(\audio.n22254 ), .COUT0(\audio.n35865 ));
  audio_SLICE_241 \audio.SLICE_241 ( .D1(\audio.n35862 ), .C1(\audio.n1[11] ), 
    .B1(\audio.n13705 ), .D0(\audio.n22250 ), .C0(\audio.n1[10] ), 
    .B0(\audio.n24331 ), .CIN0(\audio.n22250 ), .CIN1(\audio.n35862 ), 
    .COUT1(\audio.n22252 ), .COUT0(\audio.n35862 ));
  audio_SLICE_242 \audio.SLICE_242 ( .D1(\audio.n35859 ), .C1(\audio.n1[9] ), 
    .B1(\audio.n24426 ), .D0(\audio.n22248 ), .C0(\audio.n1[8] ), 
    .B0(\audio.n13701 ), .CIN0(\audio.n22248 ), .CIN1(\audio.n35859 ), 
    .COUT1(\audio.n22250 ), .COUT0(\audio.n35859 ));
  audio_SLICE_243 \audio.SLICE_243 ( .D1(\audio.n35856 ), .C1(\audio.n1[7] ), 
    .B1(\audio.n13697 ), .D0(\audio.n22246 ), .C0(\audio.n1[6] ), 
    .B0(\audio.n13449 ), .CIN0(\audio.n22246 ), .CIN1(\audio.n35856 ), 
    .COUT1(\audio.n22248 ), .COUT0(\audio.n35856 ));
  audio_SLICE_244 \audio.SLICE_244 ( .D1(\audio.n35853 ), .C1(\audio.n1[5] ), 
    .B1(\audio.n13447 ), .D0(\audio.n22244 ), .C0(\audio.n1[4] ), 
    .B0(\audio.n13691 ), .CIN0(\audio.n22244 ), .CIN1(\audio.n35853 ), 
    .COUT1(\audio.n22246 ), .COUT0(\audio.n35853 ));
  audio_SLICE_245 \audio.SLICE_245 ( .D1(\audio.n35850 ), .C1(\audio.n1[3] ), 
    .B1(\audio.n24349 ), .D0(\audio.n22242 ), .C0(\audio.n1[2] ), 
    .B0(\audio.n13853 ), .CIN0(\audio.n22242 ), .CIN1(\audio.n35850 ), 
    .COUT1(\audio.n22244 ), .COUT0(\audio.n35850 ));
  audio_SLICE_246 \audio.SLICE_246 ( .D1(\audio.n35847 ), .C1(\audio.n1[1] ), 
    .B1(\audio.n24348 ), .C0(\audio.n1[0] ), .B0(\audio.n24292 ), 
    .CIN1(\audio.n35847 ), .COUT1(\audio.n22242 ), .COUT0(\audio.n35847 ));
  vga1_SLICE_247 \vga1.SLICE_247 ( .DI1(\vga1.y_8__N_21[8] ), 
    .DI0(\vga1.y_8__N_21[7] ), .D1(\vga1.n35439 ), .C1(\y[8] ), 
    .D0(\vga1.n22537 ), .C0(\y[7] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22537 ), 
    .CIN1(\vga1.n35439 ), .Q0(\y[7] ), .Q1(\y[8] ), .F0(\vga1.y_8__N_21[7] ), 
    .F1(\vga1.y_8__N_21[8] ), .COUT1(\vga1.n22539 ), .COUT0(\vga1.n35439 ));
  vga1_SLICE_248 \vga1.SLICE_248 ( .DI1(\vga1.y_8__N_21[6] ), 
    .DI0(\vga1.y_8__N_21[5] ), .D1(\vga1.n35436 ), .C1(\y[6] ), 
    .D0(\vga1.n22535 ), .C0(\y[5] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22535 ), 
    .CIN1(\vga1.n35436 ), .Q0(\y[5] ), .Q1(\y[6] ), .F0(\vga1.y_8__N_21[5] ), 
    .F1(\vga1.y_8__N_21[6] ), .COUT1(\vga1.n22537 ), .COUT0(\vga1.n35436 ));
  vga1_SLICE_249 \vga1.SLICE_249 ( .DI1(\vga1.y_8__N_21[4] ), 
    .DI0(\vga1.y_8__N_21[3] ), .D1(\vga1.n35433 ), .C1(\y[4] ), 
    .D0(\vga1.n22533 ), .C0(\y[3] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22533 ), 
    .CIN1(\vga1.n35433 ), .Q0(\y[3] ), .Q1(\y[4] ), .F0(\vga1.y_8__N_21[3] ), 
    .F1(\vga1.y_8__N_21[4] ), .COUT1(\vga1.n22535 ), .COUT0(\vga1.n35433 ));
  vga1_SLICE_250 \vga1.SLICE_250 ( .DI1(\vga1.y_8__N_21[2] ), 
    .DI0(\vga1.y_8__N_21[1] ), .D1(\vga1.n35430 ), .C1(\y[2] ), 
    .D0(\vga1.n22531 ), .C0(\y[1] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22531 ), 
    .CIN1(\vga1.n35430 ), .Q0(\y[1] ), .Q1(\y[2] ), .F0(\vga1.y_8__N_21[1] ), 
    .F1(\vga1.y_8__N_21[2] ), .COUT1(\vga1.n22533 ), .COUT0(\vga1.n35430 ));
  vga1_SLICE_251 \vga1.SLICE_251 ( .DI1(\vga1.y_8__N_21[0] ), 
    .D1(\vga1.n35427 ), .C1(\y[0] ), .B1(VCC_net), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN1(\vga1.n35427 ), 
    .Q1(\y[0] ), .F1(\vga1.y_8__N_21[0] ), .COUT1(\vga1.n22531 ), 
    .COUT0(\vga1.n35427 ));
  vga1_SLICE_252 \vga1.SLICE_252 ( .DI0(\vga1.x_9__N_1[31] ), 
    .D1(\vga1.n36240 ), .D0(\vga1.n22528 ), .C0(\vga1.xpos[31] ), 
    .LSR(\vga1.ypos_9__N_1003 ), .CLK(vga_clk), .CIN0(\vga1.n22528 ), 
    .CIN1(\vga1.n36240 ), .Q0(\vga1.xpos[31] ), .F0(\vga1.x_9__N_1[31] ), 
    .COUT0(\vga1.n36240 ));
  vga1_SLICE_253 \vga1.SLICE_253 ( .DI1(\vga1.x_9__N_1[30] ), 
    .DI0(\vga1.x_9__N_1[29] ), .D1(\vga1.n36237 ), .C1(\vga1.xpos[30] ), 
    .D0(\vga1.n22526 ), .C0(\vga1.xpos[29] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22526 ), .CIN1(\vga1.n36237 ), 
    .Q0(\vga1.xpos[29] ), .Q1(\vga1.xpos[30] ), .F0(\vga1.x_9__N_1[29] ), 
    .F1(\vga1.x_9__N_1[30] ), .COUT1(\vga1.n22528 ), .COUT0(\vga1.n36237 ));
  vga1_SLICE_254 \vga1.SLICE_254 ( .DI1(\vga1.x_9__N_1[28] ), 
    .DI0(\vga1.x_9__N_1[27] ), .D1(\vga1.n36234 ), .C1(\vga1.xpos[28] ), 
    .D0(\vga1.n22524 ), .C0(\vga1.xpos[27] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22524 ), .CIN1(\vga1.n36234 ), 
    .Q0(\vga1.xpos[27] ), .Q1(\vga1.xpos[28] ), .F0(\vga1.x_9__N_1[27] ), 
    .F1(\vga1.x_9__N_1[28] ), .COUT1(\vga1.n22526 ), .COUT0(\vga1.n36234 ));
  vga1_SLICE_255 \vga1.SLICE_255 ( .DI1(\vga1.x_9__N_1[26] ), 
    .DI0(\vga1.x_9__N_1[25] ), .D1(\vga1.n36231 ), .C1(\vga1.xpos[26] ), 
    .D0(\vga1.n22522 ), .C0(\vga1.xpos[25] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22522 ), .CIN1(\vga1.n36231 ), 
    .Q0(\vga1.xpos[25] ), .Q1(\vga1.xpos[26] ), .F0(\vga1.x_9__N_1[25] ), 
    .F1(\vga1.x_9__N_1[26] ), .COUT1(\vga1.n22524 ), .COUT0(\vga1.n36231 ));
  vga1_SLICE_256 \vga1.SLICE_256 ( .DI1(\vga1.x_9__N_1[24] ), 
    .DI0(\vga1.x_9__N_1[23] ), .D1(\vga1.n36228 ), .C1(\vga1.xpos[24] ), 
    .D0(\vga1.n22520 ), .C0(\vga1.xpos[23] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22520 ), .CIN1(\vga1.n36228 ), 
    .Q0(\vga1.xpos[23] ), .Q1(\vga1.xpos[24] ), .F0(\vga1.x_9__N_1[23] ), 
    .F1(\vga1.x_9__N_1[24] ), .COUT1(\vga1.n22522 ), .COUT0(\vga1.n36228 ));
  vga1_SLICE_257 \vga1.SLICE_257 ( .DI1(\vga1.x_9__N_1[22] ), 
    .DI0(\vga1.x_9__N_1[21] ), .D1(\vga1.n36225 ), .C1(\vga1.xpos[22] ), 
    .D0(\vga1.n22518 ), .C0(\vga1.xpos[21] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22518 ), .CIN1(\vga1.n36225 ), 
    .Q0(\vga1.xpos[21] ), .Q1(\vga1.xpos[22] ), .F0(\vga1.x_9__N_1[21] ), 
    .F1(\vga1.x_9__N_1[22] ), .COUT1(\vga1.n22520 ), .COUT0(\vga1.n36225 ));
  vga1_SLICE_258 \vga1.SLICE_258 ( .DI1(\vga1.x_9__N_1[20] ), 
    .DI0(\vga1.x_9__N_1[19] ), .D1(\vga1.n36222 ), .C1(\vga1.xpos[20] ), 
    .D0(\vga1.n22516 ), .C0(\vga1.xpos[19] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22516 ), .CIN1(\vga1.n36222 ), 
    .Q0(\vga1.xpos[19] ), .Q1(\vga1.xpos[20] ), .F0(\vga1.x_9__N_1[19] ), 
    .F1(\vga1.x_9__N_1[20] ), .COUT1(\vga1.n22518 ), .COUT0(\vga1.n36222 ));
  vga1_SLICE_259 \vga1.SLICE_259 ( .DI1(\vga1.x_9__N_1[18] ), 
    .DI0(\vga1.x_9__N_1[17] ), .D1(\vga1.n36219 ), .C1(\vga1.xpos[18] ), 
    .D0(\vga1.n22514 ), .C0(\vga1.xpos[17] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22514 ), .CIN1(\vga1.n36219 ), 
    .Q0(\vga1.xpos[17] ), .Q1(\vga1.xpos[18] ), .F0(\vga1.x_9__N_1[17] ), 
    .F1(\vga1.x_9__N_1[18] ), .COUT1(\vga1.n22516 ), .COUT0(\vga1.n36219 ));
  vga1_SLICE_260 \vga1.SLICE_260 ( .DI1(\vga1.x_9__N_1[16] ), 
    .DI0(\vga1.x_9__N_1[15] ), .D1(\vga1.n36216 ), .C1(\vga1.xpos[16] ), 
    .D0(\vga1.n22512 ), .C0(\vga1.xpos[15] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22512 ), .CIN1(\vga1.n36216 ), 
    .Q0(\vga1.xpos[15] ), .Q1(\vga1.xpos[16] ), .F0(\vga1.x_9__N_1[15] ), 
    .F1(\vga1.x_9__N_1[16] ), .COUT1(\vga1.n22514 ), .COUT0(\vga1.n36216 ));
  vga1_SLICE_261 \vga1.SLICE_261 ( .DI1(\vga1.x_9__N_1[14] ), 
    .DI0(\vga1.x_9__N_1[13] ), .D1(\vga1.n36213 ), .C1(\vga1.xpos[14] ), 
    .D0(\vga1.n22510 ), .C0(\vga1.xpos[13] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22510 ), .CIN1(\vga1.n36213 ), 
    .Q0(\vga1.xpos[13] ), .Q1(\vga1.xpos[14] ), .F0(\vga1.x_9__N_1[13] ), 
    .F1(\vga1.x_9__N_1[14] ), .COUT1(\vga1.n22512 ), .COUT0(\vga1.n36213 ));
  vga1_SLICE_262 \vga1.SLICE_262 ( .DI1(\vga1.x_9__N_1[12] ), 
    .DI0(\vga1.x_9__N_1[11] ), .D1(\vga1.n36210 ), .C1(\vga1.xpos[12] ), 
    .D0(\vga1.n22508 ), .C0(\vga1.xpos[11] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22508 ), .CIN1(\vga1.n36210 ), 
    .Q0(\vga1.xpos[11] ), .Q1(\vga1.xpos[12] ), .F0(\vga1.x_9__N_1[11] ), 
    .F1(\vga1.x_9__N_1[12] ), .COUT1(\vga1.n22510 ), .COUT0(\vga1.n36210 ));
  vga1_SLICE_263 \vga1.SLICE_263 ( .DI1(\vga1.x_9__N_1[10] ), 
    .DI0(\vga1.x_9__N_1[9] ), .D1(\vga1.n36207 ), .C1(\vga1.xpos[10] ), 
    .D0(\vga1.n22506 ), .C0(\x[9] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22506 ), .CIN1(\vga1.n36207 ), .Q0(\x[9] ), 
    .Q1(\vga1.xpos[10] ), .F0(\vga1.x_9__N_1[9] ), .F1(\vga1.x_9__N_1[10] ), 
    .COUT1(\vga1.n22508 ), .COUT0(\vga1.n36207 ));
  vga1_SLICE_264 \vga1.SLICE_264 ( .DI1(\vga1.x_9__N_1[8] ), 
    .DI0(\vga1.x_9__N_1[7] ), .D1(\vga1.n36204 ), .C1(\x[8] ), 
    .D0(\vga1.n22504 ), .C0(\x[7] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22504 ), .CIN1(\vga1.n36204 ), .Q0(\x[7] ), 
    .Q1(\x[8] ), .F0(\vga1.x_9__N_1[7] ), .F1(\vga1.x_9__N_1[8] ), 
    .COUT1(\vga1.n22506 ), .COUT0(\vga1.n36204 ));
  vga1_SLICE_265 \vga1.SLICE_265 ( .DI1(\vga1.x_9__N_1[6] ), 
    .DI0(\vga1.x_9__N_1[5] ), .D1(\vga1.n36201 ), .C1(\x[6] ), 
    .D0(\vga1.n22502 ), .C0(\x[5] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22502 ), .CIN1(\vga1.n36201 ), .Q0(\x[5] ), 
    .Q1(\x[6] ), .F0(\vga1.x_9__N_1[5] ), .F1(\vga1.x_9__N_1[6] ), 
    .COUT1(\vga1.n22504 ), .COUT0(\vga1.n36201 ));
  vga1_SLICE_266 \vga1.SLICE_266 ( .DI1(\vga1.x_9__N_1[4] ), 
    .DI0(\vga1.x_9__N_1[3] ), .D1(\vga1.n36198 ), .C1(\x[4] ), 
    .D0(\vga1.n22500 ), .C0(\x[3] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22500 ), .CIN1(\vga1.n36198 ), .Q0(\x[3] ), 
    .Q1(\x[4] ), .F0(\vga1.x_9__N_1[3] ), .F1(\vga1.x_9__N_1[4] ), 
    .COUT1(\vga1.n22502 ), .COUT0(\vga1.n36198 ));
  vga1_SLICE_267 \vga1.SLICE_267 ( .DI1(\vga1.x_9__N_1[2] ), 
    .DI0(\vga1.x_9__N_1[1] ), .D1(\vga1.n36195 ), .C1(\x[2] ), 
    .D0(\vga1.n22498 ), .C0(\x[1] ), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN0(\vga1.n22498 ), .CIN1(\vga1.n36195 ), .Q0(\x[1] ), 
    .Q1(\x[2] ), .F0(\vga1.x_9__N_1[1] ), .F1(\vga1.x_9__N_1[2] ), 
    .COUT1(\vga1.n22500 ), .COUT0(\vga1.n36195 ));
  vga1_SLICE_268 \vga1.SLICE_268 ( .DI1(\vga1.x_9__N_1[0] ), 
    .D1(\vga1.n36192 ), .C1(\x[0] ), .B1(VCC_net), .LSR(\vga1.ypos_9__N_1003 ), 
    .CLK(vga_clk), .CIN1(\vga1.n36192 ), .Q1(\x[0] ), .F1(\vga1.x_9__N_1[0] ), 
    .COUT1(\vga1.n22498 ), .COUT0(\vga1.n36192 ));
  vga1_SLICE_269 \vga1.SLICE_269 ( .DI0(\vga1.y_8__N_21[31] ), 
    .D1(\vga1.n35475 ), .D0(\vga1.n22561 ), .C0(\vga1.ypos[31] ), 
    .CE(\vga1.ypos_9__N_1003 ), .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), 
    .CIN0(\vga1.n22561 ), .CIN1(\vga1.n35475 ), .Q0(\vga1.ypos[31] ), 
    .F0(\vga1.y_8__N_21[31] ), .COUT0(\vga1.n35475 ));
  vga1_SLICE_270 \vga1.SLICE_270 ( .DI1(\vga1.y_8__N_21[30] ), 
    .DI0(\vga1.y_8__N_21[29] ), .D1(\vga1.n35472 ), .C1(\vga1.ypos[30] ), 
    .D0(\vga1.n22559 ), .C0(\vga1.ypos[29] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22559 ), 
    .CIN1(\vga1.n35472 ), .Q0(\vga1.ypos[29] ), .Q1(\vga1.ypos[30] ), 
    .F0(\vga1.y_8__N_21[29] ), .F1(\vga1.y_8__N_21[30] ), 
    .COUT1(\vga1.n22561 ), .COUT0(\vga1.n35472 ));
  vga1_SLICE_271 \vga1.SLICE_271 ( .DI1(\vga1.y_8__N_21[28] ), 
    .DI0(\vga1.y_8__N_21[27] ), .D1(\vga1.n35469 ), .C1(\vga1.ypos[28] ), 
    .D0(\vga1.n22557 ), .C0(\vga1.ypos[27] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22557 ), 
    .CIN1(\vga1.n35469 ), .Q0(\vga1.ypos[27] ), .Q1(\vga1.ypos[28] ), 
    .F0(\vga1.y_8__N_21[27] ), .F1(\vga1.y_8__N_21[28] ), 
    .COUT1(\vga1.n22559 ), .COUT0(\vga1.n35469 ));
  vga1_SLICE_272 \vga1.SLICE_272 ( .DI1(\vga1.y_8__N_21[26] ), 
    .DI0(\vga1.y_8__N_21[25] ), .D1(\vga1.n35466 ), .C1(\vga1.ypos[26] ), 
    .D0(\vga1.n22555 ), .C0(\vga1.ypos[25] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22555 ), 
    .CIN1(\vga1.n35466 ), .Q0(\vga1.ypos[25] ), .Q1(\vga1.ypos[26] ), 
    .F0(\vga1.y_8__N_21[25] ), .F1(\vga1.y_8__N_21[26] ), 
    .COUT1(\vga1.n22557 ), .COUT0(\vga1.n35466 ));
  vga1_SLICE_273 \vga1.SLICE_273 ( .DI1(\vga1.y_8__N_21[24] ), 
    .DI0(\vga1.y_8__N_21[23] ), .D1(\vga1.n35463 ), .C1(\vga1.ypos[24] ), 
    .D0(\vga1.n22553 ), .C0(\vga1.ypos[23] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22553 ), 
    .CIN1(\vga1.n35463 ), .Q0(\vga1.ypos[23] ), .Q1(\vga1.ypos[24] ), 
    .F0(\vga1.y_8__N_21[23] ), .F1(\vga1.y_8__N_21[24] ), 
    .COUT1(\vga1.n22555 ), .COUT0(\vga1.n35463 ));
  vga1_SLICE_274 \vga1.SLICE_274 ( .DI1(\vga1.y_8__N_21[22] ), 
    .DI0(\vga1.y_8__N_21[21] ), .D1(\vga1.n35460 ), .C1(\vga1.ypos[22] ), 
    .D0(\vga1.n22551 ), .C0(\vga1.ypos[21] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22551 ), 
    .CIN1(\vga1.n35460 ), .Q0(\vga1.ypos[21] ), .Q1(\vga1.ypos[22] ), 
    .F0(\vga1.y_8__N_21[21] ), .F1(\vga1.y_8__N_21[22] ), 
    .COUT1(\vga1.n22553 ), .COUT0(\vga1.n35460 ));
  vga1_SLICE_275 \vga1.SLICE_275 ( .DI1(\vga1.y_8__N_21[20] ), 
    .DI0(\vga1.y_8__N_21[19] ), .D1(\vga1.n35457 ), .C1(\vga1.ypos[20] ), 
    .D0(\vga1.n22549 ), .C0(\vga1.ypos[19] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22549 ), 
    .CIN1(\vga1.n35457 ), .Q0(\vga1.ypos[19] ), .Q1(\vga1.ypos[20] ), 
    .F0(\vga1.y_8__N_21[19] ), .F1(\vga1.y_8__N_21[20] ), 
    .COUT1(\vga1.n22551 ), .COUT0(\vga1.n35457 ));
  vga1_SLICE_276 \vga1.SLICE_276 ( .DI1(\vga1.y_8__N_21[18] ), 
    .DI0(\vga1.y_8__N_21[17] ), .D1(\vga1.n35454 ), .C1(\vga1.ypos[18] ), 
    .D0(\vga1.n22547 ), .C0(\vga1.ypos[17] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22547 ), 
    .CIN1(\vga1.n35454 ), .Q0(\vga1.ypos[17] ), .Q1(\vga1.ypos[18] ), 
    .F0(\vga1.y_8__N_21[17] ), .F1(\vga1.y_8__N_21[18] ), 
    .COUT1(\vga1.n22549 ), .COUT0(\vga1.n35454 ));
  vga1_SLICE_277 \vga1.SLICE_277 ( .DI1(\vga1.y_8__N_21[16] ), 
    .DI0(\vga1.y_8__N_21[15] ), .D1(\vga1.n35451 ), .C1(\vga1.ypos[16] ), 
    .D0(\vga1.n22545 ), .C0(\vga1.ypos[15] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22545 ), 
    .CIN1(\vga1.n35451 ), .Q0(\vga1.ypos[15] ), .Q1(\vga1.ypos[16] ), 
    .F0(\vga1.y_8__N_21[15] ), .F1(\vga1.y_8__N_21[16] ), 
    .COUT1(\vga1.n22547 ), .COUT0(\vga1.n35451 ));
  vga1_SLICE_278 \vga1.SLICE_278 ( .DI1(\vga1.y_8__N_21[14] ), 
    .DI0(\vga1.y_8__N_21[13] ), .D1(\vga1.n35448 ), .C1(\vga1.ypos[14] ), 
    .D0(\vga1.n22543 ), .C0(\vga1.ypos[13] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22543 ), 
    .CIN1(\vga1.n35448 ), .Q0(\vga1.ypos[13] ), .Q1(\vga1.ypos[14] ), 
    .F0(\vga1.y_8__N_21[13] ), .F1(\vga1.y_8__N_21[14] ), 
    .COUT1(\vga1.n22545 ), .COUT0(\vga1.n35448 ));
  vga1_SLICE_279 \vga1.SLICE_279 ( .DI1(\vga1.y_8__N_21[12] ), 
    .DI0(\vga1.y_8__N_21[11] ), .D1(\vga1.n35445 ), .C1(\vga1.ypos[12] ), 
    .D0(\vga1.n22541 ), .C0(\vga1.ypos[11] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22541 ), 
    .CIN1(\vga1.n35445 ), .Q0(\vga1.ypos[11] ), .Q1(\vga1.ypos[12] ), 
    .F0(\vga1.y_8__N_21[11] ), .F1(\vga1.y_8__N_21[12] ), 
    .COUT1(\vga1.n22543 ), .COUT0(\vga1.n35445 ));
  vga1_SLICE_280 \vga1.SLICE_280 ( .DI1(\vga1.y_8__N_21[10] ), 
    .DI0(\vga1.y_8__N_21[9] ), .D1(\vga1.n35442 ), .C1(\vga1.ypos[10] ), 
    .D0(\vga1.n22539 ), .C0(\vga1.ypos[9] ), .CE(\vga1.ypos_9__N_1003 ), 
    .LSR(\vga1.ypos_9__N_1004 ), .CLK(vga_clk), .CIN0(\vga1.n22539 ), 
    .CIN1(\vga1.n35442 ), .Q0(\vga1.ypos[9] ), .Q1(\vga1.ypos[10] ), 
    .F0(\vga1.y_8__N_21[9] ), .F1(\vga1.y_8__N_21[10] ), .COUT1(\vga1.n22541 ), 
    .COUT0(\vga1.n35442 ));
  SLICE_281 SLICE_281( .DI1(go_to_end_N_1005), .DI0(curr_state_0__N_178), 
    .D1(go_to_end), .C1(n6), .B1(n757), .A1(game_start), .D0(inputKeys_c_0), 
    .C0(go_to_end), .B0(\curr_state[1] ), .A0(\curr_state[0] ), .CLK(vga_clk), 
    .Q0(\curr_state[0] ), .Q1(go_to_end), .F0(curr_state_0__N_178), 
    .F1(go_to_end_N_1005));
  SLICE_282 SLICE_282( .DI0(\curr_state[1].sig_000.FeedThruLUT ), 
    .D0(\curr_state[1] ), .CLK(vga_clk), .Q0(game_start), 
    .F0(\curr_state[1].sig_000.FeedThruLUT ));
  SLICE_283 SLICE_283( .DI0(\zero_rgb_0__N_126$n0 ), .D0(\vga1.n8_adj_1037 ), 
    .C0(n4_adj_1982), .B0(n136), .A0(\y[5] ), .CLK(vga_clk), 
    .Q0(\gen1.zero_rgb[0] ), .F0(\zero_rgb_0__N_126$n0 ));
  gen1_SLICE_284 \gen1.SLICE_284 ( .DI0(\gen1.zero_rgb_3__N_124 ), 
    .D0(\gen1.n15269 ), .C0(\gen1.n15_adj_1599 ), .B0(\gen1.n15551 ), 
    .A0(n15785), .LSR(zero_rgb_0__N_126), .CLK(vga_clk), 
    .Q0(\gen1.zero_rgb[3] ), .F0(\gen1.zero_rgb_3__N_124 ));
  SLICE_285 SLICE_285( .DI1(seven_rgb_5__N_147), .DI0(zero_rgb_5__N_123), 
    .D1(seven_rgb_0__N_150), .C1(n28429), .D0(zero_rgb_0__N_126), .C0(n15785), 
    .CLK(vga_clk), .Q0(\gen1.zero_rgb[5] ), .Q1(\gen1.seven_rgb[5] ), 
    .F0(zero_rgb_5__N_123), .F1(seven_rgb_5__N_147));
  SLICE_286 SLICE_286( .DI1(\seven_rgb_0__N_150$n4 ), 
    .DI0(\two_rgb_0__N_134$n1 ), .D1(\gen1.seven1.n11_adj_1551 ), 
    .C1(\gen1.seven1.n10 ), .B1(\gen1.seven1.n84 ), .A1(\y[6] ), .D0(\y[6] ), 
    .C0(n283), .B0(n167), .A0(\vga1.n6_adj_1032 ), .CLK(vga_clk), 
    .Q0(\gen1.two_rgb[0] ), .Q1(\gen1.seven_rgb[0] ), 
    .F0(\two_rgb_0__N_134$n1 ), .F1(\seven_rgb_0__N_150$n4 ));
  gen1_SLICE_287 \gen1.SLICE_287 ( .DI0(\gen1.two_rgb_3__N_132 ), 
    .D0(\gen1.n8_adj_1611 ), .C0(\gen1.n28706 ), .B0(n15905), 
    .A0(\gen1.n12_adj_1610 ), .LSR(two_rgb_0__N_134), .CLK(vga_clk), 
    .Q0(\gen1.two_rgb[3] ), .F0(\gen1.two_rgb_3__N_132 ));
  SLICE_288 SLICE_288( .DI0(two_rgb_5__N_131), .D0(two_rgb_0__N_134), 
    .C0(n15905), .CLK(vga_clk), .Q0(\gen1.two_rgb[5] ), .F0(two_rgb_5__N_131));
  gen1_three1_SLICE_289 \gen1.three1.SLICE_289 ( .DI0(\three_rgb_0__N_138$n2 ), 
    .D0(\gen1.three1.n137 ), .C0(\gen1.three1.n8 ), .B0(\gen1.three1.n130 ), 
    .A0(\x[3] ), .CLK(vga_clk), .Q0(\gen1.three_rgb[0] ), 
    .F0(\three_rgb_0__N_138$n2 ));
  SLICE_294 SLICE_294( .DI0(six_rgb_5__N_143), .D0(six_rgb_0__N_146), 
    .C0(n15366), .B0(n15793), .CLK(vga_clk), .Q0(\gen1.six_rgb[5] ), 
    .F0(six_rgb_5__N_143));
  SLICE_300 SLICE_300( .DI0(one_rgb_5__N_127), .D0(one_rgb_0__N_130), 
    .B0(n15891), .CLK(vga_clk), .Q0(\gen1.one_rgb[5] ), .F0(one_rgb_5__N_127));
  gen1_nine1_SLICE_301 \gen1.nine1.SLICE_301 ( .DI1(nine_rgb_5__N_155), 
    .DI0(\nine_rgb_3__N_158$n6 ), .D1(nine_rgb_3__N_158), .C1(n28603), 
    .B1(n15849), .A1(n15869), .D0(\gen1.nine1.n173 ), .C0(\gen1.nine1.n9 ), 
    .B0(\gen1.nine1.n8 ), .A0(\gen1.nine1.n10 ), .CLK(vga_clk), 
    .Q0(\gen1.nine_rgb[4] ), .Q1(\gen1.nine_rgb[5] ), 
    .F0(\nine_rgb_3__N_158$n6 ), .F1(nine_rgb_5__N_155));
  gen1_SLICE_302 \gen1.SLICE_302 ( .DI0(\gen1.nine_rgb_3__N_157 ), 
    .D0(\gen1.n15135 ), .C0(\gen1.n15877 ), .B0(\gen1.n15573 ), 
    .A0(\gen1.n15473 ), .LSR(nine_rgb_3__N_158), .CLK(vga_clk), 
    .Q0(\gen1.nine_rgb[3] ), .F0(\gen1.nine_rgb_3__N_157 ));
  gen1_game1_SLICE_314 \gen1.game1.SLICE_314 ( .DI1(\gen1.game1.bar12_N_1017 ), 
    .DI0(\gen1.game1.bar13_N_1018 ), .D1(\gen1.game1.n15381 ), 
    .C1(\gen1.game1.n29777 ), .B1(\gen1.game1.bar12 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(\gen1.game1.counter_0__N_349 ), 
    .C0(\gen1.game1.n15387 ), .B0(\gen1.game1.bar13 ), 
    .A0(\gen1.game1.n28479 ), .CLK(vga_clk), .Q0(\gen1.game1.bar13 ), 
    .Q1(\gen1.game1.bar12 ), .F0(\gen1.game1.bar13_N_1018 ), 
    .F1(\gen1.game1.bar12_N_1017 ));
  gen1_game1_SLICE_316 \gen1.game1.SLICE_316 ( .DI1(\gen1.game1.bar10_N_1015 ), 
    .DI0(\gen1.game1.bar11_N_1016 ), .D1(\gen1.game1.n30905 ), 
    .C1(\gen1.game1.n15385 ), .B1(\gen1.game1.bar10 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(\gen1.game1.n24704 ), 
    .C0(\gen1.game1.n15377 ), .B0(\gen1.game1.bar11 ), 
    .A0(\gen1.game1.counter_0__N_349 ), .CLK(vga_clk), .Q0(\gen1.game1.bar11 ), 
    .Q1(\gen1.game1.bar10 ), .F0(\gen1.game1.bar11_N_1016 ), 
    .F1(\gen1.game1.bar10_N_1015 ));
  gen1_game1_SLICE_317 \gen1.game1.SLICE_317 ( 
    .DI0(\gen1.game1.expectedKeyFromPatGen_0__N_64 ), .D0(\gen1.game1.n30875 ), 
    .C0(\gen1.game1.n1167 ), .B0(\gen1.game1.n15557 ), 
    .A0(\gen1.game1.bar10_2 ), .CE(\gen1.game1.expectedKeyFromPatGen_0__N_65 ), 
    .CLK(vga_clk), .Q0(\expectedKeyFromPatGen[0] ), 
    .F0(\gen1.game1.expectedKeyFromPatGen_0__N_64 ));
  gen1_game1_SLICE_319 \gen1.game1.SLICE_319 ( .DI1(\gen1.game1.bar7_N_1012 ), 
    .DI0(\gen1.game1.bar9_N_1013 ), .D1(\gen1.game1.n29842 ), 
    .C1(\gen1.game1.n15449 ), .B1(\gen1.game1.bar7 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(\gen1.game1.counter_0__N_349 ), 
    .C0(\gen1.game1.n24669 ), .B0(\gen1.game1.bar9 ), .A0(\gen1.game1.n15349 ), 
    .CLK(vga_clk), .Q0(\gen1.game1.bar9 ), .Q1(\gen1.game1.bar7 ), 
    .F0(\gen1.game1.bar9_N_1013 ), .F1(\gen1.game1.bar7_N_1012 ));
  gen1_game1_SLICE_322 \gen1.game1.SLICE_322 ( .DI1(\gen1.game1.bar4_N_1010 ), 
    .DI0(\gen1.game1.bar6_N_1011 ), .D1(\gen1.game1.counter_0__N_349 ), 
    .C1(\gen1.game1.bar4 ), .B1(\gen1.game1.n15401 ), .A1(\gen1.game1.n30895 ), 
    .D0(\gen1.game1.n28485 ), .C0(\gen1.game1.n15417 ), .B0(\gen1.game1.bar6 ), 
    .A0(\gen1.game1.counter_0__N_349 ), .CLK(vga_clk), .Q0(\gen1.game1.bar6 ), 
    .Q1(\gen1.game1.bar4 ), .F0(\gen1.game1.bar6_N_1011 ), 
    .F1(\gen1.game1.bar4_N_1010 ));
  gen1_game1_SLICE_323 \gen1.game1.SLICE_323 ( 
    .DI0(\gen1.game1.expectedKeyFromPatGen_1__N_62 ), .D0(\gen1.game1.n1121 ), 
    .C0(\gen1.game1.bar14_2 ), .B0(\gen1.game1.n15577 ), 
    .A0(\gen1.game1.n986 ), .CE(\gen1.game1.expectedKeyFromPatGen_1__N_63 ), 
    .CLK(vga_clk), .Q0(\expectedKeyFromPatGen[1] ), 
    .F0(\gen1.game1.expectedKeyFromPatGen_1__N_62 ));
  gen1_game1_SLICE_326 \gen1.game1.SLICE_326 ( .DI1(\gen1.game1.bar2_N_1008 ), 
    .DI0(\gen1.game1.bar3_N_1009 ), .D1(\gen1.game1.n30996 ), 
    .C1(\gen1.game1.n15611 ), .B1(\gen1.game1.bar2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(\gen1.game1.counter_0__N_349 ), 
    .C0(\gen1.game1.n15383 ), .B0(\gen1.game1.bar3 ), .A0(\gen1.game1.n28475 ), 
    .CLK(vga_clk), .Q0(\gen1.game1.bar3 ), .Q1(\gen1.game1.bar2 ), 
    .F0(\gen1.game1.bar3_N_1009 ), .F1(\gen1.game1.bar2_N_1008 ));
  gen1_game1_SLICE_329 \gen1.game1.SLICE_329 ( 
    .DI0(\gen1.game1.expectedKeyFromPatGen_4__N_56 ), .D0(\gen1.game1.n913 ), 
    .C0(\gen1.game1.n15585 ), .B0(\gen1.game1.bar11_2 ), 
    .A0(\gen1.game1.n886 ), .CE(\gen1.game1.expectedKeyFromPatGen_4__N_57 ), 
    .CLK(vga_clk), .Q0(\expectedKeyFromPatGen[4] ), 
    .F0(\gen1.game1.expectedKeyFromPatGen_4__N_56 ));
  SLICE_331 SLICE_331( .DI0(bar1_N_1007), .D0(n7619), .C0(bar1), .B0(n15355), 
    .A0(\bar_position1y[9] ), .CLK(vga_clk), .Q0(bar1), .F0(bar1_N_1007));
  SLICE_335 SLICE_335( .DI1(\y[7].sig_002.FeedThruLUT ), 
    .DI0(\y[8].sig_001.FeedThruLUT ), .C1(\y[7] ), .D0(\y[8] ), .CLK(vga_clk), 
    .Q0(\gen1.n227 ), .Q1(\gen1.n271 ), .F0(\y[8].sig_001.FeedThruLUT ), 
    .F1(\y[7].sig_002.FeedThruLUT ));
  SLICE_337 SLICE_337( .DI1(eight_rgb_5__N_151), .DI0(\eight_rgb_3__N_154$n8 ), 
    .D1(eight_rgb_3__N_154), .C1(n15887), .D0(\vga1.n29817 ), 
    .C0(\vga1.n28634 ), .B0(n13356), .A0(n4_adj_1982), .CLK(vga_clk), 
    .Q0(\gen1.eight_rgb[4] ), .Q1(\gen1.eight_rgb[5] ), 
    .F0(\eight_rgb_3__N_154$n8 ), .F1(eight_rgb_5__N_151));
  gen1_SLICE_338 \gen1.SLICE_338 ( .DI0(\gen1.eight_rgb_3__N_153 ), 
    .D0(n15887), .C0(\gen1.n15647 ), .B0(\gen1.n5_adj_1627 ), 
    .A0(\gen1.n13889 ), .LSR(eight_rgb_3__N_154), .CLK(vga_clk), 
    .Q0(\gen1.eight_rgb[3] ), .F0(\gen1.eight_rgb_3__N_153 ));
  SLICE_341 SLICE_341( .DI1(\expectedKeyFromPatGen[4].sig_003.FeedThruLUT ), 
    .DI0(is_new_key_N_1006), .D1(\expectedKeyFromPatGen[4] ), .D0(n9_adj_1788), 
    .C0(is_new_key), .B0(n9), .CLK(vga_clk), .Q0(is_new_key), 
    .Q1(\compare.key_previous[4] ), .F0(is_new_key_N_1006), 
    .F1(\expectedKeyFromPatGen[4].sig_003.FeedThruLUT ));
  SLICE_343 SLICE_343( .DI1(\expectedKeyFromPatGen[2].sig_005.FeedThruLUT ), 
    .DI0(\expectedKeyFromPatGen[3].sig_004.FeedThruLUT ), 
    .D1(\expectedKeyFromPatGen[2] ), .D0(\expectedKeyFromPatGen[3] ), 
    .CLK(vga_clk), .Q0(\compare.key_previous[3] ), 
    .Q1(\compare.key_previous[2] ), 
    .F0(\expectedKeyFromPatGen[3].sig_004.FeedThruLUT ), 
    .F1(\expectedKeyFromPatGen[2].sig_005.FeedThruLUT ));
  SLICE_345 SLICE_345( .DI1(\expectedKeyFromPatGen[0].sig_007.FeedThruLUT ), 
    .DI0(\expectedKeyFromPatGen[1].sig_006.FeedThruLUT ), 
    .D1(\expectedKeyFromPatGen[0] ), .D0(\expectedKeyFromPatGen[1] ), 
    .CLK(vga_clk), .Q0(\compare.key_previous[1] ), 
    .Q1(\compare.key_previous[0] ), 
    .F0(\expectedKeyFromPatGen[1].sig_006.FeedThruLUT ), 
    .F1(\expectedKeyFromPatGen[0].sig_007.FeedThruLUT ));
  gen1_zero1_SLICE_348 \gen1.zero1.SLICE_348 ( .D1(\y[1] ), .C1(\gen1.n17 ), 
    .B1(\y[2] ), .A1(\y[3] ), .C0(\y[1] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.n17 ), .F1(\gen1.n15283 ));
  gen1_SLICE_350 \gen1.SLICE_350 ( .D1(\gen1.n14_adj_1640 ), 
    .C1(\gen1.n24365 ), .B1(\x[1] ), .A1(\x[2] ), .D0(\gen1.n14_adj_1596 ), 
    .C0(\gen1.n14_adj_1640 ), .B0(\x[2] ), .A0(\x[1] ), .F0(\gen1.n24365 ), 
    .F1(\gen1.n22 ));
  gen1_SLICE_352 \gen1.SLICE_352 ( .D1(\gen1.n24622 ), 
    .C1(\gen1.ones_digit_rgb_0__N_176 ), .B1(\lowBCDtoPatternGen[3] ), 
    .A1(\lowBCDtoPatternGen[0] ), .D0(\lowBCDtoPatternGen[3] ), 
    .C0(\lowBCDtoPatternGen[2] ), .B0(\lowBCDtoPatternGen[0] ), .A0(n24656), 
    .F0(\gen1.ones_digit_rgb_0__N_176 ), .F1(\gen1.n4638 ));
  gen1_zero1_SLICE_354 \gen1.zero1.SLICE_354 ( .D1(\x[1] ), 
    .C1(\gen1.n15_adj_1646 ), .B1(\gen1.n14_c ), .A1(\x[2] ), .D0(\x[2] ), 
    .C0(\x[1] ), .B0(\gen1.n14_adj_1608 ), .F0(\gen1.n15_adj_1646 ), 
    .F1(\gen1.n14997 ));
  gen1_zero1_SLICE_356 \gen1.zero1.SLICE_356 ( .D1(\gen1.n15271 ), 
    .C1(\gen1.n20_adj_1603 ), .B1(\gen1.n19_adj_1619 ), .A1(\gen1.n20 ), 
    .D0(\y[1] ), .C0(\y[3] ), .B0(\y[2] ), .A0(n19), .F0(\gen1.n20_adj_1603 ), 
    .F1(\gen1.n29792 ));
  gen1_SLICE_357 \gen1.SLICE_357 ( .D1(\gen1.n15_adj_1599 ), 
    .C1(\gen1.n14885 ), .B1(\gen1.n20_adj_1612 ), .A1(\gen1.n15_adj_1614 ), 
    .D0(\y[3] ), .C0(\y[2] ), .B0(\gen1.n19_adj_1619 ), 
    .A0(\gen1.n20_adj_1603 ), .F0(\gen1.n14885 ), .F1(\gen1.n8_adj_1611 ));
  gen1_game1_SLICE_358 \gen1.game1.SLICE_358 ( .D1(n2554), .C1(n1445), 
    .B1(\halfnotey2[8] ), .A1(\gen1.game1.halfnotey2[9] ), 
    .D0(\halfnotey2[8] ), .C0(n16_adj_1871), .B0(\y[8] ), .A0(n2554), 
    .F0(n1445), .F1(\gen1.game1.n3084 ));
  gen1_four1_SLICE_360 \gen1.four1.SLICE_360 ( .D1(\y[1] ), .C1(\y[2] ), 
    .D0(n13402), .C0(\y[4] ), .B0(\x[4] ), .A0(\x[1] ), .F0(\gen1.four1.n163 ), 
    .F1(n13402));
  gen1_four1_SLICE_361 \gen1.four1.SLICE_361 ( .D0(\x[4] ), .C0(n13402), 
    .B0(n4_adj_1784), .A0(\gen1.four1.n163 ), .F0(\gen1.four1.n30926 ));
  audio_SLICE_362 \audio.SLICE_362 ( .D1(\audio.n6619 ), .C1(\audio.n13699 ), 
    .D0(\audio.n6 ), .C0(\audio.limit_8__N_242 ), .B0(\audio.n6616 ), 
    .A0(inputKeys_c_2), .F0(\audio.n13699 ), .F1(\audio.n14967 ));
  audio_SLICE_363 \audio.SLICE_363 ( .D1(inputKeys_c_3), .B1(inputKeys_c_4), 
    .D0(\audio.limit_8__N_242 ), .C0(inputKeys_c_1), .B0(inputKeys_c_0), 
    .A0(inputKeys_c_2), .F0(\audio.n6616 ), .F1(\audio.limit_8__N_242 ));
  audio_SLICE_364 \audio.SLICE_364 ( .D1(inputKeys_c_1), 
    .C1(\audio.n4_adj_1061 ), .B1(inputKeys_c_2), .A1(inputKeys_c_4), 
    .D0(inputKeys_c_3), .C0(inputKeys_c_0), .F0(\audio.n4_adj_1061 ), 
    .F1(\audio.limit_3__N_249 ));
  audio_SLICE_365 \audio.SLICE_365 ( .D1(\audio.limit_3__N_249 ), 
    .C1(\audio.limit_3__N_250 ), .B1(inputKeys_c_2), .A1(inputKeys_c_4), 
    .D0(inputKeys_c_3), .C0(inputKeys_c_1), .A0(inputKeys_c_0), 
    .F0(\audio.limit_3__N_250 ), .F1(\audio.limit[3] ));
  audio_SLICE_366 \audio.SLICE_366 ( .D1(\audio.n19_adj_1062 ), 
    .C1(\audio.limit_15__N_230 ), .B1(inputKeys_c_1), .A1(inputKeys_c_2), 
    .D0(inputKeys_c_3), .C0(inputKeys_c_1), .B0(inputKeys_c_2), 
    .A0(inputKeys_c_0), .F0(\audio.limit_15__N_230 ), 
    .F1(\audio.limit_0__N_253 ));
  vga1_SLICE_368 \vga1.SLICE_368 ( .D1(\vga1.n47 ), .C1(\vga1.n15657 ), 
    .B1(\vga1.n39_c ), .A1(\vga1.ypos[31] ), .D0(\x[9] ), .C0(\vga1.n28628 ), 
    .B0(\x[8] ), .A0(\x[7] ), .F0(\vga1.n15657 ), .F1(\vga1.n28467 ));
  vga1_SLICE_369 \vga1.SLICE_369 ( .D1(\vga1.ypos[9] ), .C1(\vga1.ypos[31] ), 
    .B1(\y[0] ), .A1(\y[7] ), .D0(\vga1.xpos[31] ), .C0(\vga1.n28467 ), 
    .B0(\vga1.ypos[31] ), .A0(\vga1.n39_c ), .F0(\vga1.rgb_out_c_0_N_888 ), 
    .F1(\vga1.n8 ));
  gen1_SLICE_370 \gen1.SLICE_370 ( .D1(\gen1.n1583[5] ), .C1(\gen1.n33434 ), 
    .B1(\gen1.n1601 ), .A1(\gen1.n1572[5] ), .D0(\gen1.seven_rgb[5] ), 
    .C0(\gen1.n1601 ), .B0(\gen1.n1561[5] ), .A0(\gen1.n4650 ), 
    .F0(\gen1.n33434 ), .F1(\gen1.n30764 ));
  gen1_SLICE_372 \gen1.SLICE_372 ( .D1(\gen1.n4625 ), .C1(\gen1.n30767 ), 
    .B1(\gen1.rgb1_0__N_98 ), .A1(\gen1.zero_rgb[0] ), .D0(\gen1.n1583[4] ), 
    .C0(\gen1.n1572[4] ), .B0(\gen1.n33416 ), .A0(\gen1.n1601 ), 
    .F0(\gen1.n30767 ), .F1(\gen1.rgb1_4__N_84 ));
  gen1_SLICE_373 \gen1.SLICE_373 ( .D1(\gen1.n1572[4] ), .C1(\gen1.n33416 ), 
    .B1(\gen1.n1601 ), .A1(\gen1.n1583[2] ), .D0(\gen1.seven_rgb[0] ), 
    .C0(\gen1.n1561[4] ), .B0(\gen1.n4650 ), .A0(\gen1.n1601 ), 
    .F0(\gen1.n33416 ), .F1(\gen1.n30773 ));
  gen1_SLICE_374 \gen1.SLICE_374 ( .D1(\gen1.seven_rgb[3] ), .C1(\gen1.n4650 ), 
    .B1(\gen1.n1561[3] ), .A1(\gen1.n1601 ), .D0(\highBCDtoPatternGen[2] ), 
    .C0(\highBCDtoPatternGen[1] ), .B0(\highBCDtoPatternGen[0] ), 
    .F0(\gen1.n4650 ), .F1(\gen1.n33422 ));
  gen1_SLICE_375 \gen1.SLICE_375 ( .D1(\gen1.rgb1_0__N_98 ), 
    .C1(\gen1.n30776 ), .B1(\gen1.n4625 ), .A1(\gen1.zero_rgb[3] ), 
    .D0(\gen1.n1601 ), .C0(\gen1.n1572[3] ), .B0(\gen1.n33422 ), 
    .A0(\gen1.n1583[1] ), .F0(\gen1.n30776 ), .F1(\gen1.rgb1_1__N_93 ));
  gen1_SLICE_376 \gen1.SLICE_376 ( .D0(\gen1.ones_digit_rgb_0__N_176 ), 
    .C0(\gen1.n1477[5] ), .B0(\gen1.n4638 ), .A0(\gen1.eight_rgb[5] ), 
    .F0(\gen1.ones_digit_rgb_5__N_159 ));
  gen1_SLICE_377 \gen1.SLICE_377 ( .D1(\gen1.zero_rgb[5] ), 
    .C1(\gen1.ones_digit_rgb_5__N_160 ), .B1(\gen1.ones_digit_rgb_5__N_159 ), 
    .A1(\gen1.ones_digit_rgb_0__N_176 ), .D0(\gen1.three_rgb[5] ), 
    .C0(\gen1.n33356 ), .B0(\lowBCDtoPatternGen[2] ), .A0(\gen1.two_rgb[5] ), 
    .F0(\gen1.ones_digit_rgb_5__N_160 ), .F1(\gen1.ones_digit_rgb[5] ));
  gen1_SLICE_378 \gen1.SLICE_378 ( .D1(\gen1.zero_rgb[0] ), 
    .C1(\gen1.ones_digit_rgb_4__N_163[4] ), 
    .B1(\gen1.ones_digit_rgb_2__N_168 ), .A1(\gen1.ones_digit_rgb_0__N_176 ), 
    .D0(\gen1.n1488[4] ), .C0(\gen1.n1510[4] ), .B0(\lowBCDtoPatternGen[2] ), 
    .F0(\gen1.ones_digit_rgb_4__N_163[4] ), .F1(\gen1.ones_digit_rgb[4] ));
  gen1_SLICE_379 \gen1.SLICE_379 ( .D1(\gen1.eight_rgb[4] ), 
    .C1(\gen1.n1477[4] ), .B1(\gen1.ones_digit_rgb_0__N_176 ), 
    .A1(\gen1.n4638 ), .D0(\gen1.nine_rgb[4] ), .C0(\gen1.one_rgb[0] ), 
    .B0(\lowBCDtoPatternGen[3] ), .F0(\gen1.n1477[4] ), 
    .F1(\gen1.ones_digit_rgb_2__N_168 ));
  gen1_SLICE_380 \gen1.SLICE_380 ( .D1(\gen1.eight_rgb[3] ), 
    .C1(\gen1.n1477[3] ), .B1(\gen1.ones_digit_rgb_0__N_176 ), 
    .A1(\gen1.n4638 ), .D0(\lowBCDtoPatternGen[3] ), .C0(\gen1.nine_rgb[3] ), 
    .B0(\gen1.one_rgb[3] ), .F0(\gen1.n1477[3] ), 
    .F1(\gen1.ones_digit_rgb_3__N_165 ));
  gen1_SLICE_381 \gen1.SLICE_381 ( .D1(\gen1.ones_digit_rgb_3__N_165 ), 
    .C1(\gen1.ones_digit_rgb_4__N_163[1] ), 
    .B1(\gen1.ones_digit_rgb_0__N_176 ), .A1(\gen1.zero_rgb[3] ), 
    .D0(\gen1.n1488[3] ), .C0(\gen1.n1510[1] ), .B0(\lowBCDtoPatternGen[2] ), 
    .F0(\gen1.ones_digit_rgb_4__N_163[1] ), .F1(\gen1.ones_digit_rgb[1] ));
  gen1_SLICE_382 \gen1.SLICE_382 ( .D1(\gen1.rgb1_0__N_98 ), 
    .C1(\gen1.n30770 ), .B1(\gen1.n4625 ), .A1(\gen1.zero_rgb[3] ), 
    .D0(\gen1.n1583[3] ), .C0(\gen1.n33422 ), .B0(\gen1.n1601 ), 
    .A0(\gen1.n1572[3] ), .F0(\gen1.n30770 ), .F1(\gen1.rgb1_3__N_87 ));
  gen1_SLICE_383 \gen1.SLICE_383 ( .D1(\vga1.rgb_out_c_0_N_888 ), 
    .C1(\rgb1[3] ), .D0(\gen1.rgb1_3__N_87 ), .C0(\gen1.rgb1_5__N_82[3] ), 
    .B0(\gen1.rgb1_0__N_98 ), .A0(\gen1.ones_digit_rgb[3] ), .F0(\rgb1[3] ), 
    .F1(rgb_out_c_3));
  gen1_SLICE_384 \gen1.SLICE_384 ( .D0(\gen1.rgb1_0__N_98 ), 
    .C0(\gen1.n30773 ), .B0(\gen1.zero_rgb[0] ), .A0(\gen1.n4625 ), 
    .F0(\gen1.rgb1_2__N_90 ));
  gen1_SLICE_385 \gen1.SLICE_385 ( .D1(\vga1.rgb_out_c_0_N_888 ), 
    .C1(\rgb1[2] ), .D0(\gen1.rgb1_2__N_90 ), .C0(\gen1.rgb1_5__N_82[2] ), 
    .B0(\gen1.rgb1_0__N_98 ), .A0(\gen1.ones_digit_rgb[2] ), .F0(\rgb1[2] ), 
    .F1(rgb_out_c_2));
  gen1_SLICE_386 \gen1.SLICE_386 ( .D1(\gen1.state_screen_0__N_122 ), 
    .C1(\gen1.state_screen_3__N_108 ), .B1(\gen1.state_screen_3__N_107 ), 
    .A1(\gen1.state_screen_3__N_109 ), .D0(\gen1.n186[3] ), 
    .C0(\gen1.n179[3] ), .B0(\gen1.n271 ), .F0(\gen1.state_screen_3__N_108 ), 
    .F1(\gen1.state_screen[3] ));
  gen1_SLICE_387 \gen1.SLICE_387 ( .D1(\gen1.state_screen_0__N_122 ), 
    .C1(\gen1.n30801 ), .B1(\gen1.n227 ), .A1(\gen1.n30802 ), 
    .D0(\gen1.n242[3] ), .C0(\gen1.n235[3] ), .B0(\gen1.n271 ), 
    .F0(\gen1.n30801 ), .F1(\gen1.state_screen_3__N_107 ));
  gen1_SLICE_389 \gen1.SLICE_389 ( .D1(\vga1.rgb_out_c_0_N_888 ), 
    .C1(\rgb1[1] ), .D0(\gen1.rgb1_1__N_93 ), .C0(\gen1.rgb1_5__N_82[1] ), 
    .B0(\gen1.ones_digit_rgb[1] ), .A0(\gen1.rgb1_0__N_98 ), .F0(\rgb1[1] ), 
    .F1(rgb_out_c_1));
  gen1_SLICE_390 \gen1.SLICE_390 ( .D1(\gen1.n30757 ), .C1(\gen1.n30756 ), 
    .B1(\gen1.n227 ), .A1(\gen1.state_screen_0__N_122 ), .D0(\gen1.n242[1] ), 
    .C0(\gen1.n235[1] ), .B0(\gen1.n271 ), .F0(\gen1.n30756 ), 
    .F1(\gen1.state_screen_1__N_115 ));
  gen1_SLICE_391 \gen1.SLICE_391 ( .D1(\gen1.game_rgb[0] ), 
    .C1(\gen1.state_screen[1] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\gen1.state_screen_1__N_117 ), .C0(\gen1.state_screen_1__N_115 ), 
    .B0(\gen1.state_screen_0__N_122 ), .A0(\gen1.state_screen_1__N_116 ), 
    .F0(\gen1.state_screen[1] ), .F1(\gen1.rgb1_5__N_82[1] ));
  gen1_SLICE_392 \gen1.SLICE_392 ( .D1(\gen1.state_screen_0__N_122 ), 
    .C1(\gen1.n30840 ), .B1(\gen1.n227 ), .A1(\gen1.n30841 ), 
    .D0(\gen1.n242[2] ), .C0(\gen1.n235[2] ), .B0(\gen1.n271 ), 
    .F0(\gen1.n30840 ), .F1(\gen1.state_screen_2__N_111 ));
  gen1_SLICE_393 \gen1.SLICE_393 ( .D1(\gen1.state_screen_0__N_122 ), 
    .C1(\gen1.state_screen_2__N_113 ), .B1(\gen1.state_screen_2__N_111 ), 
    .A1(\gen1.state_screen_2__N_112 ), .D0(\gen1.n164[2] ), 
    .C0(\gen1.n157[2] ), .B0(\gen1.n271 ), .F0(\gen1.state_screen_2__N_113 ), 
    .F1(\gen1.state_screen[2] ));
  gen1_SLICE_394 \gen1.SLICE_394 ( .D1(\gen1.n4625 ), .C1(\gen1.n30779 ), 
    .B1(\gen1.rgb1_0__N_98 ), .A1(\gen1.zero_rgb[0] ), .D0(\gen1.n1583[0] ), 
    .C0(\gen1.n1572[4] ), .B0(\gen1.n33416 ), .A0(\gen1.n1601 ), 
    .F0(\gen1.n30779 ), .F1(\gen1.rgb1_0__N_96 ));
  gen1_SLICE_395 \gen1.SLICE_395 ( .C1(\rgb1[0] ), 
    .A1(\vga1.rgb_out_c_0_N_888 ), .D0(\gen1.rgb1_0__N_96 ), 
    .C0(\gen1.rgb1_5__N_82[0] ), .B0(\gen1.ones_digit_rgb[0] ), 
    .A0(\gen1.rgb1_0__N_98 ), .F0(\rgb1[0] ), .F1(rgb_out_c_0));
  gen1_SLICE_396 \gen1.SLICE_396 ( .D0(\gen1.rgb1_0__N_98 ), 
    .C0(\gen1.n30764 ), .B0(\gen1.n4625 ), .A0(\gen1.zero_rgb[5] ), 
    .F0(\gen1.rgb1_5__N_81 ));
  gen1_SLICE_397 \gen1.SLICE_397 ( .D1(\vga1.rgb_out_c_0_N_888 ), 
    .C1(\rgb1[5] ), .D0(\gen1.rgb1_5__N_81 ), .C0(\gen1.rgb1_5__N_82[5] ), 
    .B0(\gen1.rgb1_0__N_98 ), .A0(\gen1.ones_digit_rgb[5] ), .F0(\rgb1[5] ), 
    .F1(rgb_out_c_5));
  gen1_SLICE_398 \gen1.SLICE_398 ( .D1(\gen1.n30847 ), .C1(\gen1.n30846 ), 
    .B1(\gen1.n227 ), .A1(\gen1.state_screen_0__N_122 ), .D0(\gen1.n242[5] ), 
    .C0(\gen1.n235[5] ), .B0(\gen1.n271 ), .F0(\gen1.n30846 ), 
    .F1(\gen1.state_screen_5__N_99 ));
  gen1_SLICE_399 \gen1.SLICE_399 ( .D1(\gen1.game_rgb[5] ), 
    .C1(\gen1.state_screen[5] ), .B1(\curr_state[0] ), .A1(\curr_state[1] ), 
    .D0(\gen1.state_screen_5__N_101 ), .C0(\gen1.state_screen_5__N_99 ), 
    .B0(\gen1.state_screen_0__N_122 ), .A0(\gen1.state_screen_5__N_100 ), 
    .F0(\gen1.state_screen[5] ), .F1(\gen1.rgb1_5__N_82[5] ));
  gen1_SLICE_400 \gen1.SLICE_400 ( .D1(\gen1.n30838 ), .C1(\gen1.n30837 ), 
    .B1(\gen1.n227 ), .A1(\gen1.state_screen_0__N_122 ), .D0(\gen1.n242[4] ), 
    .C0(\gen1.n235[4] ), .B0(\gen1.n271 ), .F0(\gen1.n30837 ), 
    .F1(\gen1.state_screen_4__N_103 ));
  gen1_SLICE_401 \gen1.SLICE_401 ( .D1(\gen1.game_rgb[5] ), 
    .C1(\gen1.state_screen[4] ), .B1(\curr_state[0] ), .A1(\curr_state[1] ), 
    .D0(\gen1.state_screen_4__N_105 ), .C0(\gen1.state_screen_4__N_103 ), 
    .B0(\gen1.state_screen_0__N_122 ), .A0(\gen1.state_screen_4__N_104 ), 
    .F0(\gen1.state_screen[4] ), .F1(\gen1.rgb1_5__N_82[4] ));
  gen1_SLICE_402 \gen1.SLICE_402 ( .D1(\lowBCDtoPatternGen[0] ), 
    .C1(\gen1.n1466[5] ), .B1(\lowBCDtoPatternGen[2] ), .A1(\gen1.n1499[5] ), 
    .D0(\gen1.five_rgb[5] ), .C0(n24656), .A0(\gen1.seven_rgb[5] ), 
    .F0(\gen1.n1466[5] ), .F1(\gen1.n33356 ));
  gen1_SLICE_404 \gen1.SLICE_404 ( .D1(\gen1.n30844 ), .C1(\gen1.n30843 ), 
    .B1(\gen1.n227 ), .A1(\gen1.state_screen_0__N_122 ), .D0(\gen1.n242[0] ), 
    .C0(\gen1.n235[0] ), .B0(\gen1.n271 ), .F0(\gen1.n30843 ), 
    .F1(\gen1.state_screen_0__N_119 ));
  gen1_SLICE_405 \gen1.SLICE_405 ( .D1(\gen1.game_rgb[0] ), 
    .C1(\gen1.state_screen[0] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\gen1.state_screen_0__N_121 ), .C0(\gen1.state_screen_0__N_119 ), 
    .B0(\gen1.state_screen_0__N_122 ), .A0(\gen1.state_screen_0__N_120 ), 
    .F0(\gen1.state_screen[0] ), .F1(\gen1.rgb1_5__N_82[0] ));
  gen1_SLICE_407 \gen1.SLICE_407 ( .C1(\rgb1[4] ), 
    .A1(\vga1.rgb_out_c_0_N_888 ), .D0(\gen1.rgb1_0__N_98 ), 
    .C0(\gen1.rgb1_5__N_82[4] ), .B0(\gen1.ones_digit_rgb[4] ), 
    .A0(\gen1.rgb1_4__N_84 ), .F0(\rgb1[4] ), .F1(rgb_out_c_4));
  gen1_SLICE_408 \gen1.SLICE_408 ( .D1(\gen1.n29891 ), .C1(\gen1.n24383 ), 
    .B1(n19), .A1(\gen1.n15 ), .D0(\gen1.n20_adj_1601 ), 
    .C0(\gen1.n20_adj_1600 ), .B0(\gen1.n17 ), .A0(n19), .F0(\gen1.n24383 ), 
    .F1(\gen1.n28687 ));
  gen1_SLICE_410 \gen1.SLICE_410 ( .D1(\gen1.n15549 ), .C1(\gen1.n28705 ), 
    .B1(n19), .A1(\gen1.n15_adj_1597 ), .D0(\gen1.n14_adj_1608 ), 
    .C0(\gen1.n15_adj_1602 ), .B0(\x[2] ), .A0(\gen1.n20_adj_1607 ), 
    .F0(\gen1.n28705 ), .F1(\gen1.n6_adj_1609 ));
  gen1_zero1_SLICE_411 \gen1.zero1.SLICE_411 ( .D1(\x[1] ), 
    .C1(\gen1.n14_adj_1596 ), .A1(\x[2] ), .D0(\x[4] ), .C0(\x[3] ), 
    .B0(\x[5] ), .F0(\gen1.n14_adj_1596 ), .F1(\gen1.n15_adj_1602 ));
  gen1_SLICE_412 \gen1.SLICE_412 ( .D0(\gen1.n15317 ), .C0(\gen1.n28732 ), 
    .B0(\gen1.n15_adj_1621 ), .A0(\gen1.n20_adj_1604 ), 
    .F0(\gen1.n6_adj_1623 ));
  gen1_SLICE_413 \gen1.SLICE_413 ( .D0(\gen1.n15_adj_1605 ), 
    .C0(\gen1.n28743 ), .B0(\gen1.n20_adj_1620 ), .A0(\gen1.n15_adj_1621 ), 
    .F0(\gen1.n15317 ));
  gen1_SLICE_414 \gen1.SLICE_414 ( .D1(\gen1.n17_adj_1642 ), 
    .C1(\gen1.n15211 ), .B1(\gen1.n19_adj_1619 ), .D0(\gen1.n24282 ), 
    .C0(\gen1.n20_adj_1607 ), .B0(\gen1.n17_adj_1625 ), 
    .A0(\gen1.n19_adj_1619 ), .F0(\gen1.n15211 ), .F1(\gen1.n15269 ));
  gen1_SLICE_416 \gen1.SLICE_416 ( .D1(\gen1.n15473 ), .C1(\gen1.n13812 ), 
    .B1(\gen1.n15_adj_1616 ), .A1(\gen1.n13279 ), .D0(\gen1.n17_adj_1642 ), 
    .C0(\gen1.n20 ), .A0(\gen1.n19_adj_1619 ), .F0(\gen1.n13812 ), 
    .F1(\gen1.n29796 ));
  gen1_SLICE_417 \gen1.SLICE_417 ( .D1(n15277), .C1(\gen1.n13889 ), .B1(n19), 
    .A1(\gen1.n15_adj_1616 ), .D0(\gen1.n13346 ), .C0(\gen1.n19_adj_1636 ), 
    .B0(\gen1.n20_adj_1600 ), .A0(\gen1.n15_adj_1599 ), .F0(\gen1.n13889 ), 
    .F1(\gen1.n15473 ));
  gen1_SLICE_418 \gen1.SLICE_418 ( .D0(\gen1.n20_adj_1620 ), 
    .C0(\gen1.n15135 ), .B0(\gen1.n15_adj_1599 ), .F0(\gen1.n5_adj_1627 ));
  gen1_SLICE_419 \gen1.SLICE_419 ( .D1(\gen1.n14849 ), .C1(\gen1.n28774 ), 
    .B1(\gen1.n20_adj_1607 ), .A1(\gen1.n15_adj_1599 ), .D0(n12_adj_1767), 
    .C0(\gen1.n19_adj_1619 ), .B0(\gen1.n15779 ), .A0(\gen1.n14_adj_1596 ), 
    .F0(\gen1.n28774 ), .F1(\gen1.n15135 ));
  gen1_SLICE_420 \gen1.SLICE_420 ( .D0(\gen1.n20_adj_1644 ), 
    .C0(\gen1.n16_adj_1643 ), .B0(\gen1.n17_adj_1641 ), 
    .A0(\gen1.n19_adj_1619 ), .F0(\gen1.n31 ));
  gen1_zero1_SLICE_421 \gen1.zero1.SLICE_421 ( .D1(\y[3] ), .C1(\y[2] ), 
    .D0(n6659), .C0(\y[4] ), .B0(\gen1.n16_adj_1643 ), .A0(\y[1] ), 
    .F0(\gen1.n20_adj_1644 ), .F1(\gen1.n16_adj_1643 ));
  gen1_SLICE_422 \gen1.SLICE_422 ( .D1(\gen1.n15_adj_1646 ), 
    .C1(\gen1.n24628 ), .B1(n21), .A1(n19), .D0(\y[1] ), .C0(n21), 
    .B0(\gen1.n15_adj_1633 ), .A0(\gen1.n17_adj_1625 ), .F0(\gen1.n24628 ), 
    .F1(\gen1.n28723 ));
  gen1_SLICE_424 \gen1.SLICE_424 ( .D0(\gen1.n8_adj_1650 ), .C0(\gen1.n28590 ), 
    .B0(\gen1.n28566 ), .A0(\gen1.n20_adj_1635 ), .F0(\gen1.n15839 ));
  gen1_SLICE_425 \gen1.SLICE_425 ( .D1(\x[1] ), .C1(n14), .B1(\gen1.n14_c ), 
    .A1(\x[2] ), .D0(\gen1.n28590 ), .C0(n12_adj_1783), .B0(\gen1.n20 ), 
    .A0(\gen1.n14_c ), .F0(\gen1.n8_adj_1650 ), .F1(\gen1.n28590 ));
  gen1_zero1_SLICE_426 \gen1.zero1.SLICE_426 ( .D1(\gen1.n4_adj_1664 ), 
    .C1(\gen1.zero1.n167 ), .B1(\y[4] ), .A1(\x[4] ), .D0(\x[4] ), 
    .C0(\gen1.zero1.n30983 ), .B0(\x[1] ), .A0(\gen1.zero1.n109 ), 
    .F0(\gen1.zero1.n167 ), .F1(n4));
  gen1_zero1_SLICE_428 \gen1.zero1.SLICE_428 ( .D1(\gen1.n45_c ), .C1(\y[3] ), 
    .B1(n5), .A1(\y[5] ), .D0(\y[3] ), .C0(\x[2] ), .B0(\y[5] ), 
    .F0(\gen1.zero1.n30975 ), .F1(\gen1.zero1.n125 ));
  gen1_zero1_SLICE_429 \gen1.zero1.SLICE_429 ( .D1(\gen1.zero1.n30975 ), 
    .C1(\gen1.n178 ), .B1(\y[3] ), .A1(\x[3] ), .D0(\y[1] ), .C0(\x[5] ), 
    .F0(\gen1.n178 ), .F1(\gen1.zero1.n115 ));
  gen1_zero1_SLICE_430 \gen1.zero1.SLICE_430 ( .D1(\gen1.n13398 ), 
    .C1(\gen1.zero1.n30979 ), .B1(\y[4] ), .A1(\y[3] ), .D0(n13402), 
    .C0(\gen1.n13398 ), .B0(n4_adj_1784), .A0(\y[5] ), 
    .F0(\gen1.zero1.n30979 ), .F1(n30977));
  gen1_zero1_SLICE_432 \gen1.zero1.SLICE_432 ( .D1(\gen1.zero1.n125 ), 
    .C1(\gen1.zero1.n169 ), .B1(\y[4] ), .A1(\x[4] ), .D0(n4_adj_1784), 
    .C0(\gen1.zero1.n115 ), .B0(\y[2] ), .A0(\y[3] ), .F0(\gen1.zero1.n169 ), 
    .F1(n143));
  vga1_SLICE_433 \vga1.SLICE_433 ( .D0(n143), .C0(n30977), .B0(n13426), 
    .A0(\x[4] ), .F0(\vga1.n6_adj_1034 ));
  gen1_zero1_SLICE_434 \gen1.zero1.SLICE_434 ( .D1(\y[4] ), 
    .C1(\gen1.n17_adj_1625 ), .B1(\y[5] ), .A1(\y[6] ), .D0(\y[3] ), 
    .C0(\y[1] ), .A0(\y[2] ), .F0(\gen1.n17_adj_1625 ), 
    .F1(\gen1.n20_adj_1620 ));
  gen1_four1_SLICE_435 \gen1.four1.SLICE_435 ( .D1(\y[1] ), .C1(\gen1.n15715 ), 
    .B1(\y[2] ), .A1(\y[3] ), .D0(\gen1.n16_adj_1643 ), .C0(\gen1.n15283 ), 
    .B0(\gen1.n17_adj_1625 ), .A0(\y[1] ), .F0(\gen1.n15715 ), 
    .F1(\gen1.n15783 ));
  gen1_two1_SLICE_436 \gen1.two1.SLICE_436 ( .D1(\x[3] ), 
    .C1(\gen1.two1.n206 ), .B1(\x[2] ), .A1(\x[5] ), .D0(\y[1] ), .C0(\y[2] ), 
    .B0(\y[5] ), .A0(\x[3] ), .F0(\gen1.two1.n206 ), .F1(\gen1.two1.n221 ));
  gen1_two1_SLICE_438 \gen1.two1.SLICE_438 ( .D1(\gen1.n13331 ), 
    .C1(\gen1.two1.n30959 ), .B1(\gen1.two1.n202 ), .A1(\y[5] ), .D0(\y[5] ), 
    .C0(\y[3] ), .B0(\y[2] ), .A0(\y[4] ), .F0(\gen1.two1.n30959 ), 
    .F1(\gen1.two1.n30956 ));
  gen1_two1_SLICE_440 \gen1.two1.SLICE_440 ( .D1(n13402), 
    .C1(\gen1.two1.n30966 ), .B1(\y[3] ), .A1(n4_adj_1784), .D0(\x[3] ), 
    .C0(\y[3] ), .B0(\y[2] ), .A0(\y[1] ), .F0(\gen1.two1.n30966 ), 
    .F1(\gen1.two1.n30965 ));
  gen1_three1_SLICE_442 \gen1.three1.SLICE_442 ( .D1(\gen1.three1.n13673 ), 
    .C1(\gen1.three1.n142 ), .B1(\y[4] ), .A1(\x[4] ), 
    .D0(\gen1.three1.n30948 ), .C0(\gen1.n45_c ), .B0(\y[3] ), .A0(\y[5] ), 
    .F0(\gen1.three1.n142 ), .F1(\gen1.three1.n115 ));
  gen1_three1_SLICE_443 \gen1.three1.SLICE_443 ( .D1(\y[1] ), .C1(\y[3] ), 
    .B1(\y[2] ), .D0(\y[4] ), .C0(\y[1] ), .B0(\y[5] ), .A0(\y[2] ), 
    .F0(\gen1.three1.n30948 ), .F1(\gen1.three1.n13673 ));
  gen1_three1_SLICE_445 \gen1.three1.SLICE_445 ( .D1(n4_adj_1982), 
    .C1(\gen1.three1.n139 ), .B1(\x[3] ), .A1(\gen1.three1.n239 ), 
    .D0(\gen1.three1.n115 ), .C0(\gen1.three1.n121 ), .B0(n78), .A0(\x[4] ), 
    .F0(\gen1.three1.n139 ), .F1(\gen1.three1.n8 ));
  gen1_three1_SLICE_447 \gen1.three1.SLICE_447 ( .D1(\x[3] ), 
    .C1(\gen1.n4_adj_1670 ), .B1(\x[5] ), .A1(\y[6] ), .D0(\x[4] ), 
    .C0(\x[2] ), .B0(\x[1] ), .F0(\gen1.n4_adj_1670 ), .F1(n4_adj_1982));
  gen1_six1_SLICE_448 \gen1.six1.SLICE_448 ( .D1(\gen1.six1.n30921 ), 
    .C1(\gen1.six1.n30917 ), .B1(\y[3] ), .A1(\y[2] ), .D0(\gen1.n33 ), 
    .C0(\gen1.six1.n30919 ), .B0(\y[4] ), .A0(\y[5] ), .F0(\gen1.six1.n30917 ), 
    .F1(\gen1.six1.n135 ));
  gen1_six1_SLICE_449 \gen1.six1.SLICE_449 ( .D1(\x[4] ), .C1(\gen1.n13374 ), 
    .B1(\x[3] ), .A1(\y[4] ), .D0(\x[1] ), .B0(\x[2] ), .F0(\gen1.n13374 ), 
    .F1(\gen1.six1.n30919 ));
  gen1_six1_SLICE_450 \gen1.six1.SLICE_450 ( .D1(\gen1.n33 ), 
    .C1(\gen1.six1.n13878 ), .B1(\x[4] ), .A1(\y[5] ), .D0(\y[4] ), 
    .C0(\x[3] ), .B0(\x[1] ), .A0(\x[2] ), .F0(\gen1.six1.n13878 ), 
    .F1(\gen1.six1.n30921 ));
  gen1_nine1_SLICE_451 \gen1.nine1.SLICE_451 ( .D1(\x[3] ), .C1(\x[4] ), 
    .D0(\x[4] ), .C0(\x[3] ), .A0(\x[2] ), .F0(\gen1.n33 ), .F1(\gen1.n71 ));
  gen1_seven1_SLICE_452 \gen1.seven1.SLICE_452 ( .D1(\x[4] ), .C1(n39), 
    .B1(\x[5] ), .A1(\y[5] ), .D0(\y[3] ), .C0(\y[2] ), .F0(n39), 
    .F1(\gen1.seven1.n24367 ));
  gen1_seven1_SLICE_453 \gen1.seven1.SLICE_453 ( .D1(\gen1.seven1.n24367 ), 
    .C1(\gen1.seven1.n127 ), .B1(\y[4] ), .A1(\y[5] ), .D0(\y[3] ), 
    .C0(\x[4] ), .B0(\x[3] ), .A0(\y[2] ), .F0(\gen1.seven1.n127 ), 
    .F1(\gen1.seven1.n10 ));
  gen1_seven1_SLICE_454 \gen1.seven1.SLICE_454 ( .D0(\gen1.seven1.n68 ), 
    .C0(\gen1.seven1.n30912 ), .B0(\x[1] ), .A0(\x[2] ), 
    .F0(\gen1.seven1.n129 ));
  gen1_seven1_SLICE_455 \gen1.seven1.SLICE_455 ( .D1(\x[3] ), 
    .C1(\gen1.seven1.n65 ), .A1(\x[1] ), .D0(\y[4] ), .C0(\x[4] ), .B0(\y[2] ), 
    .A0(\y[3] ), .F0(\gen1.seven1.n65 ), .F1(\gen1.seven1.n30912 ));
  gen1_one1_SLICE_456 \gen1.one1.SLICE_456 ( .D1(\gen1.one1.n14803 ), 
    .C1(\gen1.one1.n156 ), .B1(\y[4] ), .A1(\x[4] ), .D0(\x[4] ), .C0(\x[3] ), 
    .B0(\x[1] ), .A0(\x[2] ), .F0(\gen1.one1.n156 ), .F1(\gen1.one1.n24580 ));
  gen1_game1_SLICE_458 \gen1.game1.SLICE_458 ( .D1(\bar_position1y[9] ), 
    .C1(\gen1.game1.n18_adj_1157 ), .A1(\gen1.game1.n42_adj_1537[6] ), 
    .D0(\gen1.game1.bar_position1y[8] ), .C0(\gen1.game1.n16_adj_1155 ), 
    .A0(\gen1.game1.n42_adj_1537[5] ), .F0(\gen1.game1.n18_adj_1157 ), 
    .F1(\gen1.game1.n2175 ));
  gen1_game1_SLICE_459 \gen1.game1.SLICE_459 ( .D1(\gen1.game1.n2213 ), 
    .C1(\gen1.game1.n6549 ), .A1(\gen1.game1.n24526 ), 
    .D0(\gen1.game1.n18_adj_1170 ), .C0(\gen1.game1.n2175 ), 
    .B0(\gen1.game1.n42_adj_1537[6] ), .A0(\gen1.game1.n2177 ), 
    .F0(\gen1.game1.n6549 ), .F1(\gen1.game1.n13188 ));
  gen1_game1_SLICE_460 \gen1.game1.SLICE_460 ( .D1(\gen1.game1.n331 ), 
    .C1(\gen1.game1.n30849 ), .B1(\gen1.game1.n15417 ), .A1(\gen1.game1.bar6 ), 
    .D0(bar1), .C0(\gen1.game1.n110 ), .B0(n15355), .A0(\bar_position1y[9] ), 
    .F0(\gen1.game1.n30849 ), .F1(\gen1.game1.n358 ));
  gen1_game1_SLICE_461 \gen1.game1.SLICE_461 ( .D1(\bar_position1y[9] ), 
    .C1(\gen1.game1.n8_adj_1484 ), .B1(\gen1.game1.n24626 ), 
    .A1(\gen1.game1.bar_position1y[6] ), .D0(\gen1.game1.bar_position1y[5] ), 
    .C0(\gen1.game1.bar_position1y[8] ), .A0(\gen1.game1.bar_position1y[7] ), 
    .F0(\gen1.game1.n8_adj_1484 ), .F1(\gen1.game1.n110 ));
  gen1_game1_SLICE_462 \gen1.game1.SLICE_462 ( .D1(\gen1.game1.n6881 ), 
    .C1(\gen1.game1.n8_adj_1274 ), .B1(\gen1.game1.n7081 ), 
    .A1(\gen1.game1.n2 ), .D0(\gen1.game1.n6611 ), .C0(\gen1.game1.n3 ), 
    .B0(\gen1.game1.counter[2] ), .A0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n8_adj_1274 ), .F1(\gen1.game1.n10_adj_1512 ));
  gen1_game1_SLICE_463 \gen1.game1.SLICE_463 ( .D1(\gen1.game1.counter[6] ), 
    .C1(\gen1.game1.n6569 ), .B1(\gen1.game1.n6853 ), .A1(\gen1.game1.n7068 ), 
    .D0(\gen1.game1.n7322 ), .C0(\gen1.game1.n7002 ), 
    .B0(\gen1.game1.counter[10] ), .F0(\gen1.game1.n6569 ), 
    .F1(\gen1.game1.n3 ));
  gen1_game1_SLICE_464 \gen1.game1.SLICE_464 ( 
    .D1(\gen1.game1.n42_adj_1544[6] ), .C1(\gen1.game1.n18_adj_1288 ), 
    .B1(\gen1.game1.bar_position3y2[9] ), .A1(\gen1.game1.n18_adj_1289 ), 
    .D0(\gen1.game1.n42_adj_1544[5] ), .C0(\gen1.game1.n16_adj_1286 ), 
    .B0(\gen1.game1.bar_position3y2[8] ), .F0(\gen1.game1.n18_adj_1288 ), 
    .F1(\gen1.game1.n2812 ));
  gen1_game1_SLICE_465 \gen1.game1.SLICE_465 ( .D0(\gen1.game1.n18_adj_1298 ), 
    .C0(\gen1.game1.n2812 ), .B0(\gen1.game1.n6525 ), 
    .A0(\gen1.game1.bar_position3y2[9] ), .F0(\gen1.game1.n2818 ));
  gen1_game1_SLICE_466 \gen1.game1.SLICE_466 ( .D1(\x[6] ), 
    .C1(\gen1.game1.n15335 ), .B1(\x[8] ), .A1(\x[7] ), .D0(n4_adj_1784), 
    .C0(\x[4] ), .B0(\x[5] ), .A0(\x[1] ), .F0(\gen1.game1.n15335 ), 
    .F1(\gen1.game1.n29844 ));
  gen1_game1_SLICE_467 \gen1.game1.SLICE_467 ( .C1(\gen1.game1.n14_adj_1371 ), 
    .A1(\x[7] ), .D0(\gen1.game1.n16_adj_1093 ), .C0(\gen1.game1.n29844 ), 
    .B0(\x[9] ), .A0(\x[8] ), .F0(\gen1.game1.n6561 ), 
    .F1(\gen1.game1.n16_adj_1093 ));
  gen1_game1_SLICE_468 \gen1.game1.SLICE_468 ( 
    .D1(\gen1.game1.bar_position4y2[9] ), .C1(\gen1.game1.n18_adj_1319 ), 
    .A1(\gen1.game1.n42_adj_1543[6] ), .D0(\gen1.game1.n42_adj_1543[5] ), 
    .C0(\gen1.game1.n16_adj_1317 ), .B0(\gen1.game1.bar_position4y2[8] ), 
    .F0(\gen1.game1.n18_adj_1319 ), .F1(\gen1.game1.n2844 ));
  gen1_game1_SLICE_469 \gen1.game1.SLICE_469 ( .D1(\gen1.game1.n9 ), 
    .C1(\gen1.game1.n2849 ), .B1(\x[9] ), .A1(\x[8] ), 
    .D0(\gen1.game1.n18_adj_1359 ), .C0(\gen1.game1.n2844 ), 
    .B0(\gen1.game1.n42_adj_1543[6] ), .A0(\gen1.game1.n2846 ), 
    .F0(\gen1.game1.n2849 ), .F1(\gen1.game1.n2851 ));
  gen1_game1_SLICE_470 \gen1.game1.SLICE_470 ( .D1(\gen1.game1.n15335 ), 
    .C1(\gen1.game1.n14_adj_1371 ), .B1(\x[6] ), .A1(\x[7] ), .D0(n4_adj_1784), 
    .C0(\x[6] ), .B0(\x[5] ), .A0(\x[4] ), .F0(\gen1.game1.n14_adj_1371 ), 
    .F1(\gen1.game1.n9 ));
  gen1_game1_SLICE_472 \gen1.game1.SLICE_472 ( 
    .D1(\gen1.game1.game_rgb_3__N_183 ), .C1(\gen1.game1.game_rgb_5__N_180 ), 
    .B1(\gen1.game1.game_rgb_2__N_186 ), .A1(\gen1.game1.game_rgb_0__N_189 ), 
    .D0(\gen1.game1.n13188 ), .C0(\gen1.game1.n6_adj_1300 ), 
    .B0(\gen1.game1.n2246 ), .A0(\gen1.game1.n29646 ), 
    .F0(\gen1.game1.game_rgb_5__N_180 ), .F1(\gen1.game1.game_rgb_0__N_190 ));
  gen1_game1_SLICE_473 \gen1.game1.SLICE_473 ( .D1(\gen1.state_screen[2] ), 
    .C1(\gen1.game_rgb[2] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\gen1.game1.game_rgb_0__N_188 ), .C0(\gen1.game1.game_rgb_2__N_186 ), 
    .A0(\gen1.game1.game_rgb_0__N_190 ), .F0(\gen1.game_rgb[2] ), 
    .F1(\gen1.rgb1_5__N_82[2] ));
  gen1_game1_SLICE_474 \gen1.game1.SLICE_474 ( .D1(\gen1.game1.n4_adj_1493 ), 
    .C1(\gen1.game1.n28683 ), .B1(\gen1.game1.counter[11] ), 
    .A1(\gen1.game1.n7163 ), .D0(\gen1.game1.n6949 ), 
    .C0(\gen1.game1.n10_adj_1476 ), .B0(\gen1.game1.n24476 ), 
    .A0(\gen1.game1.counter[11] ), .F0(\gen1.game1.n28683 ), 
    .F1(\gen1.game1.n6_adj_1494 ));
  gen1_game1_SLICE_476 \gen1.game1.SLICE_476 ( .D1(\gen1.game1.counter[1] ), 
    .C1(\gen1.game1.counter[7] ), .D0(\gen1.game1.n7057 ), 
    .C0(\gen1.game1.n6744 ), .B0(\gen1.game1.n6858 ), 
    .A0(\gen1.game1.counter[1] ), .F0(\gen1.game1.n24459 ), 
    .F1(\gen1.game1.n6965 ));
  gen1_game1_SLICE_477 \gen1.game1.SLICE_477 ( .D1(\gen1.game1.n24459 ), 
    .C1(\gen1.game1.n7057 ), .B1(\gen1.game1.n6_adj_1473 ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[11] ), .F0(\gen1.game1.n7057 ), 
    .F1(\gen1.game1.n29777 ));
  gen1_four1_SLICE_478 \gen1.four1.SLICE_478 ( .D1(\gen1.n19_adj_1636 ), 
    .C1(\gen1.n20_adj_1638 ), .B1(\gen1.n15779 ), .A1(\gen1.n19_adj_1619 ), 
    .D0(\y[1] ), .C0(\gen1.n19_adj_1636 ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.n20_adj_1638 ), .F1(\gen1.n28746 ));
  gen1_four1_SLICE_480 \gen1.four1.SLICE_480 ( .D1(\gen1.n20_adj_1604 ), 
    .C1(\gen1.n114 ), .B1(\gen1.n14_c ), .A1(\x[2] ), .D0(\x[2] ), .C0(\x[5] ), 
    .B0(\x[3] ), .A0(\x[4] ), .F0(\gen1.n114 ), .F1(\gen1.n113 ));
  gen1_four1_SLICE_482 \gen1.four1.SLICE_482 ( .D1(\gen1.four1.n230 ), 
    .C1(\gen1.four1.n136 ), .B1(n5), .A1(\x[5] ), .D0(\x[5] ), 
    .C0(\gen1.four1.n6018 ), .B0(\x[4] ), .A0(\gen1.n13207 ), 
    .F0(\gen1.four1.n136 ), .F1(\gen1.four1.n8 ));
  gen1_four1_SLICE_484 \gen1.four1.SLICE_484 ( .D1(\gen1.n24365 ), 
    .C1(\gen1.n20_adj_1604 ), .B1(\gen1.n15_adj_1602 ), .A1(\gen1.n28588 ), 
    .D0(\y[1] ), .C0(\y[3] ), .B0(\y[2] ), .A0(\gen1.n19_adj_1619 ), 
    .F0(\gen1.n20_adj_1604 ), .F1(\gen1.n16_c ));
  gen1_SLICE_485 \gen1.SLICE_485 ( .D1(\gen1.n20_adj_1635 ), 
    .C1(\gen1.n15679 ), .B1(\gen1.n15_adj_1633 ), .A1(\gen1.n15_adj_1613 ), 
    .D0(\gen1.n15271 ), .C0(\gen1.n19_adj_1619 ), .B0(\gen1.n20_adj_1604 ), 
    .A0(\gen1.n20_adj_1603 ), .F0(\gen1.n15679 ), .F1(\gen1.n28570 ));
  audio_SLICE_486 \audio.SLICE_486 ( .D1(inputKeys_c_1), .C1(inputKeys_c_0), 
    .D0(\audio.n13372 ), .C0(inputKeys_c_3), .B0(inputKeys_c_2), 
    .A0(inputKeys_c_4), .F0(\audio.n6615 ), .F1(\audio.n13372 ));
  audio_SLICE_487 \audio.SLICE_487 ( .D0(\audio.limit_16__N_228 ), 
    .C0(\audio.n13693 ), .B0(\audio.n13372 ), .A0(\audio.n6615 ), 
    .F0(\audio.n24331 ));
  audio_SLICE_488 \audio.SLICE_488 ( .D1(\audio.cout.sig_008.FeedThruLUT ), 
    .C1(\audio.n34 ), .B1(\audio.limit[16] ), .A1(\audio.count[17] ), 
    .D0(\audio.limit[15] ), .C0(\audio.n32_adj_1068 ), .B0(\audio.count[16] ), 
    .F0(\audio.n34 ), .F1(\audio.n227 ));
  audio_SLICE_489 \audio.SLICE_489 ( .C1(\audio.count[17] ), 
    .D0(\audio.audioTone_c_N_889 ), .C0(\audio.n227 ), .B0(\audio.count[17] ), 
    .A0(n9_adj_1790), .F0(\audio.count_0__N_226 ), .F1(\audio.n1[17] ));
  audio_SLICE_490 \audio.SLICE_490 ( .D1(\audio.limit_16__N_228 ), 
    .C1(\audio.n13449 ), .B1(\audio.n6618 ), .A1(\audio.n13372 ), 
    .D0(\audio.n6615 ), .C0(\audio.limit_16__N_228 ), .B0(inputKeys_c_0), 
    .A0(inputKeys_c_1), .F0(\audio.n13449 ), .F1(\audio.n13711 ));
  vga1_SLICE_492 \vga1.SLICE_492 ( .D1(n34567), .C1(\vga1.n31010 ), 
    .B1(\x[1] ), .A1(\x[2] ), .D0(\x[4] ), .C0(\x[3] ), .B0(\y[2] ), 
    .A0(\x[1] ), .F0(\vga1.n31010 ), .F1(\vga1.n19896 ));
  vga1_SLICE_494 \vga1.SLICE_494 ( .D1(n34567), .C1(\vga1.n31009 ), 
    .B1(\x[2] ), .A1(\x[1] ), .D0(\y[2] ), .C0(\x[4] ), .B0(\x[1] ), 
    .A0(\x[3] ), .F0(\vga1.n31009 ), .F1(\vga1.n19891 ));
  SLICE_496 SLICE_496( .D1(\halfnotey2[5] ), .C1(n10_adj_1868), .A1(\y[5] ), 
    .D0(\halfnotey2[4] ), .C0(n8_adj_1867), .B0(\y[4] ), .F0(n10_adj_1868), 
    .F1(n12_adj_1869));
  SLICE_497 SLICE_497( .D1(n34362), .C1(n14_adj_1870), .B1(\halfnotey2[7] ), 
    .A1(\y[7] ), .D0(\halfnotey2[6] ), .C0(n12_adj_1869), .B0(\y[6] ), 
    .A0(\halfnotey2[5] ), .F0(n14_adj_1870), .F1(n16_adj_1871));
  gen1_game1_SLICE_499 \gen1.game1.SLICE_499 ( 
    .D1(\gen1.game1.game_rgb_0__N_190 ), .C1(\gen1.game1.game_rgb_0__N_188 ), 
    .A1(\gen1.game1.game_rgb_5__N_180 ), .D0(\gen1.game1.n18_adj_1439 ), 
    .C0(\gen1.game1.n24445 ), .B0(\gen1.game1.n6561 ), 
    .A0(\bar_position10y2[9] ), .F0(\gen1.game1.game_rgb_0__N_188 ), 
    .F1(\gen1.game_rgb[5] ));
  gen1_game1_SLICE_501 \gen1.game1.SLICE_501 ( 
    .D0(\gen1.game1.game_rgb_0__N_188 ), .C0(\gen1.game1.game_rgb_0__N_189 ), 
    .B0(\gen1.game1.game_rgb_0__N_190 ), .F0(\gen1.game_rgb[0] ));
  gen1_SLICE_502 \gen1.SLICE_502 ( .D1(\gen1.state_screen[3] ), 
    .C1(\gen1.game_rgb[3] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\gen1.game1.game_rgb_0__N_188 ), .C0(\gen1.game1.game_rgb_3__N_183 ), 
    .B0(\gen1.game1.game_rgb_0__N_190 ), .F0(\gen1.game_rgb[3] ), 
    .F1(\gen1.rgb1_5__N_82[3] ));
  gen1_SLICE_504 \gen1.SLICE_504 ( .D1(n7028), .C1(n5), .B1(\x[2] ), 
    .A1(\x[8] ), .D0(\gen1.n14_c ), .C0(\gen1.n20 ), .A0(\x[2] ), 
    .F0(\gen1.n13740 ), .F1(\gen1.n28618 ));
  gen1_zero1_SLICE_505 \gen1.zero1.SLICE_505 ( .D1(\y[1] ), .C1(n19), 
    .B1(\y[2] ), .A1(\y[3] ), .D0(\y[4] ), .C0(\y[5] ), .B0(\y[6] ), .F0(n19), 
    .F1(\gen1.n20 ));
  gen1_SLICE_506 \gen1.SLICE_506 ( .D1(\gen1.n20_adj_1604 ), 
    .C1(\gen1.n28578 ), .B1(\gen1.n15_adj_1616 ), .A1(\gen1.n20_adj_1612 ), 
    .D0(\gen1.n14_adj_1596 ), .C0(\gen1.n15 ), .B0(\gen1.n12_c ), 
    .A0(\gen1.n15_adj_1597 ), .F0(\gen1.n28578 ), .F1(\gen1.n4_adj_1617 ));
  gen1_zero1_SLICE_507 \gen1.zero1.SLICE_507 ( .D1(\gen1.n14_adj_1608 ), 
    .C1(\x[2] ), .B1(\x[1] ), .D0(\gen1.n14_adj_1640 ), .C0(\x[1] ), 
    .B0(\x[2] ), .F0(\gen1.n15_adj_1597 ), .F1(\gen1.n15_adj_1613 ));
  gen1_SLICE_508 \gen1.SLICE_508 ( .D1(\vga1.n6_c ), .C1(n28562), 
    .B1(\curr_state[1] ), .A1(\curr_state[0] ), .D0(\y[5] ), 
    .C0(\gen1.n24320 ), .B0(\y[6] ), .A0(\y[7] ), .F0(n28562), .F1(n6421));
  gen1_SLICE_509 \gen1.SLICE_509 ( .D1(\y[0] ), .C1(\gen1.n6424 ), .B1(\y[1] ), 
    .A1(vsyncout_c_N_882), .D0(\y[4] ), .C0(\y[2] ), .B0(\y[3] ), 
    .F0(\gen1.n6424 ), .F1(\gen1.n24320 ));
  gen1_SLICE_510 \gen1.SLICE_510 ( .D1(\y[4] ), .C1(n14069), .B1(\y[2] ), 
    .A1(\y[3] ), .D0(\y[5] ), .C0(\y[8] ), .B0(\y[6] ), .A0(\y[7] ), 
    .F0(n14069), .F1(\vga1.n15531 ));
  gen1_SLICE_512 \gen1.SLICE_512 ( .D1(\curr_state[1] ), .C1(n726), 
    .A1(\curr_state[0] ), .D0(\compare.n9_adj_1074 ), .C0(\compare.n10 ), 
    .B0(n9), .A0(is_new_key), .F0(n726), .F1(decoder_value_1__N_80));
  gen1_SLICE_515 \gen1.SLICE_515 ( .D1(\highBCDtoPatternGen[2] ), 
    .C1(\highBCDtoPatternGen[1] ), .B1(\highBCDtoPatternGen[0] ), 
    .A1(\gen1.rgb1_0__N_98 ), .D0(\highBCDtoPatternGen[1] ), 
    .C0(\highBCDtoPatternGen[2] ), .A0(\highBCDtoPatternGen[0] ), 
    .F0(\gen1.n1601 ), .F1(\gen1.n28547 ));
  gen1_SLICE_517 \gen1.SLICE_517 ( .D1(\gen1.three_rgb[0] ), 
    .C1(\gen1.two_rgb[0] ), .B1(\lowBCDtoPatternGen[0] ), 
    .D0(\gen1.six_rgb[0] ), .C0(\highBCDtoPatternGen[2] ), 
    .B0(\gen1.two_rgb[0] ), .F0(\gen1.n1572[4] ), .F1(\gen1.n1488[4] ));
  gen1_SLICE_519 \gen1.SLICE_519 ( .D1(\gen1.six_rgb[0] ), 
    .C1(\gen1.four_rgb[0] ), .B1(n24656), .D0(\gen1.five_rgb[0] ), 
    .C0(\highBCDtoPatternGen[0] ), .B0(\gen1.four_rgb[0] ), 
    .F0(\gen1.n1583[0] ), .F1(\gen1.n1499[4] ));
  gen1_SLICE_520 \gen1.SLICE_520 ( .D1(\gen1.ones_digit_rgb_3__N_165 ), 
    .C1(\gen1.ones_digit_rgb_4__N_163[3] ), .B1(\gen1.zero_rgb[3] ), 
    .A1(\gen1.ones_digit_rgb_0__N_176 ), .D0(\gen1.n1488[3] ), 
    .C0(\gen1.n1510[3] ), .B0(\lowBCDtoPatternGen[2] ), 
    .F0(\gen1.ones_digit_rgb_4__N_163[3] ), .F1(\gen1.ones_digit_rgb[3] ));
  gen1_SLICE_522 \gen1.SLICE_522 ( .D1(\gen1.zero_rgb[0] ), 
    .C1(\gen1.ones_digit_rgb_4__N_163[2] ), 
    .B1(\gen1.ones_digit_rgb_0__N_176 ), .A1(\gen1.ones_digit_rgb_2__N_168 ), 
    .D0(\gen1.n1488[4] ), .C0(\gen1.n1510[2] ), .B0(\lowBCDtoPatternGen[2] ), 
    .F0(\gen1.ones_digit_rgb_4__N_163[2] ), .F1(\gen1.ones_digit_rgb[2] ));
  gen1_SLICE_524 \gen1.SLICE_524 ( .D1(\gen1.zero_rgb[0] ), 
    .C1(\gen1.ones_digit_rgb_4__N_163[0] ), 
    .B1(\gen1.ones_digit_rgb_0__N_176 ), .A1(\gen1.ones_digit_rgb_2__N_168 ), 
    .D0(\gen1.n1488[4] ), .C0(\gen1.n1510[0] ), .A0(\lowBCDtoPatternGen[2] ), 
    .F0(\gen1.ones_digit_rgb_4__N_163[0] ), .F1(\gen1.ones_digit_rgb[0] ));
  gen1_SLICE_526 \gen1.SLICE_526 ( .D1(n6794), .C1(\gen1.n4959 ), .B1(n13930), 
    .A1(\x[1] ), .D0(\x[8] ), .C0(\x[7] ), .F0(\gen1.n4959 ), 
    .F1(\gen1.n14709 ));
  gen1_game1_SLICE_527 \gen1.game1.SLICE_527 ( .D1(\x[6] ), 
    .C1(\gen1.game1.n14793 ), .B1(\x[9] ), .A1(\gen1.n4959 ), .D0(\x[5] ), 
    .C0(\x[4] ), .B0(\x[3] ), .A0(\gen1.n13374 ), .F0(\gen1.game1.n14793 ), 
    .F1(\gen1.game1.n24526 ));
  gen1_SLICE_528 \gen1.SLICE_528 ( .D1(\x[4] ), .C1(n6_adj_1778), .B1(\x[3] ), 
    .D0(\x[0] ), .C0(\x[1] ), .B0(\x[2] ), .F0(n6_adj_1778), .F1(n11));
  gen1_SLICE_530 \gen1.SLICE_530 ( .D1(\gen1.n28618 ), .C1(\gen1.n29775 ), 
    .B1(\x[7] ), .A1(n6421), .D0(\x[5] ), .C0(n11), .B0(\gen1.n6589 ), 
    .A0(\x[9] ), .F0(\gen1.n29775 ), .F1(\gen1.rgb1_0__N_98 ));
  gen1_SLICE_531 \gen1.SLICE_531 ( .D1(\gen1.n5350 ), .C1(\gen1.n6589 ), 
    .B1(n6_adj_1778), .A1(\x[3] ), .D0(\x[6] ), .C0(\x[8] ), .B0(\x[7] ), 
    .F0(\gen1.n6589 ), .F1(\gen1.n6590 ));
  gen1_game1_SLICE_535 \gen1.game1.SLICE_535 ( .D1(\gen1.six1.n87 ), 
    .C1(\gen1.n79 ), .B1(\gen1.n13374 ), .A1(\x[4] ), .D0(\x[4] ), .C0(\x[5] ), 
    .F0(\gen1.n5350 ), .F1(\gen1.six1.n94 ));
  vga1_SLICE_537 \vga1.SLICE_537 ( .D1(\x[0] ), .C1(n6794), .B1(\x[1] ), 
    .A1(n7028), .D0(\x[4] ), .C0(\x[3] ), .B0(\x[2] ), .F0(n6794), 
    .F1(\vga1.n28628 ));
  gen1_SLICE_538 \gen1.SLICE_538 ( .D1(\gen1.n28547 ), .C1(\gen1.n28560 ), 
    .B1(n6421), .D0(\gen1.n14709 ), .C0(\gen1.n6590 ), 
    .B0(\gen1.rgb1_0__N_98 ), .A0(\x[9] ), .F0(\gen1.n28560 ), 
    .F1(\gen1.n4625 ));
  gen1_SLICE_540 \gen1.SLICE_540 ( .DI1(\gen1.four_rgb_3__N_140 ), .D1(n28571), 
    .C1(\gen1.n6_adj_1623 ), .B1(\gen1.n14044 ), .A1(\gen1.n15017 ), 
    .D0(n24656), .C0(\gen1.six_rgb[3] ), .B0(\gen1.four_rgb[3] ), 
    .LSR(four_rgb_0__N_142), .CLK(vga_clk), .Q1(\gen1.four_rgb[3] ), 
    .F0(\gen1.n1499[3] ), .F1(\gen1.four_rgb_3__N_140 ));
  decoder_SLICE_541 \decoder.SLICE_541 ( 
    .D1(\decoder.lowBCDtoPatternGen_2__N_51 ), 
    .C1(\decoder.lowBCDtoPatternGen_3__N_48 ), .B1(\decoder.n31172 ), 
    .A1(\decoder_value[1] ), .D0(\decoder_value[2] ), .C0(\decoder_value[3] ), 
    .B0(\decoder_value[4] ), .A0(\decoder_value[5] ), 
    .F0(\decoder.lowBCDtoPatternGen_3__N_48 ), .F1(n24656));
  gen1_SLICE_542 \gen1.SLICE_542 ( .DI1(\gen1.three_rgb_3__N_136 ), 
    .D1(\gen1.n15791 ), .C1(\gen1.n10_c ), .B1(\gen1.n14963 ), 
    .A1(\gen1.n28712 ), .D0(\gen1.three_rgb[3] ), .C0(\gen1.two_rgb[3] ), 
    .B0(\lowBCDtoPatternGen[0] ), .LSR(three_rgb_0__N_138), .CLK(vga_clk), 
    .Q1(\gen1.three_rgb[3] ), .F0(\gen1.n1488[3] ), 
    .F1(\gen1.three_rgb_3__N_136 ));
  gen1_SLICE_544 \gen1.SLICE_544 ( .D1(\gen1.n1499[3] ), .C1(\gen1.n1466[3] ), 
    .B1(\lowBCDtoPatternGen[0] ), .D0(\gen1.five_rgb[3] ), .C0(n24656), 
    .A0(\gen1.seven_rgb[3] ), .F0(\gen1.n1466[3] ), .F1(\gen1.n1510[3] ));
  decoder_SLICE_547 \decoder.SLICE_547 ( .D1(\gen1.nine_rgb[5] ), 
    .C1(\lowBCDtoPatternGen[3] ), .A1(\gen1.one_rgb[5] ), 
    .D0(\decoder.lowBCDtoPatternGen_2__N_51 ), .C0(\decoder_value[1] ), 
    .B0(\decoder.n31172 ), .A0(\decoder.lowBCDtoPatternGen_3__N_48 ), 
    .F0(\lowBCDtoPatternGen[3] ), .F1(\gen1.n1477[5] ));
  gen1_SLICE_551 \gen1.SLICE_551 ( .D1(\gen1.n1499[4] ), .C1(\gen1.n1466[2] ), 
    .A1(\lowBCDtoPatternGen[0] ), .D0(n24656), .C0(\gen1.five_rgb[2] ), 
    .B0(\gen1.seven_rgb[0] ), .F0(\gen1.n1466[2] ), .F1(\gen1.n1510[2] ));
  gen1_SLICE_552 \gen1.SLICE_552 ( .D1(\gen1.n1499[4] ), .C1(\gen1.n1466[4] ), 
    .B1(\lowBCDtoPatternGen[0] ), .D0(\gen1.five_rgb[4] ), 
    .C0(\gen1.seven_rgb[0] ), .B0(n24656), .F0(\gen1.n1466[4] ), 
    .F1(\gen1.n1510[4] ));
  gen1_SLICE_554 \gen1.SLICE_554 ( .D1(\decoder_value[1] ), 
    .C1(\decoder.lowBCDtoPatternGen_2__N_51 ), 
    .B1(\decoder.lowBCDtoPatternGen_3__N_48 ), .A1(\decoder.n31172 ), 
    .D0(\lowBCDtoPatternGen[2] ), .C0(n24656), .B0(\lowBCDtoPatternGen[0] ), 
    .F0(\gen1.n24622 ), .F1(\lowBCDtoPatternGen[2] ));
  vga1_SLICE_557 \vga1.SLICE_557 ( .D1(\x[6] ), .C1(\x[5] ), .D0(\x[5] ), 
    .C0(\x[6] ), .F0(n7028), .F1(n13930));
  gen1_SLICE_558 \gen1.SLICE_558 ( .D1(\gen1.n15 ), .C1(\gen1.n29695 ), 
    .B1(\gen1.n8 ), .A1(\gen1.n20 ), .D0(\y[1] ), .C0(n19), .B0(\y[2] ), 
    .F0(\gen1.n29695 ), .F1(\gen1.n28588 ));
  gen1_zero1_SLICE_559 \gen1.zero1.SLICE_559 ( .D1(\x[1] ), 
    .C1(\gen1.n14_adj_1640 ), .A1(\x[2] ), .D0(\x[4] ), .C0(\x[3] ), 
    .B0(\x[5] ), .F0(\gen1.n14_adj_1640 ), .F1(\gen1.n15 ));
  gen1_SLICE_560 \gen1.SLICE_560 ( .D1(\x[1] ), .C1(\gen1.n4_c ), 
    .B1(\gen1.n14_adj_1596 ), .A1(\gen1.n20_adj_1601 ), .D0(\gen1.n24480 ), 
    .C0(\gen1.n28687 ), .B0(\gen1.n15_adj_1602 ), .A0(\gen1.n20_adj_1603 ), 
    .F0(\gen1.n4_c ), .F1(\gen1.n28694 ));
  gen1_SLICE_561 \gen1.SLICE_561 ( .D1(\y[3] ), .C1(\y[2] ), 
    .B1(\gen1.n15_adj_1633 ), .A1(\gen1.n19_adj_1619 ), .D0(\y[2] ), 
    .C0(\y[3] ), .B0(\gen1.n19_adj_1619 ), .F0(\gen1.n24480 ), 
    .F1(\gen1.n15736 ));
  gen1_zero1_SLICE_563 \gen1.zero1.SLICE_563 ( .D1(\y[2] ), .C1(\y[1] ), 
    .B1(\y[3] ), .A1(\gen1.n19_adj_1619 ), .D0(\y[1] ), .C0(\y[3] ), 
    .B0(\gen1.n19_adj_1619 ), .A0(\y[2] ), .F0(\gen1.n20_adj_1601 ), 
    .F1(\gen1.n20_adj_1612 ));
  gen1_SLICE_564 \gen1.SLICE_564 ( .D1(\gen1.n15_adj_1602 ), .C1(\gen1.n7 ), 
    .B1(\gen1.n20_adj_1601 ), .A1(\gen1.n15_adj_1605 ), .D0(\y[1] ), 
    .C0(\y[3] ), .B0(\y[2] ), .A0(\gen1.n19_adj_1619 ), .F0(\gen1.n7 ), 
    .F1(\gen1.n5_adj_1606 ));
  gen1_SLICE_568 \gen1.SLICE_568 ( .D1(\gen1.n14884 ), .C1(\gen1.n14963 ), 
    .B1(\gen1.n14841 ), .A1(\gen1.n14044 ), .D0(\gen1.n15_adj_1613 ), 
    .C0(\gen1.n14997 ), .B0(\gen1.n20_adj_1612 ), .A0(\gen1.n28750 ), 
    .F0(\gen1.n14963 ), .F1(\gen1.n12_adj_1610 ));
  gen1_SLICE_569 \gen1.SLICE_569 ( .D1(\gen1.n20_adj_1600 ), .C1(n12_adj_1783), 
    .B1(\gen1.n8 ), .A1(\gen1.n14_c ), .D0(\x[1] ), .C0(\x[2] ), 
    .F0(n12_adj_1783), .F1(\gen1.n14841 ));
  gen1_SLICE_570 \gen1.SLICE_570 ( .D1(\gen1.n6_adj_1609 ), .C1(\gen1.n28699 ), 
    .B1(\gen1.n22 ), .A1(\gen1.n20 ), .D0(\gen1.n19_adj_1619 ), .C0(n15277), 
    .B0(n12_adj_1783), .A0(\gen1.n14_adj_1608 ), .F0(\gen1.n28699 ), 
    .F1(\gen1.n28706 ));
  gen1_four1_SLICE_573 \gen1.four1.SLICE_573 ( .D1(\x[1] ), 
    .C1(\gen1.n14_adj_1608 ), .A1(\x[2] ), .D0(\x[2] ), .C0(\gen1.n14_c ), 
    .B0(\gen1.n14_adj_1608 ), .A0(\gen1.n20_adj_1607 ), .F0(\gen1.n28750 ), 
    .F1(\gen1.n15_adj_1616 ));
  gen1_SLICE_574 \gen1.SLICE_574 ( .C0(\gen1.n13279 ), 
    .B0(\gen1.n15_adj_1614 ), .A0(\gen1.n15_adj_1599 ), .F0(\gen1.n28777 ));
  gen1_zero1_SLICE_575 \gen1.zero1.SLICE_575 ( .D1(\x[1] ), .C1(\gen1.n14_c ), 
    .A1(\x[2] ), .D0(\gen1.n14_c ), .C0(\x[1] ), .B0(\x[2] ), 
    .F0(\gen1.n15_adj_1599 ), .F1(\gen1.n15_adj_1639 ));
  gen1_SLICE_576 \gen1.SLICE_576 ( .D1(\gen1.n13889 ), .C1(\gen1.n4_adj_1615 ), 
    .B1(\gen1.n28777 ), .A1(\gen1.n13740 ), .D0(\gen1.n14_adj_1608 ), 
    .C0(\gen1.n14_adj_1596 ), .B0(\gen1.n20 ), .A0(\x[2] ), 
    .F0(\gen1.n4_adj_1615 ), .F1(\gen1.n15551 ));
  gen1_SLICE_580 \gen1.SLICE_580 ( .D0(\gen1.n14883 ), .C0(\gen1.n4_adj_1617 ), 
    .B0(\gen1.n15_adj_1613 ), .A0(\gen1.n20_adj_1618 ), .F0(\gen1.n28712 ));
  gen1_SLICE_582 \gen1.SLICE_582 ( .D0(\gen1.n15017 ), .C0(\gen1.n14849 ), 
    .B0(\gen1.n15551 ), .A0(\gen1.n14746 ), .F0(\gen1.n10_c ));
  gen1_zero1_SLICE_583 \gen1.zero1.SLICE_583 ( .D1(\gen1.n20_adj_1612 ), 
    .C1(\gen1.n15_adj_1605 ), .B1(\gen1.n20_adj_1604 ), 
    .A1(\gen1.n15_adj_1599 ), .D0(\x[1] ), .C0(\x[2] ), 
    .B0(\gen1.n14_adj_1596 ), .F0(\gen1.n15_adj_1605 ), .F1(\gen1.n14849 ));
  gen1_SLICE_584 \gen1.SLICE_584 ( .D1(\gen1.n20_adj_1604 ), 
    .C1(\gen1.n14883 ), .D0(\gen1.n14_adj_1608 ), .C0(\gen1.n14_adj_1596 ), 
    .B0(\x[1] ), .A0(\x[2] ), .F0(\gen1.n14883 ), .F1(\gen1.n14884 ));
  gen1_SLICE_586 \gen1.SLICE_586 ( .D1(\gen1.n15_adj_1616 ), 
    .C1(\gen1.n15779 ), .B1(\gen1.n14884 ), .A1(\gen1.n19_adj_1619 ), 
    .D0(\y[1] ), .C0(\y[2] ), .B0(\y[3] ), .F0(\gen1.n15779 ), 
    .F1(\gen1.n15017 ));
  gen1_SLICE_588 \gen1.SLICE_588 ( .D1(\gen1.n20_adj_1620 ), .C1(\gen1.n28 ), 
    .B1(\gen1.n20_adj_1604 ), .A1(\gen1.n15_adj_1597 ), 
    .D0(\gen1.n14_adj_1608 ), .C0(\gen1.n14_adj_1596 ), .B0(\x[1] ), 
    .A0(\x[2] ), .F0(\gen1.n28 ), .F1(\gen1.n14044 ));
  gen1_SLICE_590 \gen1.SLICE_590 ( .D1(\gen1.n20_adj_1620 ), 
    .C1(\gen1.n24271 ), .B1(\gen1.n15_adj_1616 ), .A1(\gen1.n15 ), 
    .D0(\gen1.n15_adj_1621 ), .C0(\gen1.n15_adj_1622 ), .B0(\gen1.n29832 ), 
    .A0(\gen1.n14_adj_1596 ), .F0(\gen1.n24271 ), .F1(\gen1.n28732 ));
  gen1_four1_SLICE_591 \gen1.four1.SLICE_591 ( .D1(\gen1.n19_adj_1636 ), 
    .C1(\gen1.n15_adj_1621 ), .B1(\y[2] ), .A1(\y[3] ), 
    .D0(\gen1.n14_adj_1640 ), .C0(\x[1] ), .B0(\x[2] ), 
    .F0(\gen1.n15_adj_1621 ), .F1(\gen1.n29798 ));
  gen1_SLICE_594 \gen1.SLICE_594 ( .D1(\gen1.n15573 ), .C1(\gen1.n4_adj_1626 ), 
    .B1(\gen1.n15317 ), .A1(\gen1.n15549 ), .D0(n19), .C0(\gen1.n14_adj_1596 ), 
    .B0(\x[1] ), .A0(\x[2] ), .F0(\gen1.n4_adj_1626 ), .F1(\gen1.n15647 ));
  gen1_SLICE_596 \gen1.SLICE_596 ( .D1(\gen1.n13812 ), 
    .C1(\gen1.n20_adj_1628 ), .B1(\gen1.n20_adj_1603 ), .D0(\y[1] ), 
    .C0(\y[2] ), .B0(\y[3] ), .A0(\gen1.n19_adj_1619 ), 
    .F0(\gen1.n20_adj_1628 ), .F1(\gen1.n28743 ));
  gen1_SLICE_598 \gen1.SLICE_598 ( .D1(\gen1.n15_adj_1599 ), 
    .C1(\gen1.n4_adj_1629 ), .A1(\gen1.n28743 ), .D0(\gen1.n28606 ), 
    .C0(\gen1.n28416 ), .B0(\gen1.n15_adj_1621 ), .A0(\gen1.n15_adj_1605 ), 
    .F0(\gen1.n4_adj_1629 ), .F1(\gen1.n15573 ));
  gen1_SLICE_600 \gen1.SLICE_600 ( .D1(\gen1.n31293 ), .C1(\gen1.n29632 ), 
    .B1(n15793), .A1(n12_adj_1783), .D0(n21), .C0(\gen1.n15271 ), 
    .B0(\gen1.n19_adj_1636 ), .A0(\gen1.n19_adj_1619 ), .F0(\gen1.n29632 ), 
    .F1(n15849));
  gen1_SLICE_601 \gen1.SLICE_601 ( .D1(\x[4] ), .C1(\x[3] ), .B1(\x[2] ), 
    .A1(\x[5] ), .D0(\x[3] ), .C0(\x[4] ), .B0(\x[5] ), .F0(\gen1.n31293 ), 
    .F1(\gen1.n29847 ));
  gen1_SLICE_602 \gen1.SLICE_602 ( .D0(n15366), .C0(\gen1.n29792 ), 
    .B0(n15849), .A0(\gen1.n15_adj_1614 ), .F0(n15887));
  gen1_SLICE_604 \gen1.SLICE_604 ( .D1(\gen1.n15678 ), .C1(\gen1.n15684 ), 
    .B1(\gen1.n15736 ), .A1(\gen1.n15379 ), .D0(\gen1.n15_adj_1631 ), 
    .C0(\gen1.n15783 ), .B0(\gen1.n13279 ), .A0(n19), .F0(\gen1.n15684 ), 
    .F1(n28429));
  gen1_SLICE_608 \gen1.SLICE_608 ( .D1(\gen1.n15678 ), .C1(\gen1.n21_c ), 
    .D0(\gen1.n20 ), .C0(n14), .B0(\x[2] ), .A0(\x[1] ), .F0(\gen1.n21_c ), 
    .F1(\gen1.n4_adj_1632 ));
  gen1_four1_SLICE_609 \gen1.four1.SLICE_609 ( .DI1(three_rgb_5__N_135), 
    .D1(three_rgb_0__N_138), .C1(n15609), .B1(n14903), .A1(n15621), 
    .D0(\gen1.n19_adj_1636 ), .C0(n15869), .B0(n12_adj_1783), 
    .A0(\gen1.n14_c ), .CLK(vga_clk), .Q1(\gen1.three_rgb[5] ), 
    .F0(\gen1.n15678 ), .F1(three_rgb_5__N_135));
  gen1_SLICE_610 \gen1.SLICE_610 ( .D1(\gen1.n15_adj_1633 ), 
    .C1(\gen1.n24582 ), .B1(\gen1.n4_adj_1632 ), .A1(\gen1.n14885 ), 
    .D0(\gen1.n15715 ), .C0(n12_adj_1783), .B0(\gen1.n14_c ), .A0(n19), 
    .F0(\gen1.n24582 ), .F1(n15793));
  gen1_zero1_SLICE_611 \gen1.zero1.SLICE_611 ( .D1(\x[1] ), .C1(n14), 
    .B1(\x[2] ), .D0(\x[3] ), .C0(\x[4] ), .B0(\x[5] ), .F0(n14), 
    .F1(\gen1.n15_adj_1633 ));
  gen1_SLICE_612 \gen1.SLICE_612 ( .D0(n15366), .C0(n15793), 
    .F0(\gen1.n15847 ));
  gen1_four1_SLICE_613 \gen1.four1.SLICE_613 ( .D1(\gen1.n14_c ), .C1(n15869), 
    .B1(n12_adj_1783), .A1(\gen1.n19_adj_1619 ), .D0(\y[3] ), .C0(\y[2] ), 
    .F0(n15869), .F1(n15366));
  gen1_SLICE_614 \gen1.SLICE_614 ( .C1(\gen1.n8 ), .A1(\gen1.n20_adj_1600 ), 
    .D0(\gen1.n13346 ), .C0(\gen1.n17_adj_1642 ), .B0(\gen1.n20_adj_1612 ), 
    .A0(\gen1.n19_adj_1636 ), .F0(\gen1.n8 ), .F1(\gen1.n28416 ));
  gen1_zero1_SLICE_615 \gen1.zero1.SLICE_615 ( .D1(\y[1] ), 
    .C1(\gen1.n19_adj_1619 ), .B1(\y[2] ), .A1(\y[3] ), .D0(\y[4] ), 
    .C0(\y[5] ), .B0(\y[6] ), .F0(\gen1.n19_adj_1619 ), 
    .F1(\gen1.n20_adj_1600 ));
  gen1_SLICE_616 \gen1.SLICE_616 ( .D1(\gen1.n14841 ), .C1(\gen1.n13609 ), 
    .D0(\gen1.n15_adj_1646 ), .C0(\gen1.n15_adj_1655 ), 
    .B0(\gen1.n17_adj_1642 ), .A0(n19), .F0(\gen1.n13609 ), 
    .F1(\gen1.n6_adj_1634 ));
  gen1_zero1_SLICE_619 \gen1.zero1.SLICE_619 ( .D1(\gen1.n15397 ), 
    .C1(\gen1.n20_adj_1635 ), .B1(\gen1.n15_adj_1633 ), .A1(\gen1.n15 ), 
    .D0(\y[4] ), .C0(\gen1.n17_adj_1642 ), .B0(\y[5] ), .A0(\y[6] ), 
    .F0(\gen1.n20_adj_1635 ), .F1(\gen1.n28729 ));
  gen1_SLICE_620 \gen1.SLICE_620 ( .D0(\gen1.n28570 ), .C0(\gen1.n6_adj_1634 ), 
    .B0(n15621), .A0(\gen1.n28417 ), .F0(n28571));
  gen1_SLICE_621 \gen1.SLICE_621 ( .D1(\gen1.n14891 ), 
    .C1(\gen1.n21_adj_1659 ), .B1(\gen1.n28735 ), .A1(\gen1.n21_c ), 
    .D0(\gen1.n15_adj_1631 ), .C0(n19), .B0(\y[1] ), .A0(\gen1.n16_adj_1643 ), 
    .F0(\gen1.n21_adj_1659 ), .F1(\gen1.n28417 ));
  gen1_SLICE_622 \gen1.SLICE_622 ( .D0(\gen1.n113 ), .C0(\gen1.n28746 ), 
    .B0(\gen1.n15_adj_1631 ), .A0(\gen1.n13256 ), .F0(n15621));
  gen1_zero1_SLICE_623 \gen1.zero1.SLICE_623 ( .D1(\y[4] ), 
    .C1(\gen1.n15_adj_1631 ), .B1(\y[5] ), .A1(\y[6] ), .D0(\x[1] ), 
    .C0(\gen1.n14_c ), .B0(\x[2] ), .F0(\gen1.n15_adj_1631 ), 
    .F1(\gen1.n34463 ));
  gen1_zero1_SLICE_625 \gen1.zero1.SLICE_625 ( .D1(\gen1.n13346 ), 
    .C1(\gen1.n19_adj_1636 ), .B1(\gen1.n20_adj_1612 ), .D0(\y[4] ), 
    .C0(\y[5] ), .B0(\y[6] ), .F0(\gen1.n19_adj_1636 ), .F1(\gen1.n14863 ));
  gen1_SLICE_626 \gen1.SLICE_626 ( .D0(n14903), .C0(n15609), .B0(n15621), 
    .F0(\gen1.n15791 ));
  gen1_SLICE_627 \gen1.SLICE_627 ( .D1(\gen1.n15_adj_1633 ), 
    .C1(\gen1.n5_adj_1661 ), .B1(\gen1.n28417 ), .A1(\gen1.n28765 ), 
    .D0(\gen1.n15679 ), .C0(\gen1.n14863 ), .B0(\gen1.n20_adj_1600 ), 
    .A0(\gen1.n20_adj_1607 ), .F0(\gen1.n5_adj_1661 ), .F1(n15609));
  gen1_SLICE_629 \gen1.SLICE_629 ( .D1(\y[1] ), .C1(\y[3] ), .B1(\y[2] ), 
    .C0(\y[2] ), .B0(\y[3] ), .F0(\gen1.n15271 ), .F1(\gen1.n24282 ));
  gen1_SLICE_630 \gen1.SLICE_630 ( .D1(\gen1.n20_adj_1620 ), 
    .C1(\gen1.n15_adj_1639 ), .B1(\gen1.n15_adj_1631 ), 
    .A1(\gen1.n15_adj_1656 ), .D0(\gen1.n15_adj_1633 ), 
    .C0(\gen1.n15_adj_1631 ), .B0(\gen1.n29632 ), .A0(\gen1.n20_adj_1618 ), 
    .F0(\gen1.n15379 ), .F1(\gen1.n28735 ));
  gen1_zero1_SLICE_631 \gen1.zero1.SLICE_631 ( .D1(n78), 
    .C1(\gen1.n20_adj_1618 ), .B1(\gen1.n14_adj_1608 ), .A1(\gen1.n29847 ), 
    .D0(\y[1] ), .C0(\y[3] ), .B0(\gen1.n19_adj_1619 ), .A0(\y[2] ), 
    .F0(\gen1.n20_adj_1618 ), .F1(\gen1.n14746 ));
  gen1_SLICE_632 \gen1.SLICE_632 ( .D1(\gen1.n28590 ), .C1(\gen1.n14901 ), 
    .B1(n19878), .A1(\gen1.n20_adj_1601 ), .D0(\gen1.n114 ), 
    .C0(\gen1.n15_adj_1639 ), .B0(\gen1.n15_adj_1633 ), 
    .A0(\gen1.n20_adj_1638 ), .F0(\gen1.n14901 ), .F1(n14903));
  vga1_SLICE_635 \vga1.SLICE_635 ( .D1(n12_adj_1783), .C1(n12_adj_1767), 
    .B1(n5), .A1(\x[5] ), .D0(\x[1] ), .B0(\x[2] ), .F0(n12_adj_1767), 
    .F1(n19878));
  gen1_SLICE_636 \gen1.SLICE_636 ( .D1(\gen1.n19_adj_1619 ), .C1(n15849), 
    .B1(n15869), .A1(\gen1.n15_adj_1633 ), .D0(\gen1.n14_adj_1640 ), 
    .C0(\gen1.n19_adj_1619 ), .B0(\x[1] ), .A0(\x[2] ), 
    .F0(\gen1.n4_adj_1624 ), .F1(\gen1.n15877 ));
  gen1_SLICE_638 \gen1.SLICE_638 ( .DI1(\gen1.seven_rgb_3__N_148 ), 
    .D1(\gen1.n29798 ), .C1(\gen1.n29656 ), .B1(\gen1.n29796 ), .A1(n28429), 
    .D0(\gen1.n14_c ), .C0(\gen1.n15211 ), .B0(\x[2] ), .A0(\x[1] ), 
    .LSR(seven_rgb_0__N_150), .CLK(vga_clk), .Q1(\gen1.seven_rgb[3] ), 
    .F0(\gen1.n29656 ), .F1(\gen1.seven_rgb_3__N_148 ));
  gen1_zero1_SLICE_639 \gen1.zero1.SLICE_639 ( .D1(\x[2] ), .C1(\gen1.n14_c ), 
    .A1(\x[1] ), .D0(\x[4] ), .C0(\x[3] ), .A0(\x[5] ), .F0(\gen1.n14_c ), 
    .F1(\gen1.n15_adj_1655 ));
  gen1_SLICE_640 \gen1.SLICE_640 ( .D1(\gen1.n17_adj_1642 ), 
    .C1(\gen1.n17_adj_1641 ), .B1(\gen1.n19_adj_1636 ), 
    .A1(\gen1.n19_adj_1619 ), .D0(\y[1] ), .C0(\y[3] ), .B0(\y[2] ), 
    .F0(\gen1.n17_adj_1641 ), .F1(\gen1.n15059 ));
  gen1_SLICE_642 \gen1.SLICE_642 ( .D1(\gen1.n29847 ), .C1(\gen1.n28716 ), 
    .B1(\gen1.n15_adj_1639 ), .A1(\gen1.n20 ), .D0(\gen1.n20_adj_1645 ), 
    .C0(\gen1.n15059 ), .B0(\gen1.n31 ), .F0(\gen1.n28716 ), .F1(\gen1.n9 ));
  gen1_zero1_SLICE_643 \gen1.zero1.SLICE_643 ( .D1(\y[3] ), .C1(\y[2] ), 
    .D0(\gen1.n16_adj_1662 ), .C0(\y[4] ), .B0(n6659), .A0(\y[1] ), 
    .F0(\gen1.n20_adj_1645 ), .F1(\gen1.n16_adj_1662 ));
  gen1_SLICE_646 \gen1.SLICE_646 ( .D1(\gen1.n28729 ), .C1(n28714), 
    .B1(\gen1.n20_adj_1628 ), .A1(\gen1.n15_adj_1646 ), .D0(n12_adj_1767), 
    .C0(n29866), .B0(n14), .A0(n19), .F0(n28714), .F1(\gen1.n11_adj_1647 ));
  gen1_SLICE_648 \gen1.SLICE_648 ( .D1(\gen1.n15839 ), .C1(\gen1.n6_adj_1648 ), 
    .B1(\gen1.n15379 ), .A1(\gen1.n28730 ), .D0(n14903), .C0(\gen1.n14746 ), 
    .F0(\gen1.n6_adj_1648 ), .F1(n15905));
  gen1_SLICE_650 \gen1.SLICE_650 ( .D1(\gen1.n11_adj_1647 ), 
    .C1(\gen1.n28726 ), .B1(\gen1.n9 ), .A1(\gen1.n28723 ), .D0(\gen1.n29891 ), 
    .C0(\gen1.n15_adj_1633 ), .B0(n19), .A0(\gen1.n17 ), .F0(\gen1.n28726 ), 
    .F1(\gen1.n28730 ));
  gen1_SLICE_654 \gen1.SLICE_654 ( .D1(\gen1.n11_adj_1649 ), .C1(\gen1.n27 ), 
    .B1(\gen1.n15280 ), .A1(\gen1.n28 ), .D0(\x[1] ), .C0(\gen1.n14_c ), 
    .B0(\gen1.n20 ), .A0(\x[2] ), .F0(\gen1.n27 ), .F1(\gen1.n28566 ));
  gen1_SLICE_655 \gen1.SLICE_655 ( .D1(\gen1.n17_adj_1642 ), 
    .C1(\gen1.n15280 ), .B1(n19), .D0(\gen1.n14_c ), .C0(\x[1] ), .B0(\x[2] ), 
    .F0(\gen1.n15280 ), .F1(\gen1.n13256 ));
  gen1_SLICE_658 \gen1.SLICE_658 ( .D1(\gen1.n13346 ), 
    .C1(\gen1.n20_adj_1651 ), .B1(\gen1.n20_adj_1645 ), .A1(\gen1.n15301 ), 
    .D0(\gen1.n19_adj_1619 ), .C0(\y[3] ), .B0(\y[2] ), .A0(\y[1] ), 
    .F0(\gen1.n20_adj_1651 ), .F1(\gen1.n24273 ));
  gen1_SLICE_659 \gen1.SLICE_659 ( .D1(\gen1.n17_adj_1642 ), 
    .C1(\gen1.n15301 ), .B1(\gen1.n20_adj_1612 ), .A1(\gen1.n20_adj_1603 ), 
    .D0(\y[4] ), .C0(\y[5] ), .B0(\y[6] ), .F0(\gen1.n15301 ), 
    .F1(\gen1.n22_adj_1653 ));
  gen1_SLICE_660 \gen1.SLICE_660 ( .D1(\gen1.n20_adj_1654 ), 
    .C1(\gen1.n17_adj_1652 ), .B1(\gen1.n20_adj_1644 ), 
    .A1(\gen1.n20_adj_1604 ), .D0(\y[1] ), .C0(\gen1.n24273 ), 
    .B0(\gen1.n28606 ), .A0(\gen1.n24480 ), .F0(\gen1.n17_adj_1652 ), 
    .F1(\gen1.n26 ));
  gen1_SLICE_661 \gen1.SLICE_661 ( .D1(\y[4] ), .C1(n6659), 
    .B1(\gen1.n16_adj_1662 ), .A1(\gen1.n16_adj_1643 ), .D0(\y[5] ), 
    .B0(\y[6] ), .F0(n6659), .F1(\gen1.n28606 ));
  gen1_zero1_SLICE_665 \gen1.zero1.SLICE_665 ( .D1(\gen1.n14_adj_1608 ), 
    .C1(\gen1.n20_adj_1654 ), .B1(\x[1] ), .A1(\x[2] ), .D0(\y[1] ), 
    .C0(\gen1.n19_adj_1636 ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.n20_adj_1654 ), .F1(\gen1.n21_adj_1658 ));
  gen1_SLICE_666 \gen1.SLICE_666 ( .D1(\gen1.n15_adj_1656 ), 
    .C1(\gen1.n28768 ), .B1(n19), .A1(n15277), .D0(\gen1.n15_adj_1655 ), 
    .C0(\gen1.n22_adj_1653 ), .B0(\gen1.n26 ), .A0(\gen1.n20_adj_1600 ), 
    .F0(\gen1.n28768 ), .F1(\gen1.n6_adj_1657 ));
  gen1_game1_SLICE_669 \gen1.game1.SLICE_669 ( .D1(\x[5] ), .C1(n5), 
    .B1(\x[2] ), .A1(\x[1] ), .D0(\x[4] ), .C0(\x[3] ), .F0(n5), 
    .F1(\gen1.n15_adj_1656 ));
  gen1_SLICE_670 \gen1.SLICE_670 ( .D1(\gen1.n15839 ), .C1(\gen1.n28772 ), 
    .B1(\gen1.n13609 ), .A1(\gen1.n13740 ), .D0(\gen1.n14810 ), 
    .C0(\gen1.n21_adj_1658 ), .B0(\gen1.n6_adj_1657 ), 
    .A0(\gen1.n20_adj_1635 ), .F0(\gen1.n28772 ), .F1(n15891));
  gen1_SLICE_672 \gen1.SLICE_672 ( .D0(\gen1.n15283 ), .C0(\gen1.n34463 ), 
    .B0(n19878), .A0(\gen1.n20_adj_1620 ), .F0(\gen1.n14891 ));
  gen1_zero1_SLICE_677 \gen1.zero1.SLICE_677 ( .D1(\y[4] ), 
    .C1(\gen1.n17_adj_1642 ), .B1(\y[5] ), .A1(\y[6] ), .D0(\y[3] ), 
    .C0(\y[1] ), .A0(\y[2] ), .F0(\gen1.n17_adj_1642 ), 
    .F1(\gen1.n20_adj_1607 ));
  gen1_SLICE_678 \gen1.SLICE_678 ( .D0(\gen1.n20_adj_1635 ), 
    .C0(\gen1.n15397 ), .B0(\gen1.n28 ), .A0(\gen1.n15_adj_1614 ), 
    .F0(\gen1.n28765 ));
  gen1_zero1_SLICE_679 \gen1.zero1.SLICE_679 ( .D1(\x[1] ), .C1(\x[2] ), 
    .D0(\gen1.n14_adj_1596 ), .C0(\x[1] ), .B0(\x[2] ), 
    .F0(\gen1.n15_adj_1614 ), .F1(\gen1.n12_c ));
  gen1_SLICE_680 \gen1.SLICE_680 ( .D1(n15609), .C1(n28603), 
    .B1(\gen1.n13256 ), .A1(\gen1.n15779 ), .D0(\y[4] ), 
    .C0(\gen1.n15_adj_1633 ), .B0(\y[5] ), .A0(\y[6] ), .F0(n28603), 
    .F1(n15785));
  gen1_SLICE_682 \gen1.SLICE_682 ( .D1(\gen1.n15_adj_1655 ), 
    .C1(\gen1.n14810 ), .B1(\gen1.n15_adj_1646 ), .D0(\gen1.n14_adj_1608 ), 
    .C0(\x[2] ), .B0(\x[1] ), .F0(\gen1.n14810 ), .F1(\gen1.n15397 ));
  gen1_zero1_SLICE_683 \gen1.zero1.SLICE_683 ( .D1(\x[1] ), 
    .C1(\gen1.n14_adj_1608 ), .A1(\x[2] ), .D0(\x[5] ), .C0(\x[4] ), 
    .B0(\x[3] ), .F0(\gen1.n14_adj_1608 ), .F1(\gen1.n15_adj_1622 ));
  gen1_SLICE_688 \gen1.SLICE_688 ( .D1(\y[4] ), .C1(n15277), .B1(\x[3] ), 
    .A1(\y[5] ), .D0(\y[3] ), .B0(\y[2] ), .F0(n15277), 
    .F1(\gen1.nine1.n30880 ));
  vga1_SLICE_689 \vga1.SLICE_689 ( .D1(\x[4] ), .C1(n30898), .B1(n15277), 
    .A1(\x[3] ), .D0(\gen1.n13374 ), .C0(\y[3] ), .B0(\y[2] ), .A0(\x[5] ), 
    .F0(n30898), .F1(\vga1.n28634 ));
  gen1_zero1_SLICE_691 \gen1.zero1.SLICE_691 ( .D1(\gen1.n20_adj_1603 ), 
    .C1(\gen1.n13346 ), .A1(\gen1.n19_adj_1619 ), .D0(\y[1] ), .C0(\y[2] ), 
    .B0(\y[3] ), .F0(\gen1.n13346 ), .F1(\gen1.n13279 ));
  gen1_SLICE_696 \gen1.SLICE_696 ( .D1(\gen1.n1499[4] ), .C1(\gen1.n1466[0] ), 
    .B1(\lowBCDtoPatternGen[0] ), .D0(\gen1.five_rgb[0] ), .C0(n24656), 
    .B0(\gen1.seven_rgb[0] ), .F0(\gen1.n1466[0] ), .F1(\gen1.n1510[0] ));
  gen1_SLICE_698 \gen1.SLICE_698 ( .D1(\gen1.n1499[3] ), .C1(\gen1.n1466[1] ), 
    .B1(\lowBCDtoPatternGen[0] ), .D0(\gen1.five_rgb[1] ), .C0(n24656), 
    .B0(\gen1.seven_rgb[3] ), .F0(\gen1.n1466[1] ), .F1(\gen1.n1510[1] ));
  gen1_zero1_SLICE_700 \gen1.zero1.SLICE_700 ( .D1(\y[4] ), .C1(\x[4] ), 
    .B1(\y[2] ), .A1(\y[5] ), .D0(\x[6] ), .C0(\x[5] ), .B0(\x[4] ), 
    .A0(\x[7] ), .F0(hsyncout_c_N_879), .F1(n13428));
  vga1_SLICE_701 \vga1.SLICE_701 ( .D1(\x[9] ), .C1(\vga1.hsyncout_c_N_880 ), 
    .B1(hsyncout_c_N_879), .A1(\x[8] ), .D0(\x[4] ), .C0(\vga1.n17435 ), 
    .B0(n13930), .A0(\x[7] ), .F0(\vga1.hsyncout_c_N_880 ), .F1(hsyncout_c));
  gen1_zero1_SLICE_702 \gen1.zero1.SLICE_702 ( .D1(\y[4] ), 
    .C1(\gen1.zero1.n112 ), .B1(\y[3] ), .A1(\y[2] ), .D0(\x[4] ), .C0(\x[3] ), 
    .B0(\x[1] ), .A0(\x[2] ), .F0(\gen1.zero1.n112 ), .F1(n136));
  vga1_SLICE_705 \vga1.SLICE_705 ( .D1(\vga1.n7 ), .C1(\vga1.n24676 ), 
    .B1(\vga1.n8 ), .A1(\vga1.ypos_9__N_1003 ), .D0(\vga1.n6789 ), 
    .C0(\vga1.n13134 ), .B0(n39), .A0(n6659), .F0(\vga1.n24676 ), 
    .F1(\vga1.ypos_9__N_1004 ));
  gen1_zero1_SLICE_706 \gen1.zero1.SLICE_706 ( .D1(\y[4] ), .C1(\gen1.n45_c ), 
    .B1(\y[3] ), .A1(\y[5] ), .C0(\y[1] ), .B0(\y[2] ), .F0(\gen1.n45_c ), 
    .F1(\gen1.zero1.n30983 ));
  gen1_three1_SLICE_709 \gen1.three1.SLICE_709 ( .D1(\y[4] ), .C1(n4_adj_1784), 
    .B1(\y[1] ), .A1(\y[2] ), .D0(\x[3] ), .C0(\x[2] ), .F0(n4_adj_1784), 
    .F1(\gen1.four1.n6018 ));
  gen1_zero1_SLICE_712 \gen1.zero1.SLICE_712 ( .D1(\x[3] ), .C1(\gen1.n13396 ), 
    .B1(\y[5] ), .A1(\y[3] ), .D0(\x[5] ), .C0(\x[2] ), .F0(\gen1.n13396 ), 
    .F1(n13426));
  vga1_SLICE_715 \vga1.SLICE_715 ( .D0(\vga1.n6_adj_1034 ), .C0(n4), 
    .B0(n4_adj_1784), .A0(n13428), .F0(\vga1.n8_adj_1037 ));
  gen1_two1_SLICE_716 \gen1.two1.SLICE_716 ( .D1(\y[1] ), .C1(\y[2] ), 
    .B1(\y[3] ), .A1(\x[3] ), .D0(\y[4] ), .C0(\y[1] ), .B0(\y[2] ), 
    .A0(\y[3] ), .F0(\gen1.two1.n175 ), .F1(\gen1.two1.n202 ));
  gen1_two1_SLICE_717 \gen1.two1.SLICE_717 ( .D1(\x[2] ), 
    .C1(\gen1.two1.n292 ), .B1(\gen1.two1.n175 ), .A1(\x[3] ), .D0(\y[4] ), 
    .C0(\y[2] ), .B0(\y[5] ), .F0(\gen1.two1.n292 ), .F1(\gen1.two1.n30957 ));
  gen1_two1_SLICE_718 \gen1.two1.SLICE_718 ( .D1(\x[2] ), 
    .C1(\gen1.n4_adj_1664 ), .B1(\x[3] ), .A1(\y[4] ), .D0(\y[1] ), 
    .C0(\y[3] ), .F0(\gen1.n4_adj_1664 ), .F1(\gen1.two1.n30954 ));
  gen1_two1_SLICE_720 \gen1.two1.SLICE_720 ( .D1(\y[4] ), 
    .C1(\gen1.two1.n15101 ), .B1(\gen1.n13346 ), .A1(\x[3] ), .D0(\x[2] ), 
    .C0(\y[3] ), .B0(\y[2] ), .A0(\y[1] ), .F0(\gen1.two1.n15101 ), 
    .F1(\gen1.two1.n155 ));
  gen1_two1_SLICE_722 \gen1.two1.SLICE_722 ( .D1(\y[3] ), .C1(\y[5] ), 
    .B1(\x[3] ), .A1(\x[2] ), .D0(\y[1] ), .C0(\y[3] ), .B0(\x[2] ), 
    .A0(\x[3] ), .F0(\gen1.two1.n30953 ), .F1(\gen1.two1.n13675 ));
  gen1_two1_SLICE_723 \gen1.two1.SLICE_723 ( .D1(\gen1.two1.n30960 ), 
    .C1(\gen1.two1.n30962 ), .B1(\x[4] ), .A1(\x[5] ), .D0(\gen1.two1.n30953 ), 
    .C0(\gen1.two1.n30954 ), .B0(\gen1.two1.n155 ), .A0(\y[2] ), 
    .F0(\gen1.two1.n30962 ), .F1(n283));
  gen1_two1_SLICE_724 \gen1.two1.SLICE_724 ( .D1(\y[1] ), 
    .C1(\gen1.two1.n157 ), .B1(\y[3] ), .D0(\x[2] ), .C0(\x[4] ), .B0(\x[3] ), 
    .F0(\gen1.two1.n157 ), .F1(\gen1.two1.n30949 ));
  gen1_two1_SLICE_726 \gen1.two1.SLICE_726 ( .D1(\gen1.two1.n13675 ), 
    .C1(\gen1.two1.n6 ), .B1(\gen1.two1.n30965 ), .A1(\y[4] ), 
    .D0(\gen1.two1.n30956 ), .C0(\gen1.two1.n30957 ), .B0(\x[1] ), 
    .A0(\gen1.two1.n221 ), .F0(\gen1.two1.n6 ), .F1(\gen1.two1.n30960 ));
  gen1_two1_SLICE_728 \gen1.two1.SLICE_728 ( .D1(\gen1.two1.n30949 ), 
    .C1(\gen1.two1.n30950 ), .B1(\y[4] ), .A1(\y[2] ), .D0(\y[5] ), 
    .C0(\y[1] ), .A0(\y[3] ), .F0(\gen1.two1.n30950 ), .F1(n167));
  vga1_SLICE_729 \vga1.SLICE_729 ( .D0(\y[6] ), .C0(\vga1.n6_adj_1032 ), 
    .B0(n167), .A0(n283), .F0(two_rgb_0__N_134));
  gen1_three1_SLICE_730 \gen1.three1.SLICE_730 ( .D1(\x[4] ), 
    .C1(\gen1.three1.n13400 ), .B1(\y[3] ), .A1(\x[1] ), .D0(\y[1] ), 
    .C0(\x[2] ), .F0(\gen1.three1.n13400 ), .F1(\gen1.three1.n170 ));
  gen1_three1_SLICE_732 \gen1.three1.SLICE_732 ( .D1(\gen1.n17_adj_1668 ), 
    .C1(\gen1.three1.n30933 ), .B1(\x[2] ), .A1(n10), .D0(\y[4] ), .C0(\y[3] ), 
    .B0(\y[2] ), .A0(\y[5] ), .F0(\gen1.three1.n30933 ), 
    .F1(\gen1.three1.n121 ));
  gen1_three1_SLICE_734 \gen1.three1.SLICE_734 ( .D1(\y[4] ), 
    .C1(\gen1.three1.n30941 ), .B1(\y[3] ), .A1(\y[5] ), .D0(\y[1] ), 
    .C0(\y[2] ), .B0(\x[5] ), .F0(\gen1.three1.n30941 ), 
    .F1(\gen1.three1.n237 ));
  gen1_three1_SLICE_736 \gen1.three1.SLICE_736 ( .D1(\x[3] ), .C1(\x[1] ), 
    .B1(\x[2] ), .D0(\y[4] ), .C0(\x[2] ), .B0(\x[1] ), 
    .F0(\gen1.three1.n13671 ), .F1(\gen1.n13207 ));
  gen1_three1_SLICE_737 \gen1.three1.SLICE_737 ( .D1(\gen1.three1.n8 ), 
    .C1(\gen1.three1.n130 ), .B1(\x[3] ), .A1(\gen1.three1.n137 ), 
    .D0(\gen1.three1.n13671 ), .C0(\gen1.three1.n237 ), .B0(\gen1.n13396 ), 
    .A0(\x[4] ), .F0(\gen1.three1.n130 ), .F1(three_rgb_0__N_138));
  gen1_three1_SLICE_738 \gen1.three1.SLICE_738 ( .D1(\x[4] ), 
    .C1(\gen1.three1.n30938 ), .B1(\y[1] ), .A1(\y[3] ), .D0(\y[4] ), 
    .C0(\x[5] ), .F0(\gen1.three1.n30938 ), .F1(\gen1.three1.n163 ));
  gen1_three1_SLICE_740 \gen1.three1.SLICE_740 ( .D1(\gen1.three1.n163 ), 
    .C1(\gen1.three1.n13394 ), .B1(\gen1.three1.n170 ), .A1(\x[3] ), 
    .C0(\y[3] ), .A0(\y[5] ), .F0(\gen1.three1.n13394 ), 
    .F1(\gen1.three1.n30942 ));
  gen1_three1_SLICE_742 \gen1.three1.SLICE_742 ( .D1(\x[4] ), 
    .C1(\gen1.n13398 ), .B1(\y[5] ), .A1(\y[4] ), .D0(\x[1] ), .C0(\x[3] ), 
    .A0(\x[2] ), .F0(\gen1.n13398 ), .F1(\gen1.three1.n30944 ));
  gen1_three1_SLICE_744 \gen1.three1.SLICE_744 ( .D1(n39), 
    .C1(\gen1.three1.n118 ), .B1(\y[4] ), .A1(\y[5] ), .D0(\x[3] ), 
    .C0(\x[4] ), .B0(\x[2] ), .F0(\gen1.three1.n118 ), .F1(\gen1.three1.n137 ));
  gen1_six1_SLICE_748 \gen1.six1.SLICE_748 ( .D1(\y[3] ), .C1(\vga1.n19896 ), 
    .B1(n65), .A1(\vga1.n19891 ), .D0(\y[2] ), .C0(\y[4] ), .A0(\y[3] ), 
    .F0(\gen1.six1.n133 ), .F1(\vga1.n29817 ));
  gen1_six1_SLICE_749 \gen1.six1.SLICE_749 ( .D1(\gen1.n7_adj_1672 ), 
    .C1(\gen1.six1.n6 ), .B1(\gen1.six1.n94 ), .A1(\gen1.six1.n24338 ), 
    .D0(\gen1.n6636 ), .C0(\gen1.six1.n135 ), .B0(\gen1.six1.n133 ), 
    .A0(\x[5] ), .F0(\gen1.six1.n6 ), .F1(six_rgb_0__N_146));
  gen1_six1_SLICE_750 \gen1.six1.SLICE_750 ( .D1(\y[4] ), .C1(\gen1.n13331 ), 
    .B1(\y[2] ), .A1(\y[3] ), .D0(\x[3] ), .C0(\x[5] ), .F0(\gen1.n13331 ), 
    .F1(\gen1.six1.n87 ));
  gen1_nine1_SLICE_753 \gen1.nine1.SLICE_753 ( .D1(\y[3] ), .C1(\y[2] ), 
    .B1(\x[3] ), .D0(\y[2] ), .C0(\y[4] ), .B0(\x[3] ), .A0(\y[3] ), 
    .F0(\gen1.n79 ), .F1(\gen1.nine1.n30882 ));
  gen1_six1_SLICE_754 \gen1.six1.SLICE_754 ( .D1(n78), .C1(\gen1.n4_adj_1671 ), 
    .B1(\y[2] ), .A1(\y[3] ), .D0(\x[4] ), .B0(\x[3] ), 
    .F0(\gen1.n4_adj_1671 ), .F1(\gen1.six1.n24338 ));
  gen1_six1_SLICE_757 \gen1.six1.SLICE_757 ( .DI1(\six_rgb_0__N_146$n3 ), 
    .D1(\gen1.six1.n24338 ), .C1(\gen1.n7_adj_1672 ), .B1(\gen1.six1.n6 ), 
    .A1(\gen1.six1.n94 ), .D0(\y[4] ), .C0(\y[5] ), .B0(\y[6] ), .CLK(vga_clk), 
    .Q1(\gen1.six_rgb[0] ), .F0(\gen1.n7_adj_1672 ), 
    .F1(\six_rgb_0__N_146$n3 ));
  gen1_seven1_SLICE_758 \gen1.seven1.SLICE_758 ( .D1(n39), 
    .C1(\gen1.seven1.n11 ), .B1(\x[3] ), .A1(\y[4] ), .D0(\x[5] ), .C0(\x[4] ), 
    .B0(\y[5] ), .F0(\gen1.seven1.n11 ), .F1(\gen1.seven1.n68 ));
  gen1_seven1_SLICE_760 \gen1.seven1.SLICE_760 ( .D1(\gen1.nine1.n95 ), 
    .C1(\y[4] ), .B1(\y[6] ), .A1(\y[5] ), .D0(\y[5] ), .C0(\y[2] ), 
    .B0(\x[5] ), .A0(\y[4] ), .F0(\gen1.seven1.n80 ), .F1(\gen1.nine1.n9 ));
  gen1_seven1_SLICE_761 \gen1.seven1.SLICE_761 ( .D1(\gen1.seven1.n129 ), 
    .C1(\gen1.seven1.n6426 ), .B1(\y[3] ), .A1(\gen1.seven1.n80 ), .D0(\x[4] ), 
    .C0(\x[3] ), .B0(\gen1.n6424 ), .A0(\y[5] ), .F0(\gen1.seven1.n6426 ), 
    .F1(\gen1.seven1.n11_adj_1551 ));
  gen1_seven1_SLICE_762 \gen1.seven1.SLICE_762 ( .D1(\y[4] ), 
    .C1(\gen1.n6636 ), .B1(\y[2] ), .A1(\x[5] ), .D0(\x[4] ), .C0(\x[3] ), 
    .B0(\x[2] ), .A0(\x[1] ), .F0(\gen1.n6636 ), .F1(\gen1.seven1.n84 ));
  gen1_one1_SLICE_764 \gen1.one1.SLICE_764 ( .D1(\x[3] ), 
    .C1(\gen1.one1.n107 ), .B1(\x[1] ), .A1(\x[2] ), .D0(\y[4] ), .C0(\y[1] ), 
    .B0(\y[3] ), .A0(\y[2] ), .F0(\gen1.one1.n107 ), .F1(\gen1.one1.n24327 ));
  gen1_one1_SLICE_766 \gen1.one1.SLICE_766 ( .D1(n4_adj_1784), 
    .C1(\gen1.n4_adj_1673 ), .B1(\y[4] ), .A1(\x[4] ), .D0(\x[3] ), 
    .B0(\x[1] ), .F0(\gen1.n4_adj_1673 ), .F1(\gen1.one1.n190 ));
  gen1_one1_SLICE_768 \gen1.one1.SLICE_768 ( .D1(\gen1.one1.n24327 ), 
    .C1(\gen1.one1.n24580 ), .B1(\y[5] ), .A1(\y[6] ), .D0(\y[3] ), 
    .C0(\y[5] ), .F0(\gen1.one1.n36 ), .F1(\gen1.one1.n11 ));
  gen1_one1_SLICE_769 \gen1.one1.SLICE_769 ( .D1(\y[4] ), 
    .C1(\gen1.one1.n15099 ), .B1(\y[1] ), .A1(\gen1.one1.n36 ), .D0(\x[4] ), 
    .C0(\x[1] ), .B0(\x[3] ), .F0(\gen1.one1.n15099 ), .F1(\gen1.one1.n30970 ));
  gen1_one1_SLICE_770 \gen1.one1.SLICE_770 ( .D1(\gen1.one1.n190 ), 
    .C1(\gen1.one1.n140 ), .B1(\y[1] ), .A1(\y[5] ), .D0(\x[3] ), .C0(\x[2] ), 
    .B0(\x[1] ), .F0(\gen1.one1.n140 ), .F1(\gen1.one1.n30971 ));
  gen1_one1_SLICE_772 \gen1.one1.SLICE_772 ( .D1(\gen1.one1.n11 ), 
    .C1(\gen1.one1.n194 ), .B1(\gen1.one1.n29662 ), .A1(\gen1.one1.n9 ), 
    .D0(\gen1.one1.n30971 ), .C0(\gen1.one1.n30970 ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.one1.n194 ), .F1(one_rgb_0__N_130));
  gen1_one1_SLICE_774 \gen1.one1.SLICE_774 ( .D1(\y[4] ), 
    .C1(\gen1.one1.n132 ), .B1(\gen1.one1.n156 ), .A1(\gen1.one1.n153 ), 
    .D0(\x[4] ), .C0(\x[3] ), .B0(\x[5] ), .A0(\x[1] ), .F0(\gen1.one1.n132 ), 
    .F1(\gen1.one1.n9 ));
  gen1_one1_SLICE_775 \gen1.one1.SLICE_775 ( .D1(\y[2] ), .C1(\y[3] ), 
    .B1(\x[3] ), .A1(\x[1] ), .D0(\x[4] ), .C0(\x[3] ), .B0(\y[3] ), 
    .A0(\x[1] ), .F0(\gen1.one1.n153 ), .F1(\gen1.one1.n14803 ));
  gen1_nine1_SLICE_776 \gen1.nine1.SLICE_776 ( .D1(\gen1.nine1.n130 ), 
    .C1(\gen1.nine1.n24370 ), .B1(\y[4] ), .A1(\x[5] ), .D0(\x[1] ), 
    .C0(\x[2] ), .B0(n15277), .A0(\x[4] ), .F0(\gen1.nine1.n24370 ), 
    .F1(\gen1.nine1.n30884 ));
  gen1_nine1_SLICE_779 \gen1.nine1.SLICE_779 ( .D1(\gen1.n13374 ), 
    .C1(\gen1.nine1.n88 ), .B1(\gen1.n4_adj_1670 ), .A1(\x[5] ), 
    .D0(\gen1.nine1.n30882 ), .C0(\gen1.nine1.n30880 ), .B0(\gen1.n13331 ), 
    .A0(\x[4] ), .F0(\gen1.nine1.n88 ), .F1(\gen1.nine1.n8 ));
  gen1_nine1_SLICE_780 \gen1.nine1.SLICE_780 ( .D1(n78), 
    .C1(\gen1.nine1.n118 ), .B1(\y[5] ), .A1(\x[4] ), .D0(\y[3] ), .B0(\y[2] ), 
    .F0(\gen1.nine1.n118 ), .F1(\gen1.nine1.n130 ));
  gen1_nine1_SLICE_782 \gen1.nine1.SLICE_782 ( .D1(\y[2] ), .C1(\y[3] ), 
    .D0(\x[5] ), .C0(\x[4] ), .A0(\y[2] ), .F0(n127), .F1(\gen1.n17_adj_1668 ));
  vga1_SLICE_783 \vga1.SLICE_783 ( .D1(\x[3] ), .C1(n65), .B1(\y[3] ), 
    .A1(n127), .D0(\y[4] ), .C0(\y[2] ), .B0(\y[5] ), .F0(n65), .F1(n101));
  gen1_nine1_SLICE_784 \gen1.nine1.SLICE_784 ( .D1(\gen1.nine1.n173 ), 
    .C1(\gen1.nine1.n10 ), .B1(\gen1.nine1.n9 ), .A1(\gen1.nine1.n8 ), 
    .D0(\y[5] ), .C0(n101), .B0(n21), .A0(\gen1.n71 ), .F0(\gen1.nine1.n10 ), 
    .F1(nine_rgb_3__N_158));
  gen1_game1_SLICE_785 \gen1.game1.SLICE_785 ( .D1(n7031), .C1(n21), 
    .B1(\x[7] ), .A1(\y[4] ), .D0(\y[3] ), .C0(\y[2] ), .F0(n21), 
    .F1(\gen1.game1.n12_adj_1466 ));
  gen1_nine1_SLICE_789 \gen1.nine1.SLICE_789 ( .D1(\y[3] ), 
    .C1(\gen1.n4_adj_1674 ), .B1(\x[5] ), .A1(\x[3] ), .D0(\x[4] ), 
    .C0(\y[2] ), .F0(\gen1.n4_adj_1674 ), .F1(\gen1.nine1.n95 ));
  gen1_nine1_SLICE_790 \gen1.nine1.SLICE_790 ( .D1(\gen1.nine1.n30884 ), 
    .C1(\gen1.nine1.n30887 ), .B1(\x[3] ), .A1(\x[4] ), .D0(\x[5] ), 
    .C0(\y[4] ), .B0(\y[2] ), .A0(\y[3] ), .F0(\gen1.nine1.n30887 ), 
    .F1(\gen1.nine1.n173 ));
  gen1_four1_SLICE_793 \gen1.four1.SLICE_793 ( .D1(\y[1] ), 
    .C1(\gen1.four1.n145 ), .B1(\x[2] ), .A1(\gen1.n4_adj_1674 ), 
    .D0(\gen1.n45_c ), .C0(\x[4] ), .B0(\y[4] ), .A0(\x[1] ), 
    .F0(\gen1.four1.n145 ), .F1(\gen1.four1.n30929 ));
  gen1_nine1_SLICE_794 \gen1.nine1.SLICE_794 ( .DI1(\four_rgb_0__N_142$n7 ), 
    .D1(\gen1.four1.n129 ), .C1(n78), .B1(\gen1.n7_adj_1672 ), 
    .A1(\gen1.four1.n8 ), .D0(\x[1] ), .C0(\x[2] ), .CLK(vga_clk), 
    .Q1(\gen1.four_rgb[0] ), .F0(n78), .F1(\four_rgb_0__N_142$n7 ));
  vga1_SLICE_795 \vga1.SLICE_795 ( .D1(n78), .C1(n13356), .B1(\x[3] ), 
    .A1(\x[5] ), .D0(\y[4] ), .C0(\y[2] ), .B0(\y[3] ), .A0(\y[5] ), 
    .F0(n13356), .F1(\vga1.n6_adj_1032 ));
  gen1_game1_SLICE_796 \gen1.game1.SLICE_796 ( .D1(\bar_position11y2[4] ), 
    .C1(\gen1.game1.n8 ), .B1(\y[4] ), .D0(\bar_position11y2[3] ), 
    .C0(\bar_position11y2[2] ), .B0(\y[3] ), .A0(\y[2] ), .F0(\gen1.game1.n8 ), 
    .F1(\gen1.game1.n10 ));
  gen1_game1_SLICE_798 \gen1.game1.SLICE_798 ( .D1(\y[6] ), 
    .C1(\gen1.game1.n12 ), .A1(\bar_position11y2[6] ), 
    .D0(\bar_position11y2[5] ), .C0(\gen1.game1.n10 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12 ), .F1(\gen1.game1.n14_c ));
  gen1_game1_SLICE_800 \gen1.game1.SLICE_800 ( .D1(\bar_position11y2[8] ), 
    .C1(\gen1.game1.n16_c ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position11y2[9] ), .D0(\y[7] ), 
    .C0(\gen1.game1.n14_c ), .A0(\bar_position11y2[7] ), 
    .F0(\gen1.game1.n16_c ), .F1(\gen1.game1.n3034 ));
  gen1_game1_SLICE_802 \gen1.game1.SLICE_802 ( .D1(\gen1.game1.n52[6] ), 
    .C1(n18_adj_1876), .B1(n1439), .A1(\gen1.game1.bar_position11y2[9] ), 
    .D0(n46_adj_1824), .C0(n16_adj_1875), .B0(\bar_position11y2[8] ), 
    .F0(n18_adj_1876), .F1(\gen1.game1.n4_c ));
  SLICE_803 SLICE_803( .C0(n16_adj_1882), .B0(n46_adj_1824), .A0(\y[8] ), 
    .F0(n1439));
  gen1_game1_SLICE_804 \gen1.game1.SLICE_804 ( .D1(\x[8] ), 
    .C1(\gen1.game1.n15433 ), .B1(\gen1.game1.n16_adj_1093 ), .A1(\x[9] ), 
    .D0(\gen1.game1.n15335 ), .C0(\x[6] ), .B0(\x[7] ), 
    .F0(\gen1.game1.n15433 ), .F1(\gen1.game1.n6525 ));
  gen1_game1_SLICE_806 \gen1.game1.SLICE_806 ( 
    .D1(\gen1.game1.bar_position2y2[5] ), .C1(\gen1.game1.n10_adj_1094 ), 
    .B1(\gen1.game1.n42_c[2] ), .D0(\gen1.game1.bar_position2y2[4] ), 
    .C0(\gen1.game1.n42_c[0] ), .B0(\gen1.game1.n42_c[1] ), 
    .A0(\gen1.game1.bar_position2y2[3] ), .F0(\gen1.game1.n10_adj_1094 ), 
    .F1(\gen1.game1.n12_adj_1095 ));
  gen1_game1_SLICE_808 \gen1.game1.SLICE_808 ( .D0(n42_adj_1804), 
    .C0(n16_adj_1896), .B0(n41_adj_1812), .A0(\y[8] ), 
    .F0(\gen1.game1.n24892 ));
  SLICE_809 SLICE_809( .D1(n43_adj_1836), .C1(n14_adj_1895), .B1(\y[7] ), 
    .D0(n44_adj_1797), .C0(n12_adj_1894), .B0(\y[6] ), .F0(n14_adj_1895), 
    .F1(n16_adj_1896));
  gen1_game1_SLICE_810 \gen1.game1.SLICE_810 ( 
    .D1(\gen1.game1.bar_position2y2[7] ), .C1(\gen1.game1.n14_adj_1098 ), 
    .B1(\gen1.game1.n42_c[4] ), .D0(\gen1.game1.bar_position2y2[6] ), 
    .C0(\gen1.game1.n12_adj_1095 ), .A0(\gen1.game1.n42_c[3] ), 
    .F0(\gen1.game1.n14_adj_1098 ), .F1(\gen1.game1.n16_adj_1102 ));
  gen1_game1_SLICE_812 \gen1.game1.SLICE_812 ( .D1(\bar_position6y2[8] ), 
    .C1(\gen1.game1.n16_adj_1099 ), .B1(\bar_position6y2[9] ), .A1(\y[8] ), 
    .D0(\y[7] ), .C0(\gen1.game1.n14_adj_1534 ), .B0(\bar_position6y2[7] ), 
    .F0(\gen1.game1.n16_adj_1099 ), .F1(\gen1.game1.n2983 ));
  gen1_game1_SLICE_814 \gen1.game1.SLICE_814 ( .D0(\gen1.game1.n52[8] ), 
    .C0(\gen1.game1.n4_c ), .B0(\gen1.game1.n3034 ), .A0(\gen1.game1.n52[7] ), 
    .F0(\gen1.game1.n3036 ));
  gen1_game1_SLICE_815 \gen1.game1.SLICE_815 ( .D0(\gen1.game1.n24526 ), 
    .C0(\gen1.game1.n2983 ), .B0(\gen1.game1.n3036 ), .A0(\gen1.game1.n24442 ), 
    .F0(\gen1.game1.n13935 ));
  gen1_game1_SLICE_816 \gen1.game1.SLICE_816 ( .D1(\gen1.game1.n24892 ), 
    .C1(n1436), .B1(\gen1.game1.n47_2[7] ), .A1(\gen1.game1.n47_2[6] ), 
    .D0(\bar_position6y2[9] ), .C0(n18_adj_1890), .B0(n41_adj_1812), 
    .F0(n1436), .F1(\gen1.game1.n24442 ));
  gen1_game1_SLICE_818 \gen1.game1.SLICE_818 ( 
    .D1(\gen1.game1.bar_position2y2[9] ), .C1(\gen1.game1.n18_adj_1103 ), 
    .B1(\gen1.game1.n42_c[6] ), .D0(\gen1.game1.bar_position2y2[8] ), 
    .C0(\gen1.game1.n16_adj_1102 ), .B0(\gen1.game1.n42_c[5] ), 
    .F0(\gen1.game1.n18_adj_1103 ), .F1(\gen1.game1.n2778 ));
  gen1_game1_SLICE_820 \gen1.game1.SLICE_820 ( 
    .D1(\gen1.game1.bar_position2y2[4] ), .C1(\gen1.game1.n8_adj_1104 ), 
    .A1(\y[4] ), .D0(\gen1.game1.bar_position2y2[2] ), 
    .C0(\gen1.game1.bar_position2y2[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1104 ), .F1(\gen1.game1.n10_adj_1105 ));
  gen1_game1_SLICE_822 \gen1.game1.SLICE_822 ( 
    .D1(\gen1.game1.bar_position1y2[5] ), .C1(\gen1.game1.n10_adj_1108 ), 
    .B1(\gen1.game1.n42_adj_1535[2] ), .D0(\gen1.game1.bar_position1y2[3] ), 
    .C0(\gen1.game1.n42_adj_1535[0] ), .B0(\gen1.game1.n42_adj_1535[1] ), 
    .A0(\gen1.game1.bar_position1y2[4] ), .F0(\gen1.game1.n10_adj_1108 ), 
    .F1(\gen1.game1.n12_adj_1112 ));
  gen1_game1_SLICE_824 \gen1.game1.SLICE_824 ( 
    .D1(\gen1.game1.bar_position2y2[6] ), .C1(\gen1.game1.n12_adj_1109 ), 
    .B1(\y[6] ), .D0(\gen1.game1.bar_position2y2[5] ), 
    .C0(\gen1.game1.n10_adj_1105 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1109 ), .F1(\gen1.game1.n14_adj_1110 ));
  gen1_game1_SLICE_826 \gen1.game1.SLICE_826 ( 
    .D1(\gen1.game1.bar_position2y2[9] ), .C1(\gen1.game1.n16_adj_1113 ), 
    .B1(\y[8] ), .A1(\gen1.game1.bar_position2y2[8] ), 
    .C0(\gen1.game1.n14_adj_1110 ), .B0(\y[7] ), 
    .A0(\gen1.game1.bar_position2y2[7] ), .F0(\gen1.game1.n16_adj_1113 ), 
    .F1(\gen1.game1.n2780 ));
  gen1_game1_SLICE_828 \gen1.game1.SLICE_828 ( 
    .D1(\gen1.game1.n42_adj_1535[4] ), .C1(\gen1.game1.n14_adj_1115 ), 
    .A1(\gen1.game1.bar_position1y2[7] ), .D0(\gen1.game1.bar_position1y2[6] ), 
    .C0(\gen1.game1.n12_adj_1112 ), .B0(\gen1.game1.n42_adj_1535[3] ), 
    .F0(\gen1.game1.n14_adj_1115 ), .F1(\gen1.game1.n16_adj_1117 ));
  gen1_game1_SLICE_830 \gen1.game1.SLICE_830 ( .D1(\gen1.game1.n42_c[0] ), 
    .C1(\gen1.game1.n6_c ), .B1(\y[3] ), .D0(\y[0] ), 
    .C0(\gen1.game1.bar_position2y2[2] ), .B0(\y[1] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n6_c ), .F1(\gen1.game1.n8_adj_1118 ));
  gen1_game1_SLICE_832 \gen1.game1.SLICE_832 ( 
    .D1(\gen1.game1.bar_position1y2[9] ), .C1(\gen1.game1.n18_adj_1120 ), 
    .A1(\gen1.game1.n42_adj_1535[6] ), .D0(\gen1.game1.bar_position1y2[8] ), 
    .C0(\gen1.game1.n16_adj_1117 ), .A0(\gen1.game1.n42_adj_1535[5] ), 
    .F0(\gen1.game1.n18_adj_1120 ), .F1(\gen1.game1.n2930 ));
  gen1_game1_SLICE_834 \gen1.game1.SLICE_834 ( .D1(\gen1.game1.n42_c[2] ), 
    .C1(\gen1.game1.n10_adj_1121 ), .A1(\y[5] ), .D0(\gen1.game1.n42_c[1] ), 
    .C0(\gen1.game1.n8_adj_1118 ), .B0(\y[4] ), .F0(\gen1.game1.n10_adj_1121 ), 
    .F1(\gen1.game1.n12_adj_1122 ));
  gen1_game1_SLICE_836 \gen1.game1.SLICE_836 ( 
    .D1(\gen1.game1.bar_position1y2[4] ), .C1(\gen1.game1.n8_adj_1123 ), 
    .B1(\y[4] ), .D0(\y[2] ), .C0(\gen1.game1.bar_position1y2[2] ), 
    .B0(\y[3] ), .A0(\gen1.game1.bar_position1y2[3] ), 
    .F0(\gen1.game1.n8_adj_1123 ), .F1(\gen1.game1.n10_adj_1124 ));
  gen1_game1_SLICE_838 \gen1.game1.SLICE_838 ( .D1(\gen1.game1.n42_c[4] ), 
    .C1(\gen1.game1.n14_adj_1125 ), .B1(\y[7] ), .D0(\y[6] ), 
    .C0(\gen1.game1.n12_adj_1122 ), .A0(\gen1.game1.n42_c[3] ), 
    .F0(\gen1.game1.n14_adj_1125 ), .F1(\gen1.game1.n16_adj_1127 ));
  gen1_game1_SLICE_840 \gen1.game1.SLICE_840 ( 
    .D1(\gen1.game1.bar_position1y2[6] ), .C1(\gen1.game1.n12_adj_1128 ), 
    .A1(\y[6] ), .D0(\gen1.game1.bar_position1y2[5] ), 
    .C0(\gen1.game1.n10_adj_1124 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1128 ), .F1(\gen1.game1.n14_adj_1129 ));
  gen1_game1_SLICE_842 \gen1.game1.SLICE_842 ( .D0(\gen1.game1.n42_c[6] ), 
    .C0(\gen1.game1.n16_adj_1127 ), .B0(\gen1.game1.n42_c[5] ), .A0(\y[8] ), 
    .F0(\gen1.game1.n2765 ));
  gen1_game1_SLICE_843 \gen1.game1.SLICE_843 ( .D1(\gen1.game1.n2699 ), 
    .C1(\gen1.game1.n2785 ), .A1(\gen1.game1.n2752 ), .D0(\gen1.game1.n2765 ), 
    .C0(\gen1.game1.n2778 ), .B0(\gen1.game1.n2780 ), .A0(\gen1.game1.n6537 ), 
    .F0(\gen1.game1.n2785 ), .F1(\gen1.game1.n24361 ));
  gen1_game1_SLICE_844 \gen1.game1.SLICE_844 ( 
    .D1(\gen1.game1.bar_position1y2[8] ), .C1(\gen1.game1.n16_adj_1130 ), 
    .B1(\gen1.game1.bar_position1y2[9] ), .A1(\y[8] ), 
    .D0(\gen1.game1.bar_position1y2[7] ), .C0(\gen1.game1.n14_adj_1129 ), 
    .B0(\y[7] ), .F0(\gen1.game1.n16_adj_1130 ), .F1(\gen1.game1.n2932 ));
  gen1_game1_SLICE_846 \gen1.game1.SLICE_846 ( 
    .D1(\gen1.game1.n42_adj_1535[0] ), .C1(\gen1.game1.n6_adj_1131 ), 
    .A1(\y[3] ), .D0(\y[0] ), .C0(\gen1.game1.bar_position1y2[2] ), 
    .B0(\y[2] ), .A0(\y[1] ), .F0(\gen1.game1.n6_adj_1131 ), 
    .F1(\gen1.game1.n8_adj_1132 ));
  gen1_game1_SLICE_848 \gen1.game1.SLICE_848 ( 
    .D1(\gen1.game1.n42_adj_1535[2] ), .C1(\gen1.game1.n10_adj_1133 ), 
    .B1(\y[5] ), .D0(\y[4] ), .C0(\gen1.game1.n8_adj_1132 ), 
    .A0(\gen1.game1.n42_adj_1535[1] ), .F0(\gen1.game1.n10_adj_1133 ), 
    .F1(\gen1.game1.n12_adj_1134 ));
  gen1_game1_SLICE_850 \gen1.game1.SLICE_850 ( 
    .D1(\gen1.game1.n42_adj_1535[4] ), .C1(\gen1.game1.n14_adj_1135 ), 
    .B1(\y[7] ), .D0(\gen1.game1.n42_adj_1535[3] ), 
    .C0(\gen1.game1.n12_adj_1134 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1135 ), .F1(\gen1.game1.n16_adj_1136 ));
  gen1_game1_SLICE_852 \gen1.game1.SLICE_852 ( .D1(\bar_position14y[4] ), 
    .C1(\gen1.game1.n8_adj_1138 ), .B1(\y[4] ), .D0(\bar_position14y[3] ), 
    .C0(\bar_position14y[2] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1138 ), .F1(\gen1.game1.n10_adj_1139 ));
  gen1_game1_SLICE_854 \gen1.game1.SLICE_854 ( 
    .D0(\gen1.game1.n42_adj_1535[6] ), .C0(\gen1.game1.n16_adj_1136 ), 
    .B0(\gen1.game1.n42_adj_1535[5] ), .A0(\y[8] ), .F0(\gen1.game1.n2917 ));
  gen1_game1_SLICE_855 \gen1.game1.SLICE_855 ( .D1(\gen1.game1.n3090 ), 
    .C1(\gen1.game1.n2935 ), .B1(\gen1.game1.n13935 ), .A1(\gen1.game1.n2904 ), 
    .D0(\gen1.game1.n2917 ), .C0(\gen1.game1.n2930 ), .B0(\gen1.game1.n24526 ), 
    .A0(\gen1.game1.n2932 ), .F0(\gen1.game1.n2935 ), .F1(\gen1.game1.n24565 ));
  gen1_game1_SLICE_856 \gen1.game1.SLICE_856 ( .D1(\bar_position14y[6] ), 
    .C1(\gen1.game1.n12_adj_1140 ), .B1(\y[6] ), .D0(\bar_position14y[5] ), 
    .C0(\gen1.game1.n10_adj_1139 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1140 ), .F1(\gen1.game1.n14_adj_1141 ));
  gen1_game1_SLICE_858 \gen1.game1.SLICE_858 ( .D1(\bar_position14y[8] ), 
    .C1(\gen1.game1.n16_adj_1142 ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position14y[9] ), .D0(\bar_position14y[7] ), 
    .C0(\gen1.game1.n14_adj_1141 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1142 ), .F1(\gen1.game1.n2747 ));
  gen1_game1_SLICE_860 \gen1.game1.SLICE_860 ( .D1(n1421), .C1(n18_adj_1912), 
    .B1(\gen1.game1.bar_position14y[9] ), .A1(\gen1.game1.n52_adj_1536[6] ), 
    .D0(n46_adj_1789), .C0(n16_adj_1911), .B0(\bar_position14y[8] ), 
    .F0(n18_adj_1912), .F1(\gen1.game1.n4_adj_1145 ));
  SLICE_861 SLICE_861( .D0(n46_adj_1789), .C0(n16_adj_1934), .B0(\y[8] ), 
    .F0(n1421));
  gen1_game1_SLICE_862 \gen1.game1.SLICE_862 ( .D1(\gen1.game1.counter[1] ), 
    .C1(\gen1.game1.n6704 ), .B1(\gen1.game1.counter[5] ), 
    .A1(\gen1.game1.counter[4] ), .D0(\gen1.game1.n7002 ), 
    .C0(\gen1.game1.counter[9] ), .B0(\gen1.game1.counter[10] ), 
    .A0(\gen1.game1.counter[6] ), .F0(\gen1.game1.n6704 ), 
    .F1(\gen1.game1.n10_adj_1476 ));
  gen1_game1_SLICE_863 \gen1.game1.SLICE_863 ( .D1(\gen1.game1.n24614 ), 
    .C1(\gen1.game1.n24490 ), .B1(\gen1.game1.n24500 ), 
    .A1(\gen1.game1.counter[3] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.n6981 ), .B0(\gen1.game1.n6704 ), 
    .A0(\gen1.game1.counter[8] ), .F0(\gen1.game1.n24490 ), 
    .F1(\gen1.game1.n28709 ));
  gen1_game1_SLICE_864 \gen1.game1.SLICE_864 ( .D1(\gen1.game1.n2935 ), 
    .C1(\gen1.game1.n3090 ), .B1(\gen1.game1.n13935 ), 
    .D0(\gen1.game1.halfnotey2[9] ), .C0(\gen1.game1.n3084 ), 
    .B0(\gen1.game1.n6537 ), .A0(\gen1.game1.n18_adj_1531 ), 
    .F0(\gen1.game1.n3090 ), .F1(\gen1.game1.n6564 ));
  gen1_game1_SLICE_866 \gen1.game1.SLICE_866 ( .D1(\gen1.game1.n6363 ), 
    .C1(\gen1.game1.n4_adj_1146 ), .B1(\gen1.game1.n6965 ), 
    .A1(\gen1.game1.bar11 ), .D0(\gen1.game1.counter[10] ), 
    .C0(\gen1.game1.n6688 ), .B0(\gen1.game1.counter[6] ), 
    .A0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n4_adj_1146 ), 
    .F1(\gen1.game1.n14_adj_1518 ));
  gen1_game1_SLICE_868 \gen1.game1.SLICE_868 ( .D1(\gen1.game1.n2785 ), 
    .C1(\gen1.game1.n2752 ), .D0(n1425), .C0(\gen1.game1.n4_adj_1145 ), 
    .B0(\gen1.game1.n2747 ), .A0(\gen1.game1.n6529 ), .F0(\gen1.game1.n2752 ), 
    .F1(\gen1.game1.n13184 ));
  SLICE_869 SLICE_869( .D0(n44_adj_1781), .C0(n43), .F0(n1425));
  gen1_game1_SLICE_870 \gen1.game1.SLICE_870 ( .D1(\gen1.game1.n2851 ), 
    .C1(\gen1.game1.n15467 ), .B1(\gen1.game1.n2818 ), 
    .A1(\gen1.game1.n14979 ), .D0(\gen1.game1.n28404 ), 
    .C0(\gen1.game1.n13188 ), .B0(\gen1.game1.n2279 ), .A0(\gen1.game1.n2246 ), 
    .F0(\gen1.game1.n15467 ), .F1(\gen1.game1.n15559 ));
  gen1_game1_SLICE_872 \gen1.game1.SLICE_872 ( .D1(\gen1.game1.n2246 ), 
    .C1(\gen1.game1.n2279 ), .D0(\gen1.game1.n2259 ), .C0(\gen1.game1.n2272 ), 
    .B0(\gen1.game1.n6529 ), .A0(\gen1.game1.n2274 ), .F0(\gen1.game1.n2279 ), 
    .F1(\gen1.game1.n13439 ));
  gen1_game1_SLICE_873 \gen1.game1.SLICE_873 ( .D1(\gen1.game1.n13825 ), 
    .C1(\gen1.game1.n39_adj_1307 ), .B1(\gen1.game1.n13439 ), 
    .A1(\gen1.game1.n2383 ), .D0(\gen1.game1.n2542 ), .C0(\gen1.game1.n24361 ), 
    .B0(\gen1.game1.n2593 ), .A0(\gen1.game1.n2646 ), 
    .F0(\gen1.game1.n39_adj_1307 ), .F1(\gen1.game1.n28504 ));
  gen1_game1_SLICE_874 \gen1.game1.SLICE_874 ( 
    .D1(\gen1.game1.bar_position1y[5] ), .C1(\gen1.game1.n10_adj_1149 ), 
    .B1(\gen1.game1.n42_adj_1537[2] ), .D0(\gen1.game1.bar_position1y[3] ), 
    .C0(\gen1.game1.n42_adj_1537[1] ), .B0(\gen1.game1.n42_adj_1537[0] ), 
    .A0(\gen1.game1.bar_position1y[4] ), .F0(\gen1.game1.n10_adj_1149 ), 
    .F1(\gen1.game1.n12_adj_1151 ));
  gen1_game1_SLICE_876 \gen1.game1.SLICE_876 ( .D1(\gen1.game1.n7090 ), 
    .C1(\gen1.game1.n7303 ), .B1(\gen1.game1.counter[5] ), 
    .A1(\gen1.game1.counter[8] ), .D0(\gen1.game1.counter[4] ), 
    .C0(\gen1.game1.counter[11] ), .B0(\gen1.game1.n7002 ), 
    .F0(\gen1.game1.n7303 ), .F1(\gen1.game1.n6688 ));
  gen1_game1_SLICE_877 \gen1.game1.SLICE_877 ( .D1(\gen1.game1.n13974 ), 
    .C1(\gen1.game1.n7090 ), .B1(\gen1.game1.counter[9] ), 
    .A1(\gen1.game1.n7210 ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.counter[3] ), .F0(\gen1.game1.n7090 ), 
    .F1(\gen1.game1.n6592 ));
  gen1_game1_SLICE_878 \gen1.game1.SLICE_878 ( 
    .D1(\gen1.game1.bar_position1y[7] ), .C1(\gen1.game1.n14_adj_1153 ), 
    .A1(\gen1.game1.n42_adj_1537[4] ), .D0(\gen1.game1.bar_position1y[6] ), 
    .C0(\gen1.game1.n12_adj_1151 ), .B0(\gen1.game1.n42_adj_1537[3] ), 
    .F0(\gen1.game1.n14_adj_1153 ), .F1(\gen1.game1.n16_adj_1155 ));
  gen1_game1_SLICE_880 \gen1.game1.SLICE_880 ( .D1(\y[4] ), 
    .C1(\gen1.game1.n8_adj_1158 ), .A1(\gen1.game1.bar_position1y[4] ), 
    .D0(\gen1.game1.bar_position1y[2] ), .C0(\gen1.game1.bar_position1y[3] ), 
    .B0(\y[3] ), .A0(\y[2] ), .F0(\gen1.game1.n8_adj_1158 ), 
    .F1(\gen1.game1.n10_adj_1159 ));
  gen1_game1_SLICE_882 \gen1.game1.SLICE_882 ( 
    .D1(\gen1.game1.bar_position1y[6] ), .C1(\gen1.game1.n12_adj_1160 ), 
    .A1(\y[6] ), .D0(\y[5] ), .C0(\gen1.game1.n10_adj_1159 ), 
    .A0(\gen1.game1.bar_position1y[5] ), .F0(\gen1.game1.n12_adj_1160 ), 
    .F1(\gen1.game1.n14_adj_1161 ));
  gen1_game1_SLICE_885 \gen1.game1.SLICE_885 ( .D1(\gen1.game1.n2646 ), 
    .C1(\gen1.game1.n2593 ), .B1(\gen1.game1.n2699 ), .A1(\gen1.game1.n13184 ), 
    .D0(n1407), .C0(\gen1.game1.n4_adj_1278 ), .B0(\gen1.game1.n24526 ), 
    .A0(\gen1.game1.n2590 ), .F0(\gen1.game1.n2593 ), 
    .F1(\gen1.game1.n39_adj_1413 ));
  gen1_game1_SLICE_886 \gen1.game1.SLICE_886 ( .D1(\gen1.game1.n7072 ), 
    .C1(\gen1.game1.n13517 ), .B1(\gen1.game1.counter[7] ), 
    .A1(\gen1.game1.counter[9] ), .D0(\gen1.game1.counter[3] ), 
    .B0(\gen1.game1.counter[5] ), .F0(\gen1.game1.n13517 ), 
    .F1(\gen1.game1.n7240 ));
  gen1_game1_SLICE_888 \gen1.game1.SLICE_888 ( 
    .D1(\gen1.game1.bar_position1y[8] ), .C1(\gen1.game1.n16_adj_1162 ), 
    .B1(\y[8] ), .A1(\bar_position1y[9] ), .D0(\gen1.game1.bar_position1y[7] ), 
    .C0(\gen1.game1.n14_adj_1161 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1162 ), .F1(\gen1.game1.n2177 ));
  gen1_game1_SLICE_890 \gen1.game1.SLICE_890 ( 
    .D1(\gen1.game1.n42_adj_1537[0] ), .C1(\gen1.game1.n6_adj_1163 ), 
    .B1(\y[3] ), .D0(\gen1.game1.bar_position1y[2] ), .C0(\y[0] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(\gen1.game1.n6_adj_1163 ), .F1(\gen1.game1.n8_adj_1164 ));
  gen1_game1_SLICE_892 \gen1.game1.SLICE_892 ( .D1(\y[5] ), 
    .C1(\gen1.game1.n10_adj_1165 ), .A1(\gen1.game1.n42_adj_1537[2] ), 
    .D0(\gen1.game1.n42_adj_1537[1] ), .C0(\gen1.game1.n8_adj_1164 ), 
    .B0(\y[4] ), .F0(\gen1.game1.n10_adj_1165 ), 
    .F1(\gen1.game1.n12_adj_1166 ));
  gen1_game1_SLICE_894 \gen1.game1.SLICE_894 ( .D1(\gen1.game1.n14917 ), 
    .C1(\gen1.game1.n29718 ), .B1(\gen1.game1.n7191 ), 
    .A1(\gen1.game1.n12_adj_1525 ), .D0(\gen1.game1.counter[7] ), 
    .C0(\gen1.game1.n7002 ), .B0(\gen1.game1.counter[9] ), 
    .F0(\gen1.game1.n29718 ), .F1(\gen1.game1.n30992 ));
  gen1_game1_SLICE_896 \gen1.game1.SLICE_896 ( .D1(\gen1.game1.n7151 ), 
    .C1(\gen1.game1.n7275 ), .B1(\gen1.game1.n14132 ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.counter[9] ), .B0(\gen1.game1.n6620 ), 
    .F0(\gen1.game1.n7275 ), .F1(\gen1.game1.n24529 ));
  gen1_game1_SLICE_897 \gen1.game1.SLICE_897 ( .D1(\gen1.game1.n24864 ), 
    .C1(\gen1.game1.n24862 ), .B1(\gen1.game1.n24529 ), 
    .A1(\gen1.game1.n7240 ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.n10_adj_1472 ), .B0(\gen1.game1.counter[5] ), 
    .A0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n24862 ), 
    .F1(\gen1.game1.n14917 ));
  gen1_game1_SLICE_898 \gen1.game1.SLICE_898 ( .D0(\bar_position14y2[2] ), 
    .C0(\bar_position14y2[3] ), .B0(\bar_position14y2[4] ), 
    .F0(\gen1.game1.n28622 ));
  gen1_game1_SLICE_899 \gen1.game1.SLICE_899 ( 
    .D1(\gen1.game1.bar_position14y2[9] ), .C1(\gen1.game1.n8_adj_1505 ), 
    .B1(\gen1.game1.n28622 ), .A1(\bar_position14y2[6] ), 
    .D0(\bar_position14y2[8] ), .C0(\bar_position14y2[7] ), 
    .B0(\bar_position14y2[5] ), .F0(\gen1.game1.n8_adj_1505 ), 
    .F1(\gen1.game1.n1121 ));
  gen1_game1_SLICE_900 \gen1.game1.SLICE_900 ( .D1(\bar_position14y2[8] ), 
    .C1(\gen1.game1.n15481 ), .B1(\bar_position14y2[7] ), 
    .A1(\gen1.game1.bar_position14y2[9] ), .D0(\bar_position14y2[5] ), 
    .C0(\bar_position14y2[3] ), .B0(\bar_position14y2[6] ), 
    .A0(\bar_position14y2[4] ), .F0(\gen1.game1.n15481 ), 
    .F1(\gen1.game1.n15577 ));
  gen1_game1_SLICE_902 \gen1.game1.SLICE_902 ( 
    .D1(\gen1.game1.n42_adj_1537[4] ), .C1(\gen1.game1.n14_adj_1167 ), 
    .A1(\y[7] ), .D0(\gen1.game1.n42_adj_1537[3] ), 
    .C0(\gen1.game1.n12_adj_1166 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1167 ), .F1(\gen1.game1.n16_adj_1168 ));
  gen1_game1_SLICE_904 \gen1.game1.SLICE_904 ( .D0(\gen1.game1.n6977 ), 
    .C0(\gen1.game1.n6754 ), .B0(\gen1.game1.counter[9] ), 
    .A0(\gen1.game1.counter[4] ), .F0(\gen1.game1.n29823 ));
  gen1_game1_SLICE_905 \gen1.game1.SLICE_905 ( .D1(\gen1.game1.n7191 ), 
    .C1(\gen1.game1.n7265 ), .B1(\gen1.game1.n7284 ), 
    .A1(\gen1.game1.counter[1] ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7265 ), .F1(\gen1.game1.n6754 ));
  gen1_game1_SLICE_906 \gen1.game1.SLICE_906 ( .D1(\gen1.game1.n6887 ), 
    .C1(\gen1.game1.n6577 ), .B1(\gen1.game1.n7090 ), 
    .A1(\gen1.game1.counter[6] ), .D0(\gen1.game1.counter[9] ), 
    .C0(\gen1.game1.n7002 ), .B0(\gen1.game1.counter[4] ), 
    .A0(\gen1.game1.n14073 ), .F0(\gen1.game1.n6577 ), 
    .F1(\gen1.game1.n28499 ));
  gen1_game1_SLICE_907 \gen1.game1.SLICE_907 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n7185 ), .B1(\gen1.game1.counter[11] ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.n6577 ), .B0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n7185 ), .F1(\gen1.game1.n6884 ));
  gen1_game1_SLICE_908 \gen1.game1.SLICE_908 ( .D1(\gen1.game1.counter[6] ), 
    .C1(\gen1.game1.n7281 ), .B1(\gen1.game1.n7113 ), 
    .A1(\gen1.game1.counter[11] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7281 ), .F1(\gen1.game1.n6691 ));
  gen1_game1_SLICE_909 \gen1.game1.SLICE_909 ( .D1(\gen1.game1.n10_adj_1524 ), 
    .C1(\gen1.game1.n24593 ), .B1(\gen1.game1.n29650 ), 
    .A1(\gen1.game1.n7240 ), .D0(\gen1.game1.n7037 ), .C0(\gen1.game1.n7139 ), 
    .B0(\gen1.game1.counter[2] ), .A0(\gen1.game1.n6691 ), 
    .F0(\gen1.game1.n24593 ), .F1(\gen1.game1.n28469 ));
  gen1_game1_SLICE_910 \gen1.game1.SLICE_910 ( .D1(\gen1.game1.n6592 ), 
    .C1(\gen1.game1.n6903 ), .B1(\gen1.game1.n7113 ), 
    .A1(\gen1.game1.counter[6] ), .D0(\gen1.game1.counter[8] ), 
    .C0(\gen1.game1.counter[5] ), .F0(\gen1.game1.n6903 ), 
    .F1(\gen1.game1.n30907 ));
  gen1_game1_SLICE_913 \gen1.game1.SLICE_913 ( .D1(\gen1.game1.counter[8] ), 
    .C1(\gen1.game1.n6865 ), .B1(\gen1.game1.counter[1] ), 
    .A1(\gen1.game1.n7303 ), .D0(\gen1.game1.counter[5] ), 
    .B0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n6865 ), 
    .F1(\gen1.game1.n6701 ));
  gen1_game1_SLICE_914 \gen1.game1.SLICE_914 ( .D1(\gen1.game1.counter[1] ), 
    .C1(\gen1.game1.n6757 ), .B1(\gen1.game1.n6865 ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.n6838 ), 
    .C0(\gen1.game1.counter[4] ), .B0(\gen1.game1.n7002 ), 
    .A0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n6757 ), 
    .F1(\gen1.game1.n24472 ));
  gen1_game1_SLICE_915 \gen1.game1.SLICE_915 ( .D1(\gen1.game1.n14118 ), 
    .C1(\gen1.game1.n7_adj_1523 ), .B1(\gen1.game1.n6757 ), 
    .A1(\gen1.game1.n6853 ), .D0(\gen1.game1.counter[8] ), 
    .C0(\gen1.game1.counter[1] ), .F0(\gen1.game1.n7_adj_1523 ), 
    .F1(\gen1.game1.n24711 ));
  gen1_game1_SLICE_916 \gen1.game1.SLICE_916 ( .D1(\gen1.game1.n7249 ), 
    .C1(\gen1.game1.n6586 ), .B1(\gen1.game1.counter[10] ), 
    .A1(\gen1.game1.counter[3] ), .D0(\gen1.game1.n7242 ), 
    .C0(\gen1.game1.n7215 ), .B0(\gen1.game1.counter[11] ), 
    .A0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n6586 ), 
    .F1(\gen1.game1.n7250 ));
  gen1_game1_SLICE_917 \gen1.game1.SLICE_917 ( .D0(\gen1.game1.n6741 ), 
    .C0(\gen1.game1.n28709 ), .B0(\gen1.game1.bar3_2 ), 
    .A0(\gen1.game1.n7250 ), .F0(\gen1.game1.n10_adj_1524 ));
  gen1_game1_SLICE_918 \gen1.game1.SLICE_918 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n7252 ), .B1(\gen1.game1.counter[4] ), 
    .A1(\gen1.game1.counter[10] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7252 ), .F1(\gen1.game1.n6596 ));
  gen1_game1_SLICE_920 \gen1.game1.SLICE_920 ( .D1(\gen1.game1.n6853 ), 
    .C1(\gen1.game1.n7215 ), .B1(\gen1.game1.counter[3] ), 
    .A1(\gen1.game1.counter[10] ), .D0(\gen1.game1.counter[6] ), 
    .C0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7215 ), .F1(\gen1.game1.n6750 ));
  gen1_game1_SLICE_921 \gen1.game1.SLICE_921 ( .D1(\gen1.game1.counter[8] ), 
    .C1(\gen1.game1.n6_adj_1500 ), .B1(\gen1.game1.n6887 ), 
    .A1(\gen1.game1.n30896 ), .D0(\gen1.game1.n6750 ), 
    .C0(\gen1.game1.counter[1] ), .B0(\gen1.game1.counter[4] ), 
    .F0(\gen1.game1.n6_adj_1500 ), .F1(\gen1.game1.n30895 ));
  gen1_game1_SLICE_922 \gen1.game1.SLICE_922 ( .D0(\bar_position11y2[3] ), 
    .C0(\bar_position11y2[2] ), .A0(\bar_position11y2[4] ), 
    .F0(\gen1.game1.n28631 ));
  gen1_game1_SLICE_923 \gen1.game1.SLICE_923 ( 
    .D1(\gen1.game1.bar_position11y2[9] ), .C1(\gen1.game1.n8_adj_1478 ), 
    .B1(\bar_position11y2[6] ), .A1(\gen1.game1.n28631 ), 
    .D0(\bar_position11y2[7] ), .C0(\bar_position11y2[8] ), 
    .B0(\bar_position11y2[5] ), .F0(\gen1.game1.n8_adj_1478 ), 
    .F1(\gen1.game1.n913 ));
  gen1_game1_SLICE_924 \gen1.game1.SLICE_924 ( .D1(\bar_position11y2[8] ), 
    .C1(\gen1.game1.n15517 ), .B1(\gen1.game1.bar_position11y2[9] ), 
    .A1(\bar_position11y2[7] ), .D0(\bar_position11y2[3] ), 
    .C0(\bar_position11y2[6] ), .B0(\bar_position11y2[5] ), 
    .A0(\bar_position11y2[4] ), .F0(\gen1.game1.n15517 ), 
    .F1(\gen1.game1.n15585 ));
  gen1_game1_SLICE_926 \gen1.game1.SLICE_926 ( .D1(\gen1.game1.n6662 ), 
    .C1(\gen1.game1.n28676 ), .B1(\gen1.game1.counter[9] ), 
    .A1(\gen1.game1.n13976 ), .D0(\gen1.game1.counter[4] ), 
    .C0(\gen1.game1.n6656 ), .B0(\gen1.game1.n14132 ), .A0(\gen1.game1.n6831 ), 
    .F0(\gen1.game1.n28676 ), .F1(\gen1.game1.n5_adj_1509 ));
  gen1_game1_SLICE_927 \gen1.game1.SLICE_927 ( .D1(\gen1.game1.n7094 ), 
    .C1(\gen1.game1.n14132 ), .B1(\gen1.game1.n6831 ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.counter[3] ), 
    .B0(\gen1.game1.counter[11] ), .F0(\gen1.game1.n14132 ), 
    .F1(\gen1.game1.n12_adj_1525 ));
  gen1_game1_SLICE_928 \gen1.game1.SLICE_928 ( 
    .D1(\gen1.game1.bar_position2y[5] ), .C1(\gen1.game1.n10_adj_1173 ), 
    .B1(\gen1.game1.n42_adj_1538[2] ), .D0(\gen1.game1.n42_adj_1538[0] ), 
    .C0(\gen1.game1.bar_position2y[4] ), .B0(\gen1.game1.n42_adj_1538[1] ), 
    .A0(\gen1.game1.bar_position2y[3] ), .F0(\gen1.game1.n10_adj_1173 ), 
    .F1(\gen1.game1.n12_adj_1175 ));
  gen1_game1_SLICE_930 \gen1.game1.SLICE_930 ( .D1(\gen1.game1.n7168 ), 
    .C1(\gen1.game1.n6601 ), .B1(\gen1.game1.n6831 ), 
    .A1(\gen1.game1.counter[4] ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.counter[7] ), .B0(\gen1.game1.n7002 ), 
    .A0(\gen1.game1.counter[5] ), .F0(\gen1.game1.n6601 ), 
    .F1(\gen1.game1.n7160 ));
  gen1_game1_SLICE_931 \gen1.game1.SLICE_931 ( .D1(\gen1.game1.counter[8] ), 
    .C1(\gen1.game1.counter[10] ), .D0(\gen1.game1.counter[6] ), 
    .B0(\gen1.game1.counter[10] ), .F0(\gen1.game1.n6831 ), 
    .F1(\gen1.game1.n14073 ));
  gen1_game1_SLICE_932 \gen1.game1.SLICE_932 ( .D0(\bar_position14y[2] ), 
    .C0(\bar_position14y[3] ), .A0(\bar_position14y[4] ), 
    .F0(\gen1.game1.n28613 ));
  gen1_game1_SLICE_933 \gen1.game1.SLICE_933 ( .D1(\gen1.game1.n28613 ), 
    .C1(\gen1.game1.n8_adj_1507 ), .B1(\gen1.game1.bar_position14y[9] ), 
    .A1(\bar_position14y[6] ), .D0(\bar_position14y[8] ), 
    .C0(\bar_position14y[5] ), .B0(\bar_position14y[7] ), 
    .F0(\gen1.game1.n8_adj_1507 ), .F1(\gen1.game1.n753 ));
  gen1_game1_SLICE_934 \gen1.game1.SLICE_934 ( .D1(\bar_position14y[8] ), 
    .C1(\gen1.game1.n15085 ), .B1(\gen1.game1.bar_position14y[9] ), 
    .A1(\bar_position14y[7] ), .D0(\bar_position14y[3] ), 
    .C0(\bar_position14y[5] ), .B0(\bar_position14y[6] ), 
    .A0(\bar_position14y[4] ), .F0(\gen1.game1.n15085 ), 
    .F1(\gen1.game1.n15389 ));
  gen1_game1_SLICE_936 \gen1.game1.SLICE_936 ( .D0(\bar_position13y[2] ), 
    .C0(\bar_position13y[3] ), .B0(\bar_position13y[4] ), 
    .F0(\gen1.game1.n28598 ));
  gen1_game1_SLICE_937 \gen1.game1.SLICE_937 ( .D1(\bar_position13y[6] ), 
    .C1(\gen1.game1.n8_adj_1497 ), .B1(\gen1.game1.bar_position13y[9] ), 
    .A1(\gen1.game1.n28598 ), .D0(\bar_position13y[8] ), 
    .C0(\bar_position13y[5] ), .B0(\bar_position13y[7] ), 
    .F0(\gen1.game1.n8_adj_1497 ), .F1(\gen1.game1.n697 ));
  gen1_game1_SLICE_938 \gen1.game1.SLICE_938 ( .D1(\bar_position13y[8] ), 
    .C1(\gen1.game1.n15057 ), .B1(\bar_position13y[7] ), 
    .A1(\gen1.game1.bar_position13y[9] ), .D0(\bar_position13y[5] ), 
    .C0(\bar_position13y[6] ), .B0(\bar_position13y[3] ), 
    .A0(\bar_position13y[4] ), .F0(\gen1.game1.n15057 ), 
    .F1(\gen1.game1.n15387 ));
  gen1_game1_SLICE_940 \gen1.game1.SLICE_940 ( .D0(\bar_position12y[3] ), 
    .C0(\bar_position12y[2] ), .B0(\bar_position12y[4] ), 
    .F0(\gen1.game1.n28610 ));
  gen1_game1_SLICE_941 \gen1.game1.SLICE_941 ( 
    .D1(\gen1.game1.bar_position12y[9] ), .C1(\gen1.game1.n8_adj_1490 ), 
    .B1(\bar_position12y[6] ), .A1(\gen1.game1.n28610 ), 
    .D0(\bar_position12y[8] ), .C0(\bar_position12y[7] ), 
    .B0(\bar_position12y[5] ), .F0(\gen1.game1.n8_adj_1490 ), 
    .F1(\gen1.game1.n649 ));
  gen1_game1_SLICE_942 \gen1.game1.SLICE_942 ( .D1(\bar_position12y[8] ), 
    .C1(\gen1.game1.n15005 ), .B1(\bar_position12y[7] ), 
    .A1(\gen1.game1.bar_position12y[9] ), .D0(\bar_position12y[4] ), 
    .C0(\bar_position12y[5] ), .B0(\bar_position12y[3] ), 
    .A0(\bar_position12y[6] ), .F0(\gen1.game1.n15005 ), 
    .F1(\gen1.game1.n15381 ));
  gen1_game1_SLICE_944 \gen1.game1.SLICE_944 ( 
    .D1(\gen1.game1.n42_adj_1538[4] ), .C1(\gen1.game1.n14_adj_1177 ), 
    .A1(\gen1.game1.bar_position2y[7] ), .D0(\gen1.game1.bar_position2y[6] ), 
    .C0(\gen1.game1.n12_adj_1175 ), .A0(\gen1.game1.n42_adj_1538[3] ), 
    .F0(\gen1.game1.n14_adj_1177 ), .F1(\gen1.game1.n16_adj_1179 ));
  gen1_game1_SLICE_946 \gen1.game1.SLICE_946 ( .D1(\gen1.game1.n7134 ), 
    .C1(\gen1.game1.n24640 ), .B1(\gen1.game1.n7131 ), 
    .A1(\gen1.game1.counter[6] ), .D0(\gen1.game1.n13976 ), 
    .C0(\gen1.game1.n6630 ), .B0(\gen1.game1.counter[10] ), 
    .A0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n24640 ), 
    .F1(\gen1.game1.n12_adj_1519 ));
  gen1_game1_SLICE_947 \gen1.game1.SLICE_947 ( .D1(\gen1.game1.n7085 ), 
    .C1(\gen1.game1.n6858 ), .B1(\gen1.game1.counter[3] ), 
    .A1(\gen1.game1.n7002 ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.counter[4] ), .B0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n6858 ), .F1(\gen1.game1.n6630 ));
  gen1_game1_SLICE_948 \gen1.game1.SLICE_948 ( .D1(\gen1.game1.n6949 ), 
    .C1(\gen1.game1.n29779 ), .B1(\gen1.game1.counter[7] ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.n6691 ), 
    .C0(\gen1.game1.counter[9] ), .B0(\gen1.game1.counter[10] ), 
    .F0(\gen1.game1.n29779 ), .F1(\gen1.game1.n29842 ));
  gen1_game1_SLICE_950 \gen1.game1.SLICE_950 ( 
    .D1(\gen1.game1.bar_position2y[9] ), .C1(\gen1.game1.n18_adj_1181 ), 
    .A1(\gen1.game1.n42_adj_1538[6] ), .D0(\gen1.game1.bar_position2y[8] ), 
    .C0(\gen1.game1.n16_adj_1179 ), .B0(\gen1.game1.n42_adj_1538[5] ), 
    .F0(\gen1.game1.n18_adj_1181 ), .F1(\gen1.game1.n2206 ));
  gen1_game1_SLICE_952 \gen1.game1.SLICE_952 ( .D0(\bar_position11y[2] ), 
    .C0(\bar_position11y[3] ), .B0(\bar_position11y[4] ), 
    .F0(\gen1.game1.n28596 ));
  gen1_game1_SLICE_953 \gen1.game1.SLICE_953 ( 
    .D1(\gen1.game1.bar_position11y[9] ), .C1(\gen1.game1.n8_adj_1479 ), 
    .B1(\bar_position11y[6] ), .A1(\gen1.game1.n28596 ), 
    .D0(\bar_position11y[8] ), .C0(\bar_position11y[7] ), 
    .B0(\bar_position11y[5] ), .F0(\gen1.game1.n8_adj_1479 ), 
    .F1(\gen1.game1.n603 ));
  gen1_game1_SLICE_954 \gen1.game1.SLICE_954 ( .D1(\bar_position11y[8] ), 
    .C1(\gen1.game1.n14981 ), .B1(\bar_position11y[7] ), 
    .A1(\gen1.game1.bar_position11y[9] ), .D0(\bar_position11y[5] ), 
    .C0(\bar_position11y[6] ), .B0(\bar_position11y[3] ), 
    .A0(\bar_position11y[4] ), .F0(\gen1.game1.n14981 ), 
    .F1(\gen1.game1.n15377 ));
  gen1_game1_SLICE_956 \gen1.game1.SLICE_956 ( .D1(\y[4] ), 
    .C1(\gen1.game1.n8_adj_1182 ), .A1(\bar_position13y[4] ), 
    .D0(\bar_position13y[2] ), .C0(\bar_position13y[3] ), .B0(\y[2] ), 
    .A0(\y[3] ), .F0(\gen1.game1.n8_adj_1182 ), .F1(\gen1.game1.n10_adj_1183 ));
  gen1_game1_SLICE_958 \gen1.game1.SLICE_958 ( 
    .D1(\gen1.game1.bar_position2y[4] ), .C1(\gen1.game1.n8_adj_1184 ), 
    .B1(\y[4] ), .D0(\gen1.game1.bar_position2y[3] ), 
    .C0(\gen1.game1.bar_position2y[2] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1184 ), .F1(\gen1.game1.n10_adj_1185 ));
  gen1_game1_SLICE_960 \gen1.game1.SLICE_960 ( 
    .D1(\gen1.game1.bar_position2y[6] ), .C1(\gen1.game1.n12_adj_1186 ), 
    .B1(\y[6] ), .D0(\gen1.game1.bar_position2y[5] ), 
    .C0(\gen1.game1.n10_adj_1185 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1186 ), .F1(\gen1.game1.n14_adj_1189 ));
  gen1_game1_SLICE_962 \gen1.game1.SLICE_962 ( .D1(\gen1.game1.counter[4] ), 
    .C1(\gen1.game1.n14118 ), .B1(\gen1.game1.counter[8] ), 
    .A1(\gen1.game1.n6704 ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[5] ), .B0(\gen1.game1.counter[11] ), 
    .F0(\gen1.game1.n14118 ), .F1(\gen1.game1.n8_adj_1187 ));
  gen1_game1_SLICE_963 \gen1.game1.SLICE_963 ( .D1(\gen1.game1.n7227 ), 
    .C1(\gen1.game1.n6_adj_1510 ), .B1(\gen1.game1.n7246 ), 
    .A1(\gen1.game1.n6858 ), .D0(\gen1.game1.n24397 ), 
    .C0(\gen1.game1.n8_adj_1187 ), .B0(\gen1.game1.counter[7] ), 
    .A0(\gen1.game1.n14058 ), .F0(\gen1.game1.n6_adj_1510 ), 
    .F1(\gen1.game1.n6815 ));
  gen1_game1_SLICE_964 \gen1.game1.SLICE_964 ( .D1(\bar_position13y[6] ), 
    .C1(\gen1.game1.n12_adj_1188 ), .A1(\y[6] ), .D0(\y[5] ), 
    .C0(\gen1.game1.n10_adj_1183 ), .B0(\bar_position13y[5] ), 
    .F0(\gen1.game1.n12_adj_1188 ), .F1(\gen1.game1.n14_adj_1190 ));
  gen1_game1_SLICE_966 \gen1.game1.SLICE_966 ( 
    .D1(\gen1.game1.bar_position2y[8] ), .C1(\gen1.game1.n16_adj_1191 ), 
    .B1(\y[8] ), .A1(\gen1.game1.bar_position2y[9] ), 
    .D0(\gen1.game1.bar_position2y[7] ), .C0(\gen1.game1.n14_adj_1189 ), 
    .A0(\y[7] ), .F0(\gen1.game1.n16_adj_1191 ), .F1(\gen1.game1.n2208 ));
  gen1_game1_SLICE_968 \gen1.game1.SLICE_968 ( .D1(\gen1.game1.n6965 ), 
    .C1(\gen1.game1.n7119 ), .B1(\gen1.game1.counter[4] ), 
    .A1(\gen1.game1.counter[8] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.n6750 ), .A0(\gen1.game1.counter[5] ), 
    .F0(\gen1.game1.n7119 ), .F1(\gen1.game1.n29829 ));
  gen1_game1_SLICE_970 \gen1.game1.SLICE_970 ( 
    .D1(\gen1.game1.n42_adj_1538[0] ), .C1(\gen1.game1.n6_adj_1192 ), 
    .B1(\y[3] ), .D0(\gen1.game1.bar_position2y[2] ), .C0(\y[0] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(\gen1.game1.n6_adj_1192 ), .F1(\gen1.game1.n8_adj_1193 ));
  gen1_game1_SLICE_972 \gen1.game1.SLICE_972 ( 
    .D1(\gen1.game1.n42_adj_1538[2] ), .C1(\gen1.game1.n10_adj_1194 ), 
    .B1(\y[5] ), .D0(\gen1.game1.n42_adj_1538[1] ), 
    .C0(\gen1.game1.n8_adj_1193 ), .A0(\y[4] ), .F0(\gen1.game1.n10_adj_1194 ), 
    .F1(\gen1.game1.n12_adj_1200 ));
  gen1_game1_SLICE_974 \gen1.game1.SLICE_974 ( .D1(\bar_position13y[8] ), 
    .C1(\gen1.game1.n16_adj_1195 ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position13y[9] ), .D0(\bar_position13y[7] ), 
    .C0(\gen1.game1.n14_adj_1190 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1195 ), .F1(\gen1.game1.n2694 ));
  gen1_game1_SLICE_976 \gen1.game1.SLICE_976 ( .D0(\gen1.game1.bar14 ), 
    .C0(\gen1.game1.n753 ), .B0(\gen1.game1.bar4_2 ), .A0(\gen1.game1.n959 ), 
    .F0(\gen1.game1.n8_adj_1196 ));
  gen1_game1_SLICE_977 \gen1.game1.SLICE_977 ( .D1(\gen1.game1.n275 ), 
    .C1(\gen1.game1.n15759 ), .B1(\gen1.game1.bar4 ), 
    .A1(\gen1.game1.n8_adj_1196 ), .C0(\gen1.game1.n1121 ), 
    .A0(\gen1.game1.bar14_2 ), .F0(\gen1.game1.n15759 ), 
    .F1(\gen1.game1.n10_adj_1508 ));
  gen1_game1_SLICE_978 \gen1.game1.SLICE_978 ( 
    .D1(\gen1.game1.n52_adj_1539[6] ), .C1(n18_adj_1939), .B1(n1415), 
    .A1(\gen1.game1.bar_position13y[9] ), .D0(n46_adj_1822), .C0(n16_adj_1938), 
    .A0(\bar_position13y[8] ), .F0(n18_adj_1939), 
    .F1(\gen1.game1.n4_adj_1199 ));
  SLICE_979 SLICE_979( .D0(n46_adj_1822), .C0(n16_adj_1945), .B0(\y[8] ), 
    .F0(n1415));
  gen1_game1_SLICE_980 \gen1.game1.SLICE_980 ( .D0(\gen1.game1.n15505 ), 
    .C0(\gen1.game1.n780 ), .B0(\gen1.game1.n959 ), .A0(\gen1.game1.bar4_2 ), 
    .F0(\gen1.game1.n986 ));
  gen1_game1_SLICE_981 \gen1.game1.SLICE_981 ( 
    .D1(\gen1.game1.bar_position4y2[8] ), .C1(\gen1.game1.n14717 ), 
    .B1(\gen1.game1.bar_position4y2[9] ), .A1(\gen1.game1.bar_position4y2[7] ), 
    .D0(\gen1.game1.bar_position4y2[4] ), .C0(\gen1.game1.bar_position4y2[3] ), 
    .B0(\gen1.game1.bar_position4y2[6] ), .A0(\gen1.game1.bar_position4y2[5] ), 
    .F0(\gen1.game1.n14717 ), .F1(\gen1.game1.n15505 ));
  gen1_game1_SLICE_982 \gen1.game1.SLICE_982 ( .D1(\gen1.game1.n15389 ), 
    .C1(\gen1.game1.n506 ), .B1(\gen1.game1.n753 ), .A1(\gen1.game1.bar14 ), 
    .D0(\gen1.game1.bar9 ), .C0(\gen1.game1.n452 ), .B0(\gen1.game1.n479 ), 
    .A0(\gen1.game1.n15349 ), .F0(\gen1.game1.n506 ), .F1(\gen1.game1.n780 ));
  gen1_game1_SLICE_984 \gen1.game1.SLICE_984 ( .D1(\gen1.game1.n2694 ), 
    .C1(n1419), .B1(\gen1.game1.n6525 ), .A1(\gen1.game1.n4_adj_1199 ), 
    .D0(n43_adj_1817), .C0(n44_adj_1838), .F0(n1419), .F1(\gen1.game1.n2699 ));
  gen1_game1_SLICE_986 \gen1.game1.SLICE_986 ( 
    .D1(\gen1.game1.n42_adj_1538[4] ), .C1(\gen1.game1.n14_adj_1201 ), 
    .B1(\y[7] ), .D0(\gen1.game1.n42_adj_1538[3] ), 
    .C0(\gen1.game1.n12_adj_1200 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1201 ), .F1(\gen1.game1.n16_adj_1203 ));
  gen1_game1_SLICE_988 \gen1.game1.SLICE_988 ( .D1(\bar_position1y[9] ), 
    .C1(\gen1.game1.bar_position1y_2__N_373 ), .A1(n15355), .D0(n757), 
    .C0(bar1), .B0(game_start), .F0(\gen1.game1.bar_position1y_2__N_373 ), 
    .F1(\gen1.game1.bar_position1y_2__N_374 ));
  gen1_game1_SLICE_989 \gen1.game1.SLICE_989 ( 
    .D1(\gen1.game1.bar_position1y[8] ), .C1(\gen1.game1.n15011 ), 
    .B1(\gen1.game1.bar_position1y[7] ), .A1(\gen1.game1.bar_position1y[6] ), 
    .D0(\gen1.game1.bar_position1y[5] ), .C0(\gen1.game1.bar_position1y[4] ), 
    .A0(\gen1.game1.bar_position1y[3] ), .F0(\gen1.game1.n15011 ), .F1(n15355));
  gen1_game1_SLICE_990 \gen1.game1.SLICE_990 ( .D0(\gen1.game1.n15831 ), 
    .C0(\gen1.game1.n834 ), .B0(\gen1.game1.n859 ), .A0(\gen1.game1.bar6_2 ), 
    .F0(\gen1.game1.n886 ));
  gen1_game1_SLICE_991 \gen1.game1.SLICE_991 ( .D1(\gen1.game1.n7_adj_1481 ), 
    .C1(\gen1.game1.n15221 ), .B1(\bar_position6y2[8] ), 
    .A1(\bar_position6y2[9] ), .D0(\bar_position6y2[5] ), 
    .B0(\bar_position6y2[4] ), .F0(\gen1.game1.n15221 ), 
    .F1(\gen1.game1.n15831 ));
  gen1_game1_SLICE_992 \gen1.game1.SLICE_992 ( .D0(\gen1.game1.bar1_2 ), 
    .C0(\gen1.game1.n807 ), .B0(\gen1.game1.n859 ), .A0(\gen1.game1.bar6_2 ), 
    .F0(\gen1.game1.n8_adj_1202 ));
  gen1_game1_SLICE_993 \gen1.game1.SLICE_993 ( .D1(\gen1.game1.n8_adj_1202 ), 
    .C1(\gen1.game1.n15757 ), .B1(bar1), .A1(\gen1.game1.n110 ), 
    .D0(\gen1.game1.bar11_2 ), .C0(\gen1.game1.n913 ), 
    .F0(\gen1.game1.n15757 ), .F1(\gen1.game1.n10_adj_1485 ));
  gen1_game1_SLICE_994 \gen1.game1.SLICE_994 ( .D1(\gen1.game1.n807 ), 
    .C1(\gen1.game1.n630 ), .B1(\gen1.game1.bar1_2 ), .A1(\gen1.game1.n15709 ), 
    .D0(\gen1.game1.n603 ), .C0(\gen1.game1.n358 ), .B0(\gen1.game1.n15377 ), 
    .A0(\gen1.game1.bar11 ), .F0(\gen1.game1.n630 ), .F1(\gen1.game1.n834 ));
  gen1_game1_SLICE_996 \gen1.game1.SLICE_996 ( .D1(\gen1.game1.n28499 ), 
    .C1(\gen1.game1.n6845 ), .B1(\gen1.game1.n6592 ), 
    .A1(\gen1.game1.counter[1] ), .D0(\gen1.game1.counter[6] ), 
    .C0(\gen1.game1.counter[5] ), .B0(\gen1.game1.counter[8] ), 
    .A0(\gen1.game1.counter[4] ), .F0(\gen1.game1.n6845 ), 
    .F1(\gen1.game1.n28640 ));
  gen1_game1_SLICE_998 \gen1.game1.SLICE_998 ( 
    .D0(\gen1.game1.n42_adj_1538[6] ), .C0(\gen1.game1.n16_adj_1203 ), 
    .B0(\gen1.game1.n42_adj_1538[5] ), .A0(\y[8] ), .F0(\gen1.game1.n2193 ));
  gen1_game1_SLICE_999 \gen1.game1.SLICE_999 ( .D0(\gen1.game1.n2193 ), 
    .C0(\gen1.game1.n2206 ), .B0(\gen1.game1.n2208 ), .A0(\gen1.game1.n6537 ), 
    .F0(\gen1.game1.n2213 ));
  gen1_game1_SLICE_1000 \gen1.game1.SLICE_1000 ( .D1(\x[9] ), .C1(\x[8] ), 
    .B1(\x[6] ), .A1(\gen1.game1.n6549 ), .D0(\gen1.game1.n6549 ), 
    .C0(\gen1.game1.n24526 ), .F0(\gen1.game1.n2180 ), .F1(\gen1.game1.n5_c ));
  gen1_game1_SLICE_1001 \gen1.game1.SLICE_1001 ( .D1(\gen1.game1.n34 ), 
    .C1(\gen1.game1.n28508 ), .B1(\gen1.game1.n2180 ), .A1(\gen1.game1.n2818 ), 
    .D0(\gen1.game1.n15467 ), .C0(\gen1.game1.n6534 ), .B0(\gen1.game1.n6564 ), 
    .A0(\gen1.game1.n14979 ), .F0(\gen1.game1.n28508 ), 
    .F1(\gen1.game1.game_rgb_3__N_183 ));
  gen1_game1_SLICE_1002 \gen1.game1.SLICE_1002 ( 
    .D1(\gen1.game1.bar_position3y[5] ), .C1(\gen1.game1.n10_adj_1207 ), 
    .A1(\gen1.game1.n42_adj_1540[2] ), .D0(\gen1.game1.n42_adj_1540[0] ), 
    .C0(\gen1.game1.n42_adj_1540[1] ), .B0(\gen1.game1.bar_position3y[4] ), 
    .A0(\gen1.game1.bar_position3y[3] ), .F0(\gen1.game1.n10_adj_1207 ), 
    .F1(\gen1.game1.n12_adj_1212 ));
  gen1_game1_SLICE_1004 \gen1.game1.SLICE_1004 ( .D1(\bar_position12y[4] ), 
    .C1(\gen1.game1.n8_adj_1208 ), .B1(\y[4] ), .D0(\bar_position12y[2] ), 
    .C0(\y[3] ), .B0(\bar_position12y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1208 ), .F1(\gen1.game1.n10_adj_1209 ));
  gen1_game1_SLICE_1006 \gen1.game1.SLICE_1006 ( .D1(\bar_position12y[6] ), 
    .C1(\gen1.game1.n12_adj_1210 ), .B1(\y[6] ), .D0(\bar_position12y[5] ), 
    .C0(\gen1.game1.n10_adj_1209 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1210 ), .F1(\gen1.game1.n14_adj_1221 ));
  gen1_game1_SLICE_1008 \gen1.game1.SLICE_1008 ( .D1(\gen1.game1.bar4_2 ), 
    .C1(n757), .A1(game_start), .D0(\gen1.n28618 ), 
    .C0(\gen1.game1.n12_adj_1466 ), .B0(\gen1.n20_adj_1598 ), .A0(n14069), 
    .F0(n757), .F1(\gen1.game1.bar_position4y2_2__N_733 ));
  gen1_game1_SLICE_1010 \gen1.game1.SLICE_1010 ( 
    .D1(\gen1.game1.n42_adj_1540[4] ), .C1(\gen1.game1.n14_adj_1214 ), 
    .A1(\gen1.game1.bar_position3y[7] ), .D0(\gen1.game1.n42_adj_1540[3] ), 
    .C0(\gen1.game1.n12_adj_1212 ), .B0(\gen1.game1.bar_position3y[6] ), 
    .F0(\gen1.game1.n14_adj_1214 ), .F1(\gen1.game1.n16_adj_1216 ));
  gen1_game1_SLICE_1012 \gen1.game1.SLICE_1012 ( 
    .D1(\gen1.game1.n42_adj_1540[6] ), .C1(\gen1.game1.n18_adj_1218 ), 
    .B1(\gen1.game1.bar_position3y[9] ), .D0(\gen1.game1.n42_adj_1540[5] ), 
    .C0(\gen1.game1.n16_adj_1216 ), .A0(\gen1.game1.bar_position3y[8] ), 
    .F0(\gen1.game1.n18_adj_1218 ), .F1(\gen1.game1.n2239 ));
  gen1_game1_SLICE_1014 \gen1.game1.SLICE_1014 ( 
    .D1(\gen1.game1.bar_position3y[4] ), .C1(\gen1.game1.n8_adj_1219 ), 
    .A1(\y[4] ), .D0(\gen1.game1.bar_position3y[2] ), 
    .C0(\gen1.game1.bar_position3y[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1219 ), .F1(\gen1.game1.n10_adj_1220 ));
  gen1_game1_SLICE_1016 \gen1.game1.SLICE_1016 ( .D1(\bar_position12y[8] ), 
    .C1(\gen1.game1.n16_adj_1222 ), .B1(\gen1.game1.bar_position12y[9] ), 
    .A1(\y[8] ), .D0(\bar_position12y[7] ), .C0(\gen1.game1.n14_adj_1221 ), 
    .B0(\y[7] ), .F0(\gen1.game1.n16_adj_1222 ), .F1(\gen1.game1.n2641 ));
  gen1_game1_SLICE_1018 \gen1.game1.SLICE_1018 ( 
    .D1(\gen1.game1.bar_position3y[6] ), .C1(\gen1.game1.n12_adj_1223 ), 
    .B1(\y[6] ), .D0(\gen1.game1.bar_position3y[5] ), 
    .C0(\gen1.game1.n10_adj_1220 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1223 ), .F1(\gen1.game1.n14_adj_1227 ));
  gen1_game1_SLICE_1020 \gen1.game1.SLICE_1020 ( 
    .D1(\gen1.game1.bar_position12y[9] ), .C1(n18_adj_1950), .B1(n1409), 
    .A1(\gen1.game1.n52_adj_1541[6] ), .D0(n46_adj_1806), .C0(n16_adj_1949), 
    .B0(\bar_position12y[8] ), .F0(n18_adj_1950), 
    .F1(\gen1.game1.n4_adj_1226 ));
  SLICE_1021 SLICE_1021( .D0(n46_adj_1806), .C0(n16_adj_1956), .B0(\y[8] ), 
    .F0(n1409));
  gen1_game1_SLICE_1022 \gen1.game1.SLICE_1022 ( 
    .D1(\gen1.game1.bar_position3y[8] ), .C1(\gen1.game1.n16_adj_1228 ), 
    .B1(\gen1.game1.bar_position3y[9] ), .A1(\y[8] ), 
    .D0(\gen1.game1.bar_position3y[7] ), .C0(\gen1.game1.n14_adj_1227 ), 
    .B0(\y[7] ), .F0(\gen1.game1.n16_adj_1228 ), .F1(\gen1.game1.n2241 ));
  gen1_game1_SLICE_1024 \gen1.game1.SLICE_1024 ( 
    .D1(\gen1.game1.n42_adj_1540[0] ), .C1(\gen1.game1.n6_adj_1229 ), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\gen1.game1.bar_position3y[2] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(\gen1.game1.n6_adj_1229 ), .F1(\gen1.game1.n8_adj_1230 ));
  gen1_game1_SLICE_1026 \gen1.game1.SLICE_1026 ( 
    .D1(\gen1.game1.n42_adj_1540[2] ), .C1(\gen1.game1.n10_adj_1231 ), 
    .B1(\y[5] ), .D0(\gen1.game1.n42_adj_1540[1] ), 
    .C0(\gen1.game1.n8_adj_1230 ), .B0(\y[4] ), .F0(\gen1.game1.n10_adj_1231 ), 
    .F1(\gen1.game1.n12_adj_1232 ));
  gen1_game1_SLICE_1028 \gen1.game1.SLICE_1028 ( .D1(\gen1.game1.n2699 ), 
    .C1(\gen1.game1.n2646 ), .B1(\gen1.game1.n2785 ), .A1(\gen1.game1.n2752 ), 
    .D0(n1413), .C0(\gen1.game1.n4_adj_1226 ), .B0(\gen1.game1.n6537 ), 
    .A0(\gen1.game1.n2641 ), .F0(\gen1.game1.n2646 ), .F1(\gen1.game1.n14979 ));
  SLICE_1029 SLICE_1029( .D0(n43_adj_1834), .C0(n44_adj_1825), .F0(n1413));
  gen1_game1_SLICE_1030 \gen1.game1.SLICE_1030 ( 
    .D1(\gen1.game1.n42_adj_1540[4] ), .C1(\gen1.game1.n14_adj_1233 ), 
    .B1(\y[7] ), .D0(\gen1.game1.n42_adj_1540[3] ), 
    .C0(\gen1.game1.n12_adj_1232 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1233 ), .F1(\gen1.game1.n16_adj_1234 ));
  gen1_game1_SLICE_1032 \gen1.game1.SLICE_1032 ( 
    .D0(\gen1.game1.n42_adj_1540[6] ), .C0(\gen1.game1.n16_adj_1234 ), 
    .B0(\gen1.game1.n42_adj_1540[5] ), .A0(\y[8] ), .F0(\gen1.game1.n2226 ));
  gen1_game1_SLICE_1033 \gen1.game1.SLICE_1033 ( .D0(\gen1.game1.n2226 ), 
    .C0(\gen1.game1.n2239 ), .B0(\gen1.game1.n2241 ), .A0(\gen1.game1.n6525 ), 
    .F0(\gen1.game1.n2246 ));
  gen1_game1_SLICE_1034 \gen1.game1.SLICE_1034 ( 
    .D1(\gen1.game1.n42_adj_1542[2] ), .C1(\gen1.game1.n10_adj_1238 ), 
    .B1(\gen1.game1.bar_position4y[5] ), .D0(\gen1.game1.n42_adj_1542[1] ), 
    .C0(\gen1.game1.n42_adj_1542[0] ), .B0(\gen1.game1.bar_position4y[4] ), 
    .A0(\gen1.game1.bar_position4y[3] ), .F0(\gen1.game1.n10_adj_1238 ), 
    .F1(\gen1.game1.n12_adj_1240 ));
  gen1_game1_SLICE_1036 \gen1.game1.SLICE_1036 ( 
    .D1(\gen1.game1.n42_adj_1542[4] ), .C1(\gen1.game1.n14_adj_1242 ), 
    .A1(\gen1.game1.bar_position4y[7] ), .D0(\gen1.game1.n42_adj_1542[3] ), 
    .C0(\gen1.game1.n12_adj_1240 ), .B0(\gen1.game1.bar_position4y[6] ), 
    .F0(\gen1.game1.n14_adj_1242 ), .F1(\gen1.game1.n16_adj_1244 ));
  gen1_game1_SLICE_1038 \gen1.game1.SLICE_1038 ( 
    .D1(\gen1.game1.n42_adj_1542[6] ), .C1(\gen1.game1.n18_adj_1246 ), 
    .A1(\gen1.game1.bar_position4y[9] ), .D0(\gen1.game1.n42_adj_1542[5] ), 
    .C0(\gen1.game1.n16_adj_1244 ), .B0(\gen1.game1.bar_position4y[8] ), 
    .F0(\gen1.game1.n18_adj_1246 ), .F1(\gen1.game1.n2272 ));
  gen1_game1_SLICE_1040 \gen1.game1.SLICE_1040 ( 
    .D1(\gen1.game1.bar_position4y[4] ), .C1(\gen1.game1.n8_adj_1247 ), 
    .B1(\y[4] ), .D0(\gen1.game1.bar_position4y[2] ), 
    .C0(\gen1.game1.bar_position4y[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1247 ), .F1(\gen1.game1.n10_adj_1248 ));
  gen1_game1_SLICE_1042 \gen1.game1.SLICE_1042 ( 
    .D1(\gen1.game1.bar_position4y[6] ), .C1(\gen1.game1.n12_adj_1249 ), 
    .B1(\y[6] ), .D0(\gen1.game1.bar_position4y[5] ), 
    .C0(\gen1.game1.n10_adj_1248 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1249 ), .F1(\gen1.game1.n14_adj_1250 ));
  gen1_game1_SLICE_1044 \gen1.game1.SLICE_1044 ( 
    .D1(\gen1.game1.bar_position4y[8] ), .C1(\gen1.game1.n16_adj_1251 ), 
    .B1(\y[8] ), .A1(\gen1.game1.bar_position4y[9] ), 
    .D0(\gen1.game1.bar_position4y[7] ), .C0(\gen1.game1.n14_adj_1250 ), 
    .B0(\y[7] ), .F0(\gen1.game1.n16_adj_1251 ), .F1(\gen1.game1.n2274 ));
  gen1_game1_SLICE_1046 \gen1.game1.SLICE_1046 ( 
    .D1(\gen1.game1.n42_adj_1542[0] ), .C1(\gen1.game1.n6_adj_1252 ), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\gen1.game1.bar_position4y[2] ), .B0(\y[2] ), 
    .A0(\y[1] ), .F0(\gen1.game1.n6_adj_1252 ), .F1(\gen1.game1.n8_adj_1253 ));
  gen1_game1_SLICE_1048 \gen1.game1.SLICE_1048 ( 
    .D1(\gen1.game1.n42_adj_1542[2] ), .C1(\gen1.game1.n10_adj_1254 ), 
    .A1(\y[5] ), .D0(\gen1.game1.n42_adj_1542[1] ), 
    .C0(\gen1.game1.n8_adj_1253 ), .A0(\y[4] ), .F0(\gen1.game1.n10_adj_1254 ), 
    .F1(\gen1.game1.n12_adj_1255 ));
  gen1_game1_SLICE_1050 \gen1.game1.SLICE_1050 ( 
    .D1(\gen1.game1.n42_adj_1542[4] ), .C1(\gen1.game1.n14_adj_1256 ), 
    .B1(\y[7] ), .D0(\gen1.game1.n42_adj_1542[3] ), 
    .C0(\gen1.game1.n12_adj_1255 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1256 ), .F1(\gen1.game1.n16_adj_1259 ));
  gen1_game1_SLICE_1052 \gen1.game1.SLICE_1052 ( .D1(\y[4] ), 
    .C1(\gen1.game1.n8_adj_1260 ), .A1(\bar_position11y[4] ), 
    .D0(\bar_position11y[3] ), .C0(\bar_position11y[2] ), .B0(\y[3] ), 
    .A0(\y[2] ), .F0(\gen1.game1.n8_adj_1260 ), .F1(\gen1.game1.n10_adj_1261 ));
  gen1_game1_SLICE_1054 \gen1.game1.SLICE_1054 ( 
    .D0(\gen1.game1.n42_adj_1542[6] ), .C0(\gen1.game1.n16_adj_1259 ), 
    .B0(\gen1.game1.n42_adj_1542[5] ), .A0(\y[8] ), .F0(\gen1.game1.n2259 ));
  gen1_game1_SLICE_1056 \gen1.game1.SLICE_1056 ( .C1(\gen1.game1.counter[1] ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.n7125 ), 
    .C0(\gen1.game1.n7262 ), .B0(\gen1.game1.counter[2] ), 
    .A0(\gen1.game1.counter[6] ), .F0(\gen1.game1.n29805 ), 
    .F1(\gen1.game1.n14058 ));
  gen1_game1_SLICE_1057 \gen1.game1.SLICE_1057 ( .D1(\gen1.game1.counter[8] ), 
    .C1(\gen1.game1.n7262 ), .A1(\gen1.game1.n6858 ), 
    .D0(\gen1.game1.counter[5] ), .C0(\gen1.game1.n6569 ), 
    .B0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n7262 ), 
    .F1(\gen1.game1.n13937 ));
  gen1_game1_SLICE_1058 \gen1.game1.SLICE_1058 ( 
    .D1(\gen1.game1.n42_adj_1544[2] ), .C1(\gen1.game1.n10_adj_1265 ), 
    .B1(\gen1.game1.bar_position3y2[5] ), .D0(\gen1.game1.n42_adj_1544[0] ), 
    .C0(\gen1.game1.n42_adj_1544[1] ), .B0(\gen1.game1.bar_position3y2[4] ), 
    .A0(\gen1.game1.bar_position3y2[3] ), .F0(\gen1.game1.n10_adj_1265 ), 
    .F1(\gen1.game1.n12_adj_1267 ));
  gen1_game1_SLICE_1060 \gen1.game1.SLICE_1060 ( .D1(\gen1.game1.n24514 ), 
    .C1(\gen1.game1.n24546 ), .B1(\gen1.game1.n63 ), .A1(\gen1.game1.bar13 ), 
    .D0(\gen1.game1.counter[6] ), .C0(\gen1.game1.n7316 ), 
    .B0(\gen1.game1.counter[2] ), .A0(\gen1.game1.n7230 ), 
    .F0(\gen1.game1.n24546 ), .F1(\gen1.game1.n28479 ));
  gen1_game1_SLICE_1062 \gen1.game1.SLICE_1062 ( 
    .D1(\gen1.game1.n42_adj_1544[4] ), .C1(\gen1.game1.n14_adj_1269 ), 
    .B1(\gen1.game1.bar_position3y2[7] ), .D0(\gen1.game1.n42_adj_1544[3] ), 
    .C0(\gen1.game1.n12_adj_1267 ), .B0(\gen1.game1.bar_position3y2[6] ), 
    .F0(\gen1.game1.n14_adj_1269 ), .F1(\gen1.game1.n16_adj_1286 ));
  gen1_game1_SLICE_1065 \gen1.game1.SLICE_1065 ( .D0(\gen1.game1.n7236 ), 
    .C0(\gen1.game1.n31015 ), .A0(\gen1.game1.n6858 ), 
    .F0(\gen1.game1.n31014 ));
  gen1_game1_SLICE_1066 \gen1.game1.SLICE_1066 ( .D1(\bar_position11y[6] ), 
    .C1(\gen1.game1.n12_adj_1270 ), .B1(\y[6] ), .D0(\bar_position11y[5] ), 
    .C0(\gen1.game1.n10_adj_1261 ), .A0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1270 ), .F1(\gen1.game1.n14_adj_1271 ));
  gen1_game1_SLICE_1068 \gen1.game1.SLICE_1068 ( .D1(\gen1.game1.counter[2] ), 
    .C1(\gen1.game1.n7290 ), .B1(\gen1.game1.counter[6] ), 
    .A1(\gen1.game1.counter[8] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.n6596 ), .B0(\gen1.game1.counter[7] ), 
    .F0(\gen1.game1.n7290 ), .F1(\gen1.game1.n7122 ));
  gen1_game1_SLICE_1069 \gen1.game1.SLICE_1069 ( .D1(\gen1.game1.n24864 ), 
    .C1(\gen1.game1.n6_adj_1522 ), .B1(\gen1.game1.n24529 ), 
    .A1(\gen1.game1.n7240 ), .D0(\gen1.game1.n6955 ), 
    .C0(\gen1.game1.n7_adj_1521 ), .B0(\gen1.game1.n24862 ), 
    .A0(\gen1.game1.n7122 ), .F0(\gen1.game1.n6_adj_1522 ), 
    .F1(\gen1.game1.n31000 ));
  gen1_game1_SLICE_1070 \gen1.game1.SLICE_1070 ( 
    .D1(\gen1.game1.n42_adj_1544[0] ), .C1(\gen1.game1.n6_adj_1272 ), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\gen1.game1.bar_position3y2[2] ), 
    .B0(\y[1] ), .A0(\y[2] ), .F0(\gen1.game1.n6_adj_1272 ), 
    .F1(\gen1.game1.n8_adj_1273 ));
  gen1_game1_SLICE_1072 \gen1.game1.SLICE_1072 ( .D1(\bar_position11y[8] ), 
    .C1(\gen1.game1.n16_adj_1275 ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position11y[9] ), .D0(\bar_position11y[7] ), 
    .C0(\gen1.game1.n14_adj_1271 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1275 ), .F1(\gen1.game1.n2590 ));
  gen1_game1_SLICE_1074 \gen1.game1.SLICE_1074 ( 
    .D1(\gen1.game1.bar_position11y[9] ), .C1(n18_adj_1961), 
    .B1(\gen1.game1.n52_adj_1545[6] ), .A1(n1403), .D0(n46), .C0(n16_adj_1960), 
    .A0(\bar_position11y[8] ), .F0(n18_adj_1961), 
    .F1(\gen1.game1.n4_adj_1278 ));
  SLICE_1075 SLICE_1075( .D0(n46), .C0(n16_adj_1967), .B0(\y[8] ), .F0(n1403));
  gen1_game1_SLICE_1076 \gen1.game1.SLICE_1076 ( 
    .D1(\gen1.game1.n42_adj_1544[2] ), .C1(\gen1.game1.n10_adj_1279 ), 
    .B1(\y[5] ), .D0(\gen1.game1.n42_adj_1544[1] ), 
    .C0(\gen1.game1.n8_adj_1273 ), .A0(\y[4] ), .F0(\gen1.game1.n10_adj_1279 ), 
    .F1(\gen1.game1.n12_adj_1282 ));
  SLICE_1079 SLICE_1079( .D0(n43_adj_1779), .C0(n44_adj_1768), .F0(n1407));
  gen1_game1_SLICE_1080 \gen1.game1.SLICE_1080 ( 
    .D1(\gen1.game1.n42_adj_1544[4] ), .C1(\gen1.game1.n14_adj_1283 ), 
    .A1(\y[7] ), .D0(\gen1.game1.n42_adj_1544[3] ), 
    .C0(\gen1.game1.n12_adj_1282 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1283 ), .F1(\gen1.game1.n16_adj_1285 ));
  gen1_game1_SLICE_1082 \gen1.game1.SLICE_1082 ( 
    .D1(\gen1.game1.bar_position3y2[4] ), .C1(\gen1.game1.n8_adj_1290 ), 
    .B1(\y[4] ), .D0(\y[2] ), .C0(\gen1.game1.bar_position3y2[2] ), 
    .B0(\y[3] ), .A0(\gen1.game1.bar_position3y2[3] ), 
    .F0(\gen1.game1.n8_adj_1290 ), .F1(\gen1.game1.n10_adj_1291 ));
  gen1_game1_SLICE_1084 \gen1.game1.SLICE_1084 ( 
    .D1(\gen1.game1.bar_position3y2[6] ), .C1(\gen1.game1.n12_adj_1292 ), 
    .B1(\y[6] ), .D0(\gen1.game1.bar_position3y2[5] ), 
    .C0(\gen1.game1.n10_adj_1291 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1292 ), .F1(\gen1.game1.n14_adj_1293 ));
  gen1_game1_SLICE_1086 \gen1.game1.SLICE_1086 ( 
    .D1(\gen1.game1.bar_position3y2[8] ), .C1(\gen1.game1.n16_adj_1294 ), 
    .A1(\y[8] ), .D0(\gen1.game1.bar_position3y2[7] ), 
    .C0(\gen1.game1.n14_adj_1293 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1294 ), .F1(\gen1.game1.n18_adj_1298 ));
  gen1_game1_SLICE_1088 \gen1.game1.SLICE_1088 ( .D1(\y[4] ), 
    .C1(\gen1.game1.n8_adj_1296 ), .A1(\bar_position14y2[4] ), 
    .D0(\bar_position14y2[2] ), .C0(\bar_position14y2[3] ), .B0(\y[2] ), 
    .A0(\y[3] ), .F0(\gen1.game1.n8_adj_1296 ), .F1(\gen1.game1.n10_adj_1297 ));
  gen1_game1_SLICE_1090 \gen1.game1.SLICE_1090 ( .D1(\gen1.game1.n28459 ), 
    .C1(\gen1.game1.n4_adj_1299 ), .B1(\gen1.game1.n2593 ), 
    .A1(\gen1.game1.n2542 ), .D0(\gen1.game1.n2646 ), .C0(\gen1.game1.n13184 ), 
    .B0(\gen1.game1.n2818 ), .A0(\gen1.game1.n2699 ), 
    .F0(\gen1.game1.n4_adj_1299 ), .F1(\gen1.game1.n6_adj_1300 ));
  gen1_game1_SLICE_1092 \gen1.game1.SLICE_1092 ( .D1(\bar_position14y2[6] ), 
    .C1(\gen1.game1.n12_adj_1301 ), .B1(\y[6] ), .D0(\bar_position14y2[5] ), 
    .C0(\gen1.game1.n10_adj_1297 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1301 ), .F1(\gen1.game1.n14_adj_1302 ));
  gen1_game1_SLICE_1094 \gen1.game1.SLICE_1094 ( .C1(\gen1.game1.n2330 ), 
    .A1(\gen1.game1.n2279 ), .D0(\gen1.game1.n18_adj_1412 ), 
    .C0(\gen1.game1.n24429 ), .B0(\bar_position6y[9] ), 
    .A0(\gen1.game1.n24526 ), .F0(\gen1.game1.n2330 ), 
    .F1(\gen1.game1.n29646 ));
  gen1_game1_SLICE_1100 \gen1.game1.SLICE_1100 ( .D1(\bar_position14y2[8] ), 
    .C1(\gen1.game1.n16_adj_1303 ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position14y2[9] ), .D0(\bar_position14y2[7] ), 
    .C0(\gen1.game1.n14_adj_1302 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1303 ), .F1(\gen1.game1.n2899 ));
  gen1_game1_SLICE_1102 \gen1.game1.SLICE_1102 ( 
    .D1(\gen1.game1.bar_position14y2[9] ), .C1(n18_adj_1901), .B1(n1427), 
    .A1(\gen1.game1.n52_adj_1546[6] ), .D0(n46_adj_1780), .C0(n16_adj_1900), 
    .B0(\bar_position14y2[8] ), .F0(n18_adj_1901), 
    .F1(\gen1.game1.n4_adj_1306 ));
  SLICE_1103 SLICE_1103( .D0(n46_adj_1780), .C0(n16_adj_1907), .B0(\y[8] ), 
    .F0(n1427));
  gen1_game1_SLICE_1104 \gen1.game1.SLICE_1104 ( .D1(\gen1.game1.n2849 ), 
    .C1(\gen1.game1.n2902 ), .A1(\gen1.game1.n6529 ), 
    .D0(\gen1.game1.n52_adj_1546[7] ), .C0(\gen1.game1.n4_adj_1306 ), 
    .B0(\gen1.game1.n52_adj_1546[8] ), .A0(\gen1.game1.n2899 ), 
    .F0(\gen1.game1.n2902 ), .F1(\gen1.game1.n6534 ));
  gen1_game1_SLICE_1105 \gen1.game1.SLICE_1105 ( .D1(\gen1.game1.n9 ), 
    .C1(\x[8] ), .B1(\x[9] ), .D0(\gen1.game1.n2902 ), .C0(\gen1.game1.n9 ), 
    .B0(\x[8] ), .A0(\x[9] ), .F0(\gen1.game1.n2904 ), .F1(\gen1.game1.n6529 ));
  gen1_game1_SLICE_1106 \gen1.game1.SLICE_1106 ( .D1(\gen1.game1.n2904 ), 
    .C1(\gen1.game1.n1891 ), .B1(\gen1.game1.n6564 ), .A1(\gen1.game1.n15559 ), 
    .D0(\gen1.game1.n2330 ), .C0(\gen1.game1.n28504 ), .B0(\gen1.game1.n2180 ), 
    .A0(\gen1.game1.n2213 ), .F0(\gen1.game1.n1891 ), 
    .F1(\gen1.game1.game_rgb_2__N_186 ));
  gen1_game1_SLICE_1108 \gen1.game1.SLICE_1108 ( .D1(\gen1.game1.n28404 ), 
    .C1(\gen1.game1.n78 ), .B1(\gen1.game1.n2646 ), .A1(\gen1.game1.n2279 ), 
    .D0(\gen1.game1.n2699 ), .C0(\gen1.game1.n2851 ), .B0(\gen1.game1.n2818 ), 
    .A0(\gen1.game1.n13184 ), .F0(\gen1.game1.n78 ), .F1(\gen1.game1.n28405 ));
  gen1_game1_SLICE_1110 \gen1.game1.SLICE_1110 ( 
    .D1(\gen1.game1.n42_adj_1543[2] ), .C1(\gen1.game1.n10_adj_1312 ), 
    .B1(\gen1.game1.bar_position4y2[5] ), .D0(\gen1.game1.n42_adj_1543[0] ), 
    .C0(\gen1.game1.n42_adj_1543[1] ), .B0(\gen1.game1.bar_position4y2[4] ), 
    .A0(\gen1.game1.bar_position4y2[3] ), .F0(\gen1.game1.n10_adj_1312 ), 
    .F1(\gen1.game1.n12_adj_1315 ));
  gen1_game1_SLICE_1112 \gen1.game1.SLICE_1112 ( .D1(\gen1.game1.n24565 ), 
    .C1(\gen1.game1.n4_adj_1313 ), .B1(\gen1.game1.n2213 ), 
    .A1(\gen1.game1.n15559 ), .D0(\gen1.game1.n5_c ), .C0(\gen1.game1.n29815 ), 
    .B0(\gen1.game1.n28405 ), .A0(\gen1.game1.n2246 ), 
    .F0(\gen1.game1.n4_adj_1313 ), .F1(\gen1.game1.game_rgb_0__N_189 ));
  gen1_game1_SLICE_1113 \gen1.game1.SLICE_1113 ( .D1(\gen1.n5350 ), 
    .C1(\gen1.n13170 ), .B1(\x[1] ), .A1(\x[7] ), .D0(\x[3] ), .C0(\x[2] ), 
    .F0(\gen1.n13170 ), .F1(\gen1.game1.n29815 ));
  gen1_game1_SLICE_1116 \gen1.game1.SLICE_1116 ( 
    .D1(\gen1.game1.n42_adj_1543[4] ), .C1(\gen1.game1.n14_adj_1316 ), 
    .B1(\gen1.game1.bar_position4y2[7] ), .D0(\gen1.game1.n42_adj_1543[3] ), 
    .C0(\gen1.game1.n12_adj_1315 ), .B0(\gen1.game1.bar_position4y2[6] ), 
    .F0(\gen1.game1.n14_adj_1316 ), .F1(\gen1.game1.n16_adj_1317 ));
  gen1_game1_SLICE_1118 \gen1.game1.SLICE_1118 ( 
    .D1(\gen1.game1.bar_position4y2[4] ), .C1(\gen1.game1.n8_adj_1320 ), 
    .B1(\y[4] ), .D0(\gen1.game1.bar_position4y2[2] ), 
    .C0(\gen1.game1.bar_position4y2[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1320 ), .F1(\gen1.game1.n10_adj_1321 ));
  gen1_game1_SLICE_1120 \gen1.game1.SLICE_1120 ( 
    .D1(\gen1.game1.bar_position4y2[6] ), .C1(\gen1.game1.n12_adj_1322 ), 
    .B1(\y[6] ), .D0(\y[5] ), .C0(\gen1.game1.n10_adj_1321 ), 
    .A0(\gen1.game1.bar_position4y2[5] ), .F0(\gen1.game1.n12_adj_1322 ), 
    .F1(\gen1.game1.n14_adj_1323 ));
  gen1_game1_SLICE_1122 \gen1.game1.SLICE_1122 ( 
    .D1(\gen1.game1.bar_position4y2[8] ), .C1(\gen1.game1.n16_adj_1324 ), 
    .B1(\gen1.game1.bar_position4y2[9] ), .A1(\y[8] ), .D0(\y[7] ), 
    .C0(\gen1.game1.n14_adj_1323 ), .B0(\gen1.game1.bar_position4y2[7] ), 
    .F0(\gen1.game1.n16_adj_1324 ), .F1(\gen1.game1.n2846 ));
  gen1_game1_SLICE_1124 \gen1.game1.SLICE_1124 ( 
    .D1(\gen1.game1.n42_adj_1543[0] ), .C1(\gen1.game1.n6_adj_1325 ), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\y[1] ), 
    .B0(\gen1.game1.bar_position4y2[2] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n6_adj_1325 ), .F1(\gen1.game1.n8_adj_1326 ));
  gen1_game1_SLICE_1126 \gen1.game1.SLICE_1126 ( 
    .D1(\gen1.game1.n42_adj_1543[2] ), .C1(\gen1.game1.n10_adj_1327 ), 
    .B1(\y[5] ), .D0(\gen1.game1.n42_adj_1543[1] ), 
    .C0(\gen1.game1.n8_adj_1326 ), .B0(\y[4] ), .F0(\gen1.game1.n10_adj_1327 ), 
    .F1(\gen1.game1.n12_adj_1330 ));
  gen1_game1_SLICE_1128 \gen1.game1.SLICE_1128 ( .D1(\bar_position10y2[4] ), 
    .C1(\gen1.game1.n8_adj_1328 ), .B1(\y[4] ), .D0(\bar_position10y2[2] ), 
    .C0(\bar_position10y2[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1328 ), .F1(\gen1.game1.n10_adj_1428 ));
  gen1_game1_SLICE_1130 \gen1.game1.SLICE_1130 ( .D1(\halfnotey2[4] ), 
    .C1(\gen1.game1.n8_adj_1329 ), .B1(\y[4] ), .D0(\halfnotey2[3] ), 
    .C0(\halfnotey2[2] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1329 ), .F1(\gen1.game1.n10_adj_1527 ));
  gen1_game1_SLICE_1132 \gen1.game1.SLICE_1132 ( 
    .D1(\gen1.game1.n42_adj_1543[4] ), .C1(\gen1.game1.n14_adj_1331 ), 
    .B1(\y[7] ), .D0(\gen1.game1.n42_adj_1543[3] ), 
    .C0(\gen1.game1.n12_adj_1330 ), .B0(\y[6] ), 
    .F0(\gen1.game1.n14_adj_1331 ), .F1(\gen1.game1.n16_adj_1356 ));
  gen1_game1_SLICE_1136 \gen1.game1.SLICE_1136 ( .D1(\bar_position6y2[4] ), 
    .C1(\gen1.game1.n8_adj_1358 ), .B1(\y[4] ), .D0(\bar_position6y2[3] ), 
    .C0(\y[3] ), .B0(\bar_position6y2[2] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1358 ), .F1(\gen1.game1.n10_adj_1532 ));
  gen1_game1_SLICE_1138 \gen1.game1.SLICE_1138 ( .D1(\gen1.game1.n14793 ), 
    .C1(\gen1.game1.n29803 ), .A1(\x[7] ), .D0(\x[8] ), .C0(\x[6] ), 
    .A0(\x[9] ), .F0(\gen1.game1.n29803 ), .F1(\gen1.game1.n6537 ));
  gen1_game1_SLICE_1142 \gen1.game1.SLICE_1142 ( .D1(\bar_position10y[4] ), 
    .C1(\gen1.game1.n8_adj_1374 ), .B1(\y[4] ), .D0(\bar_position10y[3] ), 
    .C0(\bar_position10y[2] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1374 ), .F1(\gen1.game1.n10_adj_1402 ));
  gen1_game1_SLICE_1144 \gen1.game1.SLICE_1144 ( .D1(\bar_position9y[4] ), 
    .C1(\gen1.game1.n8_adj_1375 ), .B1(\y[4] ), .D0(\bar_position9y[2] ), 
    .C0(\bar_position9y[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1375 ), .F1(\gen1.game1.n10_adj_1383 ));
  gen1_game1_SLICE_1146 \gen1.game1.SLICE_1146 ( .D1(\bar_position9y2[4] ), 
    .C1(\gen1.game1.n8_adj_1376 ), .A1(\y[4] ), .D0(\bar_position9y2[2] ), 
    .C0(\bar_position9y2[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1376 ), .F1(\gen1.game1.n10_adj_1379 ));
  gen1_game1_SLICE_1148 \gen1.game1.SLICE_1148 ( .D1(\bar_position7y[4] ), 
    .C1(\gen1.game1.n8_adj_1377 ), .B1(\y[4] ), .D0(\bar_position7y[2] ), 
    .C0(\bar_position7y[3] ), .B0(\y[3] ), .A0(\y[2] ), 
    .F0(\gen1.game1.n8_adj_1377 ), .F1(\gen1.game1.n10_adj_1394 ));
  gen1_game1_SLICE_1150 \gen1.game1.SLICE_1150 ( .D1(\y[4] ), 
    .C1(\gen1.game1.n8_adj_1378 ), .A1(\bar_position6y[4] ), 
    .D0(\bar_position6y[2] ), .C0(\bar_position6y[3] ), .B0(\y[3] ), 
    .A0(\y[2] ), .F0(\gen1.game1.n8_adj_1378 ), .F1(\gen1.game1.n10_adj_1408 ));
  gen1_game1_SLICE_1152 \gen1.game1.SLICE_1152 ( .D1(\bar_position9y2[6] ), 
    .C1(\gen1.game1.n12_adj_1380 ), .A1(\y[6] ), .D0(\y[5] ), 
    .C0(\gen1.game1.n10_adj_1379 ), .A0(\bar_position9y2[5] ), 
    .F0(\gen1.game1.n12_adj_1380 ), .F1(\gen1.game1.n14_adj_1381 ));
  gen1_game1_SLICE_1154 \gen1.game1.SLICE_1154 ( .D1(\bar_position9y2[8] ), 
    .C1(\gen1.game1.n16_adj_1382 ), .B1(\bar_position9y2[9] ), .A1(\y[8] ), 
    .D0(\bar_position9y2[7] ), .C0(\gen1.game1.n14_adj_1381 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1382 ), .F1(\gen1.game1.n2431 ));
  gen1_game1_SLICE_1156 \gen1.game1.SLICE_1156 ( .D1(\bar_position9y[6] ), 
    .C1(\gen1.game1.n12_adj_1384 ), .B1(\y[6] ), .D0(\bar_position9y[5] ), 
    .C0(\gen1.game1.n10_adj_1383 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1384 ), .F1(\gen1.game1.n14_adj_1385 ));
  gen1_game1_SLICE_1158 \gen1.game1.SLICE_1158 ( .D1(\bar_position9y[8] ), 
    .C1(\gen1.game1.n16_adj_1386 ), .B1(\gen1.game1.bar_position9y[9] ), 
    .A1(\y[8] ), .D0(\y[7] ), .C0(\gen1.game1.n14_adj_1385 ), 
    .B0(\bar_position9y[7] ), .F0(\gen1.game1.n16_adj_1386 ), 
    .F1(\gen1.game1.n2484 ));
  gen1_game1_SLICE_1160 \gen1.game1.SLICE_1160 ( .D1(\gen1.game1.n2484 ), 
    .C1(\gen1.game1.n4_adj_1388 ), .B1(\gen1.game1.n47_3[6] ), 
    .A1(\gen1.game1.n47_3[7] ), .D0(n1391), .C0(n18_adj_1981), 
    .B0(\gen1.game1.n47_3[5] ), .A0(\gen1.game1.bar_position9y[9] ), 
    .F0(\gen1.game1.n4_adj_1388 ), .F1(\gen1.game1.n6494 ));
  SLICE_1161 SLICE_1161( .D0(\y[8] ), .C0(n16_adj_1808), .A0(n42_adj_1852), 
    .F0(n1391));
  gen1_game1_SLICE_1162 \gen1.game1.SLICE_1162 ( .D0(n42_adj_1832), 
    .C0(n16_adj_1865), .B0(\y[8] ), .A0(n41_adj_1839), 
    .F0(\gen1.game1.n24900 ));
  SLICE_1163 SLICE_1163( .D1(n43_adj_1833), .C1(n14_adj_1864), .A1(\y[7] ), 
    .D0(n44_adj_1831), .C0(n12_adj_1863), .A0(\y[6] ), .F0(n14_adj_1864), 
    .F1(n16_adj_1865));
  gen1_game1_SLICE_1165 \gen1.game1.SLICE_1165 ( .D1(\gen1.game1.n2542 ), 
    .C1(\gen1.game1.n13825 ), .D0(\gen1.game1.n24431 ), 
    .C0(\gen1.game1.n2431 ), .B0(\gen1.game1.n6529 ), .A0(\gen1.game1.n6494 ), 
    .F0(\gen1.game1.n13825 ), .F1(\gen1.game1.n6_adj_1526 ));
  gen1_game1_SLICE_1166 \gen1.game1.SLICE_1166 ( .D1(\gen1.game1.n47_7[6] ), 
    .C1(n1388), .B1(\gen1.game1.n24900 ), .A1(\gen1.game1.n47_7[7] ), 
    .D0(n41_adj_1839), .C0(n18), .B0(\bar_position9y2[9] ), .F0(n1388), 
    .F1(\gen1.game1.n24431 ));
  gen1_game1_SLICE_1168 \gen1.game1.SLICE_1168 ( .D1(\bar_position7y[6] ), 
    .C1(\gen1.game1.n12_adj_1395 ), .A1(\y[6] ), .D0(\bar_position7y[5] ), 
    .C0(\gen1.game1.n10_adj_1394 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1395 ), .F1(\gen1.game1.n14_adj_1396 ));
  gen1_game1_SLICE_1170 \gen1.game1.SLICE_1170 ( .D1(\bar_position7y[8] ), 
    .C1(\gen1.game1.n16_adj_1397 ), .B1(\y[8] ), 
    .A1(\gen1.game1.bar_position7y[9] ), .D0(\bar_position7y[7] ), 
    .C0(\gen1.game1.n14_adj_1396 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1397 ), .F1(\gen1.game1.n2378 ));
  gen1_game1_SLICE_1172 \gen1.game1.SLICE_1172 ( .D1(n1383), 
    .C1(\gen1.game1.n4_adj_1399 ), .B1(\gen1.game1.n2378 ), 
    .A1(\gen1.game1.n6537 ), .D0(n1379), .C0(n18_adj_1886), 
    .B0(\gen1.game1.bar_position7y[9] ), .A0(\gen1.game1.n47_5[5] ), 
    .F0(\gen1.game1.n4_adj_1399 ), .F1(\gen1.game1.n2383 ));
  SLICE_1173 SLICE_1173( .D0(n42_adj_1844), .C0(n16_adj_1918), .A0(\y[8] ), 
    .F0(n1379));
  SLICE_1175 SLICE_1175( .D0(n39_adj_1845), .C0(n40), .F0(n1383));
  gen1_game1_SLICE_1176 \gen1.game1.SLICE_1176 ( .D0(n42_adj_1787), 
    .C0(n16_adj_1977), .B0(n41), .A0(\y[8] ), .F0(\gen1.game1.n24898 ));
  SLICE_1177 SLICE_1177( .D1(n43_adj_1770), .C1(n14_adj_1976), .A1(\y[7] ), 
    .D0(n44), .C0(n12_adj_1975), .B0(\y[6] ), .F0(n14_adj_1976), 
    .F1(n16_adj_1977));
  gen1_game1_SLICE_1178 \gen1.game1.SLICE_1178 ( .D1(\bar_position10y[6] ), 
    .C1(\gen1.game1.n12_adj_1403 ), .B1(\y[6] ), .D0(\bar_position10y[5] ), 
    .C0(\gen1.game1.n10_adj_1402 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1403 ), .F1(\gen1.game1.n14_adj_1404 ));
  gen1_game1_SLICE_1180 \gen1.game1.SLICE_1180 ( .D1(\bar_position10y[8] ), 
    .C1(\gen1.game1.n16_adj_1405 ), .A1(\y[8] ), .D0(\bar_position10y[7] ), 
    .C0(\gen1.game1.n14_adj_1404 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1405 ), .F1(\gen1.game1.n18_adj_1406 ));
  gen1_game1_SLICE_1182 \gen1.game1.SLICE_1182 ( .D1(\gen1.game1.n24898 ), 
    .C1(n1400), .B1(\gen1.game1.n47_6[7] ), .A1(\gen1.game1.n47_6[6] ), 
    .D0(n41), .C0(n18_adj_1971), .A0(\bar_position10y[9] ), .F0(n1400), 
    .F1(\gen1.game1.n24433 ));
  gen1_game1_SLICE_1184 \gen1.game1.SLICE_1184 ( 
    .D0(\gen1.game1.n18_adj_1406 ), .C0(\gen1.game1.n24433 ), 
    .B0(\gen1.game1.n6561 ), .A0(\bar_position10y[9] ), 
    .F0(\gen1.game1.n2542 ));
  gen1_game1_SLICE_1186 \gen1.game1.SLICE_1186 ( .D0(\gen1.game1.n13825 ), 
    .C0(\gen1.game1.n2383 ), .F0(\gen1.game1.n28459 ));
  gen1_game1_SLICE_1187 \gen1.game1.SLICE_1187 ( .D1(\gen1.game1.n2213 ), 
    .C1(\gen1.game1.n36_adj_1414 ), .B1(\gen1.game1.n2279 ), 
    .A1(\gen1.game1.n2246 ), .D0(\gen1.game1.n2330 ), 
    .C0(\gen1.game1.n39_adj_1413 ), .B0(\gen1.game1.n28459 ), 
    .A0(\gen1.game1.n2542 ), .F0(\gen1.game1.n36_adj_1414 ), 
    .F1(\gen1.game1.n34 ));
  gen1_game1_SLICE_1188 \gen1.game1.SLICE_1188 ( .D0(n42_adj_1802), 
    .C0(n16_adj_1928), .B0(n41_adj_1803), .A0(\y[8] ), 
    .F0(\gen1.game1.n24903 ));
  SLICE_1189 SLICE_1189( .D1(n43_adj_1801), .C1(n14_adj_1927), .B1(\y[7] ), 
    .D0(n44_adj_1800), .C0(n12_adj_1926), .B0(\y[6] ), .F0(n14_adj_1927), 
    .F1(n16_adj_1928));
  gen1_game1_SLICE_1190 \gen1.game1.SLICE_1190 ( .D1(\bar_position6y[6] ), 
    .C1(\gen1.game1.n12_adj_1409 ), .B1(\y[6] ), .D0(\bar_position6y[5] ), 
    .C0(\gen1.game1.n10_adj_1408 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1409 ), .F1(\gen1.game1.n14_adj_1410 ));
  gen1_game1_SLICE_1192 \gen1.game1.SLICE_1192 ( .D1(\bar_position6y[8] ), 
    .C1(\gen1.game1.n16_adj_1411 ), .B1(\y[8] ), .D0(\bar_position6y[7] ), 
    .C0(\gen1.game1.n14_adj_1410 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1411 ), .F1(\gen1.game1.n18_adj_1412 ));
  gen1_game1_SLICE_1194 \gen1.game1.SLICE_1194 ( .D1(\gen1.game1.n24903 ), 
    .C1(n1376), .B1(\gen1.game1.n47_4[6] ), .A1(\gen1.game1.n47_4[7] ), 
    .D0(n41_adj_1803), .C0(n18_adj_1922), .B0(\bar_position6y[9] ), .F0(n1376), 
    .F1(\gen1.game1.n24429 ));
  gen1_game1_SLICE_1198 \gen1.game1.SLICE_1198 ( .D0(n42_2), .C0(n16_adj_1859), 
    .B0(n41_adj_1771), .A0(\y[8] ), .F0(\gen1.game1.n24897 ));
  SLICE_1199 SLICE_1199( .D1(n43_adj_1773), .C1(n14_adj_1858), .B1(\y[7] ), 
    .D0(n44_adj_1796), .C0(n12_adj_1857), .B0(\y[6] ), .F0(n14_adj_1858), 
    .F1(n16_adj_1859));
  gen1_game1_SLICE_1200 \gen1.game1.SLICE_1200 ( .D1(\bar_position10y2[6] ), 
    .C1(\gen1.game1.n12_adj_1430 ), .B1(\y[6] ), .D0(\bar_position10y2[5] ), 
    .C0(\gen1.game1.n10_adj_1428 ), .B0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1430 ), .F1(\gen1.game1.n14_adj_1437 ));
  gen1_game1_SLICE_1202 \gen1.game1.SLICE_1202 ( .D1(\y[8] ), 
    .C1(\gen1.game1.n16_adj_1438 ), .A1(\bar_position10y2[8] ), 
    .D0(\bar_position10y2[7] ), .C0(\gen1.game1.n14_adj_1437 ), .B0(\y[7] ), 
    .F0(\gen1.game1.n16_adj_1438 ), .F1(\gen1.game1.n18_adj_1439 ));
  gen1_game1_SLICE_1204 \gen1.game1.SLICE_1204 ( .D1(\gen1.game1.n24897 ), 
    .C1(n1454), .B1(\gen1.game1.n47_8[7] ), .A1(\gen1.game1.n47_8[6] ), 
    .D0(n41_adj_1771), .C0(n18_adj_1847), .A0(\bar_position10y2[9] ), 
    .F0(n1454), .F1(\gen1.game1.n24445 ));
  gen1_game1_SLICE_1206 \gen1.game1.SLICE_1206 ( .D1(\gen1.game1.n24595 ), 
    .C1(\gen1.game1.n28580 ), .B1(\halfnotey2[5] ), 
    .A1(\gen1.game1.halfnotey2[9] ), .D0(\halfnotey2[8] ), 
    .C0(\halfnotey2[6] ), .B0(\halfnotey2[7] ), .F0(\gen1.game1.n28580 ), 
    .F1(\gen1.game1.n1213 ));
  gen1_game1_SLICE_1209 \gen1.game1.SLICE_1209 ( .D1(\gen1.game1.n14077 ), 
    .C1(\gen1.game1.n7309 ), .B1(\gen1.game1.n13275 ), 
    .A1(\gen1.game1.n14058 ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.counter[8] ), .B0(\gen1.game1.n6704 ), 
    .F0(\gen1.game1.n7309 ), .F1(\gen1.game1.n24864 ));
  gen1_game1_SLICE_1210 \gen1.game1.SLICE_1210 ( .D1(\gen1.game1.n6754 ), 
    .C1(\gen1.game1.n13275 ), .B1(\gen1.game1.counter[4] ), 
    .A1(\gen1.game1.counter[9] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n13275 ), 
    .F1(\gen1.game1.n24707 ));
  gen1_game1_SLICE_1212 \gen1.game1.SLICE_1212 ( .D1(\gen1.game1.counter[0] ), 
    .C1(\gen1.game1.n6763 ), .B1(\gen1.game1.counter[12] ), 
    .A1(\gen1.game1.counter[31] ), .D0(\gen1.game1.n29 ), 
    .C0(\gen1.game1.n32 ), .B0(\gen1.game1.n30 ), .A0(\gen1.game1.n31 ), 
    .F0(\gen1.game1.n6763 ), .F1(\gen1.game1.n7002 ));
  gen1_game1_SLICE_1213 \gen1.game1.SLICE_1213 ( .D1(\gen1.game1.n6815 ), 
    .C1(\gen1.game1.n7064 ), .B1(\gen1.game1.n6845 ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.counter[10] ), 
    .C0(\gen1.game1.n7002 ), .B0(\gen1.game1.counter[9] ), 
    .A0(\gen1.game1.n7322 ), .F0(\gen1.game1.n7064 ), 
    .F1(\gen1.game1.n6_adj_1511 ));
  gen1_game1_SLICE_1214 \gen1.game1.SLICE_1214 ( .D1(\gen1.game1.n7037 ), 
    .C1(\gen1.game1.n7210 ), .B1(\gen1.game1.counter[5] ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.n7002 ), 
    .C0(\gen1.game1.counter[10] ), .F0(\gen1.game1.n7210 ), 
    .F1(\gen1.game1.n6744 ));
  gen1_game1_SLICE_1217 \gen1.game1.SLICE_1217 ( .D1(\gen1.game1.n6919 ), 
    .C1(\gen1.game1.n24597 ), .B1(\gen1.game1.n7119 ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.n7163 ), 
    .C0(\gen1.game1.n7287 ), .B0(\gen1.game1.n6865 ), .A0(\gen1.game1.n7002 ), 
    .F0(\gen1.game1.n24597 ), .F1(\gen1.game1.n29650 ));
  gen1_game1_SLICE_1218 \gen1.game1.SLICE_1218 ( .D1(\gen1.game1.n7319 ), 
    .C1(\gen1.game1.n7125 ), .B1(\gen1.game1.n10_adj_1512 ), 
    .A1(\gen1.game1.n30907 ), .C0(\gen1.game1.counter[4] ), 
    .B0(\gen1.game1.counter[8] ), .F0(\gen1.game1.n7125 ), 
    .F1(\gen1.game1.n30905 ));
  gen1_game1_SLICE_1220 \gen1.game1.SLICE_1220 ( .D1(\gen1.game1.n29805 ), 
    .C1(\gen1.game1.n7075 ), .B1(\gen1.game1.counter[3] ), 
    .A1(\gen1.game1.n6865 ), .D0(\gen1.game1.n6797 ), .C0(\gen1.game1.n6620 ), 
    .B0(\gen1.game1.counter[10] ), .A0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n7075 ), .F1(\gen1.game1.n30860 ));
  gen1_game1_SLICE_1222 \gen1.game1.SLICE_1222 ( .D1(\gen1.game1.n6_adj_1483 ), 
    .C1(\gen1.game1.n5101 ), .B1(\bar_position6y[5] ), 
    .A1(\bar_position6y[9] ), .D0(\bar_position6y[6] ), 
    .C0(\bar_position6y[7] ), .F0(\gen1.game1.n5101 ), .F1(\gen1.game1.n331 ));
  gen1_game1_SLICE_1224 \gen1.game1.SLICE_1224 ( .D1(\bar_position6y[9] ), 
    .C1(\gen1.game1.n13834 ), .B1(\gen1.game1.n5101 ), 
    .A1(\bar_position6y[8] ), .D0(\bar_position6y[4] ), 
    .C0(\bar_position6y[5] ), .F0(\gen1.game1.n13834 ), 
    .F1(\gen1.game1.n15417 ));
  gen1_game1_SLICE_1226 \gen1.game1.SLICE_1226 ( .D1(\gen1.game1.counter[13] ), 
    .C1(\gen1.game1.n28 ), .B1(\gen1.game1.counter[27] ), 
    .D0(\gen1.game1.counter[15] ), .C0(\gen1.game1.counter[23] ), 
    .B0(\gen1.game1.counter[19] ), .A0(\gen1.game1.counter[26] ), 
    .F0(\gen1.game1.n28 ), .F1(\gen1.game1.n32 ));
  gen1_game1_SLICE_1228 \gen1.game1.SLICE_1228 ( .D1(\gen1.game1.counter[24] ), 
    .C1(\gen1.game1.counter[22] ), .B1(\gen1.game1.counter[21] ), 
    .A1(\gen1.game1.counter[18] ), .D0(\gen1.game1.counter[14] ), 
    .C0(\gen1.game1.counter[25] ), .B0(\gen1.game1.counter[30] ), 
    .A0(\gen1.game1.counter[17] ), .F0(\gen1.game1.n30 ), 
    .F1(\gen1.game1.n29 ));
  gen1_game1_SLICE_1230 \gen1.game1.SLICE_1230 ( .D1(\gen1.game1.counter[9] ), 
    .C1(\gen1.game1.n6797 ), .B1(\gen1.game1.counter[10] ), 
    .A1(\gen1.game1.n7272 ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n6797 ), 
    .F1(\gen1.game1.n29698 ));
  gen1_game1_SLICE_1231 \gen1.game1.SLICE_1231 ( .D1(\gen1.game1.n13517 ), 
    .C1(\gen1.game1.n7106 ), .B1(\gen1.game1.n6797 ), .A1(\gen1.game1.n7233 ), 
    .D0(\gen1.game1.counter[8] ), .C0(\gen1.game1.counter[1] ), 
    .A0(\gen1.game1.counter[4] ), .F0(\gen1.game1.n7106 ), 
    .F1(\gen1.game1.n31015 ));
  gen1_game1_SLICE_1232 \gen1.game1.SLICE_1232 ( .D1(\gen1.game1.n7309 ), 
    .C1(\gen1.game1.n7242 ), .B1(\gen1.game1.n6797 ), 
    .A1(\gen1.game1.counter[3] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[5] ), .B0(\gen1.game1.counter[4] ), 
    .F0(\gen1.game1.n4_adj_1464 ), .F1(\gen1.game1.n30896 ));
  gen1_game1_SLICE_1233 \gen1.game1.SLICE_1233 ( .D1(\gen1.game1.n4_adj_1464 ), 
    .C1(\gen1.game1.n7034 ), .B1(\gen1.game1.counter[6] ), 
    .A1(\gen1.game1.counter[10] ), .D0(\gen1.game1.counter[7] ), 
    .C0(\gen1.game1.counter[11] ), .B0(\gen1.game1.counter[8] ), 
    .A0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n7034 ), 
    .F1(\gen1.game1.n24549 ));
  gen1_game1_SLICE_1234 \gen1.game1.SLICE_1234 ( .D1(game_start), .C1(n6), 
    .A1(n757), .D0(\gen1.game1.n6763 ), .C0(\gen1.game1.n24549 ), 
    .B0(\gen1.game1.counter[12] ), .A0(\gen1.game1.counter[31] ), .F0(n6), 
    .F1(\gen1.game1.counter_0__N_350 ));
  gen1_game1_SLICE_1236 \gen1.game1.SLICE_1236 ( 
    .DI1(\gen1.game1.bar4_2_N_1023 ), .D1(\gen1.game1.n31006 ), 
    .C1(\gen1.game1.counter_0__N_349 ), .B1(\gen1.game1.bar4_2 ), 
    .A1(\gen1.game1.n15505 ), .D0(n757), .C0(game_start), .CLK(vga_clk), 
    .Q1(\gen1.game1.bar4_2 ), .F0(\gen1.game1.counter_0__N_349 ), 
    .F1(\gen1.game1.bar4_2_N_1023 ));
  gen1_game1_SLICE_1237 \gen1.game1.SLICE_1237 ( .D1(\gen1.game1.n533 ), 
    .C1(\gen1.game1.n14757 ), .B1(\gen1.game1.bar10 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .C0(\gen1.game1.n1167 ), 
    .A0(\gen1.game1.bar10_2 ), .F0(\gen1.game1.n14757 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_0__N_65 ));
  vga1_SLICE_1239 \vga1.SLICE_1239 ( .D1(\x[9] ), .C1(\y[8] ), .D0(\x[0] ), 
    .C0(\x[9] ), .B0(\x[1] ), .F0(n7031), .F1(\vga1.n6_c ));
  gen1_game1_SLICE_1240 \gen1.game1.SLICE_1240 ( 
    .D1(\gen1.game1.bar_position2y[9] ), .C1(\gen1.game1.n14907 ), 
    .B1(\gen1.game1.bar_position2y[8] ), .A1(\gen1.game1.bar_position2y[7] ), 
    .D0(\gen1.game1.bar_position2y[6] ), .C0(\gen1.game1.bar_position2y[5] ), 
    .B0(\gen1.game1.bar_position2y[4] ), .A0(\gen1.game1.bar_position2y[3] ), 
    .F0(\gen1.game1.n14907 ), .F1(\gen1.game1.n15611 ));
  gen1_game1_SLICE_1242 \gen1.game1.SLICE_1242 ( .D1(\gen1.game1.n6741 ), 
    .C1(\gen1.game1.n7247 ), .B1(\gen1.game1.bar6_2 ), 
    .D0(\gen1.game1.counter[6] ), .C0(\gen1.game1.n7246 ), 
    .B0(\gen1.game1.counter[4] ), .A0(\gen1.game1.counter[2] ), 
    .F0(\gen1.game1.n7247 ), .F1(\gen1.game1.n24672 ));
  gen1_game1_SLICE_1244 \gen1.game1.SLICE_1244 ( .D1(\gen1.game1.n28685 ), 
    .C1(\gen1.game1.n8_adj_1471 ), .B1(\gen1.game1.n7250 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(bar1), .C0(\gen1.game1.n29829 ), 
    .B0(\gen1.game1.n29823 ), .A0(\gen1.game1.n13295 ), 
    .F0(\gen1.game1.n8_adj_1471 ), .F1(n7619));
  gen1_game1_SLICE_1245 \gen1.game1.SLICE_1245 ( .D1(\gen1.game1.n6884 ), 
    .C1(\gen1.game1.n7078 ), .B1(\gen1.game1.n7085 ), .A1(\gen1.game1.n6848 ), 
    .D0(\gen1.game1.n6569 ), .C0(\gen1.game1.counter[5] ), 
    .B0(\gen1.game1.counter[8] ), .A0(\gen1.game1.counter[9] ), 
    .F0(\gen1.game1.n7078 ), .F1(\gen1.game1.n13295 ));
  gen1_game1_SLICE_1247 \gen1.game1.SLICE_1247 ( .D1(\gen1.game1.n6_adj_1494 ), 
    .C1(\gen1.game1.n24478 ), .B1(\gen1.game1.n6930 ), .A1(\gen1.game1.n6611 ), 
    .D0(\gen1.game1.n14077 ), .C0(\gen1.game1.n7_adj_1475 ), 
    .B0(\gen1.game1.n6838 ), .A0(\gen1.game1.n6949 ), .F0(\gen1.game1.n24478 ), 
    .F1(\gen1.game1.n28685 ));
  gen1_game1_SLICE_1248 \gen1.game1.SLICE_1248 ( .D1(\gen1.game1.counter[6] ), 
    .C1(\gen1.game1.counter[2] ), .A1(\gen1.game1.counter[4] ), 
    .D0(\gen1.game1.counter[2] ), .C0(\gen1.game1.n7227 ), 
    .B0(\gen1.game1.counter[4] ), .A0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n29712 ), .F1(\gen1.game1.n6848 ));
  gen1_game1_SLICE_1249 \gen1.game1.SLICE_1249 ( .D0(\gen1.game1.n6890 ), 
    .C0(\gen1.game1.n24711 ), .B0(\gen1.game1.n29712 ), 
    .A0(\gen1.game1.n7085 ), .F0(\gen1.game1.n6741 ));
  gen1_game1_SLICE_1251 \gen1.game1.SLICE_1251 ( .D1(\gen1.game1.n6831 ), 
    .C1(\gen1.game1.n13976 ), .B1(\gen1.game1.counter[4] ), 
    .A1(\gen1.game1.n7306 ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[7] ), .A0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n13976 ), .F1(\gen1.game1.n10_adj_1472 ));
  gen1_game1_SLICE_1255 \gen1.game1.SLICE_1255 ( .D1(\gen1.game1.n7275 ), 
    .C1(\gen1.game1.n7139 ), .B1(\gen1.game1.counter[6] ), 
    .A1(\gen1.game1.counter[11] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[7] ), .A0(\gen1.game1.counter[10] ), 
    .F0(\gen1.game1.n7139 ), .F1(\gen1.game1.n24637 ));
  gen1_game1_SLICE_1258 \gen1.game1.SLICE_1258 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n7072 ), .B1(\gen1.game1.counter[7] ), 
    .A1(\gen1.game1.n6865 ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.n6620 ), .B0(\gen1.game1.counter[10] ), 
    .A0(\gen1.game1.counter[6] ), .F0(\gen1.game1.n7072 ), 
    .F1(\gen1.game1.n24755 ));
  gen1_game1_SLICE_1259 \gen1.game1.SLICE_1259 ( .D1(\gen1.game1.counter[4] ), 
    .C1(\gen1.game1.n7306 ), .B1(\gen1.game1.counter[8] ), 
    .D0(\gen1.game1.counter[2] ), .C0(\gen1.game1.counter[1] ), 
    .B0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7306 ), .F1(\gen1.game1.n6620 ));
  gen1_game1_SLICE_1261 \gen1.game1.SLICE_1261 ( .D1(\gen1.game1.n7319 ), 
    .C1(\gen1.game1.n7236 ), .B1(\gen1.game1.n7218 ), .A1(\gen1.game1.n6848 ), 
    .D0(\gen1.game1.n6569 ), .C0(\gen1.game1.counter[5] ), 
    .B0(\gen1.game1.counter[8] ), .A0(\gen1.game1.counter[9] ), 
    .F0(\gen1.game1.n7236 ), .F1(\gen1.game1.n31006 ));
  gen1_game1_SLICE_1262 \gen1.game1.SLICE_1262 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n6919 ), .B1(\gen1.game1.counter[11] ), 
    .A1(\gen1.game1.n7151 ), .D0(\gen1.game1.counter[1] ), 
    .C0(\gen1.game1.counter[4] ), .B0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n6919 ), .F1(\gen1.game1.n7287 ));
  gen1_game1_SLICE_1264 \gen1.game1.SLICE_1264 ( .C1(\gen1.game1.counter[11] ), 
    .A1(\gen1.game1.counter[6] ), .D0(\gen1.game1.counter[6] ), 
    .C0(\gen1.game1.n6744 ), .B0(\gen1.game1.counter[11] ), 
    .A0(\gen1.game1.n7242 ), .F0(\gen1.game1.n24500 ), 
    .F1(\gen1.game1.n13433 ));
  gen1_game1_SLICE_1267 \gen1.game1.SLICE_1267 ( .C1(\gen1.game1.n6695 ), 
    .B1(\gen1.game1.n14118 ), .A1(\gen1.game1.counter[9] ), 
    .D0(\gen1.game1.n6965 ), .C0(\gen1.game1.counter[8] ), 
    .B0(\gen1.game1.n7002 ), .A0(\gen1.game1.counter[10] ), 
    .F0(\gen1.game1.n6695 ), .F1(\gen1.game1.n7246 ));
  gen1_game1_SLICE_1269 \gen1.game1.SLICE_1269 ( .D1(\gen1.game1.counter[10] ), 
    .C1(\gen1.game1.n7037 ), .B1(\gen1.game1.n13517 ), .A1(\gen1.game1.n6586 ), 
    .D0(\gen1.game1.counter[8] ), .C0(\gen1.game1.counter[9] ), 
    .F0(\gen1.game1.n7037 ), .F1(\gen1.game1.n24614 ));
  gen1_game1_SLICE_1270 \gen1.game1.SLICE_1270 ( .D1(\gen1.game1.counter[7] ), 
    .C1(\gen1.game1.n7242 ), .B1(\gen1.game1.counter[11] ), 
    .D0(\gen1.game1.counter[1] ), .C0(\gen1.game1.counter[4] ), 
    .B0(\gen1.game1.counter[2] ), .F0(\gen1.game1.n7242 ), 
    .F1(\gen1.game1.n6981 ));
  gen1_game1_SLICE_1272 \gen1.game1.SLICE_1272 ( .D1(\gen1.game1.counter[5] ), 
    .C1(\gen1.game1.counter[8] ), .D0(\gen1.game1.counter[8] ), 
    .C0(\gen1.game1.counter[5] ), .B0(\gen1.game1.counter[9] ), 
    .F0(\gen1.game1.n7249 ), .F1(\gen1.game1.n7191 ));
  gen1_game1_SLICE_1273 \gen1.game1.SLICE_1273 ( .D1(\gen1.game1.n13974 ), 
    .C1(\gen1.game1.n7113 ), .B1(\gen1.game1.n7293 ), .A1(\gen1.game1.n7249 ), 
    .D0(\gen1.game1.counter[1] ), .C0(\gen1.game1.counter[4] ), 
    .F0(\gen1.game1.n7113 ), .F1(\gen1.game1.n6611 ));
  gen1_game1_SLICE_1274 \gen1.game1.SLICE_1274 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n7316 ), .B1(\gen1.game1.counter[11] ), 
    .D0(\gen1.game1.n6695 ), .C0(\gen1.game1.counter[9] ), 
    .B0(\gen1.game1.counter[5] ), .F0(\gen1.game1.n7316 ), 
    .F1(\gen1.game1.n7227 ));
  gen1_game1_SLICE_1279 \gen1.game1.SLICE_1279 ( .D1(\gen1.game1.n14134 ), 
    .C1(\gen1.game1.n7268 ), .B1(\gen1.game1.n6838 ), 
    .A1(\gen1.game1.counter[11] ), .D0(\gen1.game1.n6601 ), 
    .C0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n7268 ), 
    .F1(\gen1.game1.n7319 ));
  gen1_game1_SLICE_1281 \gen1.game1.SLICE_1281 ( .D1(\gen1.game1.n6930 ), 
    .C1(\gen1.game1.n28681 ), .B1(\gen1.game1.n7168 ), .A1(\gen1.game1.n7290 ), 
    .D0(\gen1.game1.n7148 ), .C0(\gen1.game1.n24472 ), .B0(\gen1.game1.n6645 ), 
    .A0(\gen1.game1.counter[5] ), .F0(\gen1.game1.n28681 ), 
    .F1(\gen1.game1.n6_adj_1486 ));
  gen1_game1_SLICE_1282 \gen1.game1.SLICE_1282 ( .D1(\gen1.game1.n14071 ), 
    .C1(\gen1.game1.n7293 ), .B1(\gen1.game1.n7068 ), .A1(\gen1.game1.n7134 ), 
    .D0(\gen1.game1.counter[3] ), .C0(\gen1.game1.counter[10] ), 
    .B0(\gen1.game1.n7002 ), .F0(\gen1.game1.n7293 ), 
    .F1(\gen1.game1.n7_adj_1521 ));
  gen1_game1_SLICE_1284 \gen1.game1.SLICE_1284 ( .D1(\gen1.game1.counter[2] ), 
    .C1(\gen1.game1.n7168 ), .B1(\gen1.game1.n7252 ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.counter[1] ), 
    .C0(\gen1.game1.counter[9] ), .B0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n7168 ), .F1(\gen1.game1.n6656 ));
  gen1_game1_SLICE_1286 \gen1.game1.SLICE_1286 ( .D1(\gen1.game1.counter[11] ), 
    .C1(\gen1.game1.counter[6] ), .B1(\gen1.game1.n7131 ), 
    .A1(\gen1.game1.counter[7] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.n6934 ), .B0(\gen1.game1.n6620 ), 
    .A0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n7131 ), 
    .F1(\gen1.game1.n24631 ));
  gen1_game1_SLICE_1287 \gen1.game1.SLICE_1287 ( .D1(\gen1.game1.n24637 ), 
    .C1(\gen1.game1.n6_adj_1520 ), .B1(\gen1.game1.n24631 ), 
    .A1(\gen1.game1.n28640 ), .D0(\gen1.game1.counter[10] ), 
    .C0(\gen1.game1.n24755 ), .B0(\gen1.game1.n6630 ), .A0(\gen1.game1.n7034 ), 
    .F0(\gen1.game1.n6_adj_1520 ), .F1(\gen1.game1.n6363 ));
  gen1_game1_SLICE_1288 \gen1.game1.SLICE_1288 ( .D1(\gen1.game1.counter[4] ), 
    .C1(\gen1.game1.counter[11] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[7] ), .B0(\gen1.game1.counter[5] ), 
    .F0(\gen1.game1.n6887 ), .F1(\gen1.game1.n14077 ));
  gen1_game1_SLICE_1290 \gen1.game1.SLICE_1290 ( .D1(\gen1.game1.n6656 ), 
    .C1(\gen1.game1.n7230 ), .B1(\gen1.game1.counter[10] ), 
    .A1(\gen1.game1.counter[6] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[4] ), .B0(\gen1.game1.counter[11] ), 
    .F0(\gen1.game1.n7230 ), .F1(\gen1.game1.n30998 ));
  gen1_game1_SLICE_1292 \gen1.game1.SLICE_1292 ( .D1(\gen1.game1.counter[5] ), 
    .C1(\gen1.game1.n7233 ), .B1(\gen1.game1.counter[1] ), 
    .A1(\gen1.game1.n7218 ), .D0(\gen1.game1.n6704 ), 
    .B0(\gen1.game1.counter[2] ), .F0(\gen1.game1.n7233 ), 
    .F1(\gen1.game1.n6_adj_1473 ));
  gen1_game1_SLICE_1294 \gen1.game1.SLICE_1294 ( .D1(\gen1.game1.counter[8] ), 
    .C1(\gen1.game1.counter[4] ), .D0(\gen1.game1.n7002 ), 
    .C0(\gen1.game1.counter[2] ), .B0(\gen1.game1.counter[4] ), 
    .A0(\gen1.game1.counter[8] ), .F0(\gen1.game1.n7 ), 
    .F1(\gen1.game1.n7218 ));
  gen1_game1_SLICE_1295 \gen1.game1.SLICE_1295 ( .D1(\gen1.game1.n8_adj_1517 ), 
    .C1(\gen1.game1.n7085 ), .B1(\gen1.game1.n6881 ), .A1(\gen1.game1.n7 ), 
    .D0(\gen1.game1.counter[5] ), .C0(\gen1.game1.counter[1] ), 
    .F0(\gen1.game1.n7085 ), .F1(\gen1.game1.n29627 ));
  gen1_game1_SLICE_1297 \gen1.game1.SLICE_1297 ( .D1(\gen1.game1.n6934 ), 
    .C1(\gen1.game1.n7272 ), .B1(\gen1.game1.n7134 ), .A1(\gen1.game1.n6865 ), 
    .D0(\gen1.game1.n7306 ), .C0(\gen1.game1.counter[4] ), 
    .B0(\gen1.game1.counter[6] ), .A0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n7272 ), .F1(\gen1.game1.n24514 ));
  gen1_game1_SLICE_1298 \gen1.game1.SLICE_1298 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.n6645 ), .B1(\gen1.game1.n6903 ), 
    .A1(\gen1.game1.counter[11] ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.n7113 ), .B0(\gen1.game1.counter[7] ), 
    .A0(\gen1.game1.n6704 ), .F0(\gen1.game1.n6645 ), .F1(\gen1.game1.n24881 ));
  gen1_game1_SLICE_1299 \gen1.game1.SLICE_1299 ( .D1(\gen1.game1.n7081 ), 
    .C1(\gen1.game1.n6890 ), .B1(\gen1.game1.n24881 ), 
    .A1(\gen1.game1.n5_adj_1509 ), .D0(\gen1.game1.counter[7] ), 
    .C0(\gen1.game1.counter[3] ), .B0(\gen1.game1.counter[11] ), 
    .A0(\gen1.game1.n7185 ), .F0(\gen1.game1.n6890 ), .F1(\gen1.game1.n28476 ));
  gen1_game1_SLICE_1300 \gen1.game1.SLICE_1300 ( .D1(\gen1.game1.n7151 ), 
    .C1(\gen1.game1.n6984 ), .B1(\gen1.game1.n7281 ), 
    .A1(\gen1.game1.counter[3] ), .D0(\gen1.game1.counter[1] ), 
    .C0(\gen1.game1.counter[4] ), .B0(\gen1.game1.counter[2] ), 
    .F0(\gen1.game1.n6984 ), .F1(\gen1.game1.n6662 ));
  gen1_game1_SLICE_1305 \gen1.game1.SLICE_1305 ( .D0(\gen1.game1.n24837 ), 
    .C0(\gen1.game1.n13937 ), .B0(\gen1.game1.bar6 ), .A0(\gen1.game1.n6815 ), 
    .F0(\gen1.game1.n28485 ));
  gen1_game1_SLICE_1306 \gen1.game1.SLICE_1306 ( .D1(\gen1.game1.counter[2] ), 
    .C1(\gen1.game1.counter[6] ), .D0(\gen1.game1.counter[6] ), 
    .C0(\gen1.game1.counter[2] ), .B0(\gen1.game1.counter[7] ), 
    .A0(\gen1.game1.counter[11] ), .F0(\gen1.game1.n6_adj_1474 ), 
    .F1(\gen1.game1.n6930 ));
  gen1_game1_SLICE_1307 \gen1.game1.SLICE_1307 ( .D1(\gen1.game1.n6_adj_1474 ), 
    .C1(\gen1.game1.n14134 ), .B1(\gen1.game1.n6577 ), 
    .A1(\gen1.game1.counter[5] ), .D0(\gen1.game1.counter[1] ), 
    .C0(\gen1.game1.counter[3] ), .F0(\gen1.game1.n14134 ), 
    .F1(\gen1.game1.n24837 ));
  gen1_game1_SLICE_1308 \gen1.game1.SLICE_1308 ( .D1(\gen1.game1.n7252 ), 
    .C1(\gen1.game1.n7163 ), .B1(\gen1.game1.counter[9] ), 
    .A1(\gen1.game1.counter[1] ), .D0(\gen1.game1.counter[2] ), 
    .C0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n7163 ), 
    .F1(\gen1.game1.n7_adj_1475 ));
  gen1_game1_SLICE_1310 \gen1.game1.SLICE_1310 ( .D1(\gen1.game1.counter[3] ), 
    .C1(\gen1.game1.counter[8] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[3] ), .B0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n7148 ), .F1(\gen1.game1.n6949 ));
  gen1_game1_SLICE_1312 \gen1.game1.SLICE_1312 ( .D0(\bar_position6y2[4] ), 
    .C0(\bar_position6y2[3] ), .B0(\bar_position6y2[2] ), 
    .A0(\bar_position6y2[8] ), .F0(\gen1.game1.n6_adj_1480 ));
  gen1_game1_SLICE_1313 \gen1.game1.SLICE_1313 ( .D1(\gen1.game1.n6_adj_1480 ), 
    .C1(\gen1.game1.n7_adj_1481 ), .B1(\bar_position6y2[9] ), 
    .A1(\bar_position6y2[5] ), .D0(\bar_position6y2[7] ), 
    .C0(\bar_position6y2[6] ), .F0(\gen1.game1.n7_adj_1481 ), 
    .F1(\gen1.game1.n859 ));
  gen1_game1_SLICE_1314 \gen1.game1.SLICE_1314 ( 
    .D0(\gen1.game1.bar_position1y2[2] ), .C0(\gen1.game1.bar_position1y2[4] ), 
    .B0(\gen1.game1.bar_position1y2[3] ), .F0(\gen1.game1.n24610 ));
  gen1_game1_SLICE_1315 \gen1.game1.SLICE_1315 ( .D1(\gen1.game1.n24610 ), 
    .C1(\gen1.game1.n8_adj_1482 ), .B1(\gen1.game1.bar_position1y2[9] ), 
    .A1(\gen1.game1.bar_position1y2[6] ), .D0(\gen1.game1.bar_position1y2[8] ), 
    .C0(\gen1.game1.bar_position1y2[7] ), .B0(\gen1.game1.bar_position1y2[5] ), 
    .F0(\gen1.game1.n8_adj_1482 ), .F1(\gen1.game1.n807 ));
  gen1_game1_SLICE_1316 \gen1.game1.SLICE_1316 ( 
    .D1(\gen1.game1.n10_adj_1485 ), .C1(\gen1.game1.n14737 ), 
    .B1(\gen1.game1.counter_0__N_349 ), .A1(\gen1.game1.n15567 ), 
    .D0(\gen1.game1.bar6 ), .C0(\gen1.game1.n331 ), .F0(\gen1.game1.n14737 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_4__N_57 ));
  gen1_game1_SLICE_1318 \gen1.game1.SLICE_1318 ( .D0(\bar_position7y[4] ), 
    .C0(\bar_position7y[2] ), .B0(\bar_position7y[8] ), 
    .A0(\bar_position7y[3] ), .F0(\gen1.game1.n6_adj_1487 ));
  gen1_game1_SLICE_1319 \gen1.game1.SLICE_1319 ( .D1(\gen1.game1.n6_adj_1487 ), 
    .C1(\gen1.game1.n7_adj_1488 ), .B1(\bar_position7y[5] ), 
    .A1(\gen1.game1.bar_position7y[9] ), .D0(\bar_position7y[6] ), 
    .C0(\bar_position7y[7] ), .F0(\gen1.game1.n7_adj_1488 ), 
    .F1(\gen1.game1.n375 ));
  gen1_game1_SLICE_1320 \gen1.game1.SLICE_1320 ( 
    .D0(\gen1.game1.bar_position2y2[4] ), .C0(\gen1.game1.bar_position2y2[2] ), 
    .B0(\gen1.game1.bar_position2y2[3] ), .F0(\gen1.game1.n24600 ));
  gen1_game1_SLICE_1321 \gen1.game1.SLICE_1321 ( .D1(\gen1.game1.n24600 ), 
    .C1(\gen1.game1.n8_adj_1489 ), .B1(\gen1.game1.bar_position2y2[9] ), 
    .A1(\gen1.game1.bar_position2y2[6] ), .D0(\gen1.game1.bar_position2y2[8] ), 
    .C0(\gen1.game1.bar_position2y2[7] ), .B0(\gen1.game1.bar_position2y2[5] ), 
    .F0(\gen1.game1.n8_adj_1489 ), .F1(\gen1.game1.n1069 ));
  gen1_game1_SLICE_1322 \gen1.game1.SLICE_1322 ( .D1(\gen1.game1.n8_adj_1492 ), 
    .C1(\gen1.game1.n15641 ), .B1(\gen1.game1.counter_0__N_349 ), 
    .A1(\gen1.game1.n15247 ), .D0(\gen1.game1.bar12 ), .C0(\gen1.game1.n649 ), 
    .F0(\gen1.game1.n15641 ), .F1(\gen1.game1.expectedKeyFromPatGen_3__N_59 ));
  gen1_game1_SLICE_1324 \gen1.game1.SLICE_1324 ( .D1(\gen1.game1.n14743 ), 
    .C1(\gen1.game1.n15745 ), .B1(\gen1.game1.bar2 ), .A1(\gen1.game1.n163 ), 
    .D0(\gen1.game1.halfnote2 ), .C0(\gen1.game1.n1213 ), 
    .F0(\gen1.game1.n15745 ), .F1(\gen1.game1.n8_adj_1492 ));
  gen1_game1_SLICE_1326 \gen1.game1.SLICE_1326 ( 
    .D0(\gen1.game1.bar_position2y[2] ), .C0(\gen1.game1.bar_position2y[3] ), 
    .B0(\gen1.game1.bar_position2y[4] ), .F0(\gen1.game1.n24561 ));
  gen1_game1_SLICE_1327 \gen1.game1.SLICE_1327 ( .D1(\gen1.game1.n24561 ), 
    .C1(\gen1.game1.n8_adj_1491 ), .B1(\gen1.game1.bar_position2y[9] ), 
    .A1(\gen1.game1.bar_position2y[6] ), .D0(\gen1.game1.bar_position2y[8] ), 
    .C0(\gen1.game1.bar_position2y[7] ), .B0(\gen1.game1.bar_position2y[5] ), 
    .F0(\gen1.game1.n8_adj_1491 ), .F1(\gen1.game1.n163 ));
  gen1_game1_SLICE_1328 \gen1.game1.SLICE_1328 ( .D1(\gen1.game1.n375 ), 
    .C1(\gen1.game1.n30852 ), .B1(\gen1.game1.n15449 ), .A1(\gen1.game1.bar7 ), 
    .D0(\gen1.game1.n15611 ), .C0(\gen1.game1.n163 ), .B0(\gen1.game1.bar2 ), 
    .F0(\gen1.game1.n30852 ), .F1(\gen1.game1.n402 ));
  gen1_game1_SLICE_1330 \gen1.game1.SLICE_1330 ( .D1(\gen1.game1.n13433 ), 
    .C1(\gen1.game1.n6955 ), .B1(\gen1.game1.counter[8] ), 
    .A1(\gen1.game1.n6596 ), .D0(\gen1.game1.counter[1] ), 
    .B0(\gen1.game1.counter[9] ), .F0(\gen1.game1.n6955 ), 
    .F1(\gen1.game1.n24476 ));
  gen1_game1_SLICE_1334 \gen1.game1.SLICE_1334 ( .D1(\gen1.game1.n6662 ), 
    .C1(\gen1.game1.n24873 ), .B1(\gen1.game1.n6797 ), .A1(\gen1.game1.n7037 ), 
    .D0(\gen1.game1.n13275 ), .C0(\gen1.game1.n6691 ), 
    .B0(\gen1.game1.n14073 ), .A0(\gen1.game1.n6853 ), 
    .F0(\gen1.game1.n24873 ), .F1(\gen1.game1.n4_adj_1495 ));
  gen1_game1_SLICE_1338 \gen1.game1.SLICE_1338 ( .D1(\gen1.game1.counter[2] ), 
    .C1(\gen1.game1.counter[9] ), .D0(\gen1.game1.n6977 ), 
    .C0(\gen1.game1.n6701 ), .B0(\gen1.game1.n7151 ), 
    .A0(\gen1.game1.counter[2] ), .F0(\gen1.game1.n29836 ), 
    .F1(\gen1.game1.n6853 ));
  gen1_game1_SLICE_1339 \gen1.game1.SLICE_1339 ( .D1(\gen1.game1.n6955 ), 
    .C1(\gen1.game1.n7151 ), .B1(\gen1.game1.counter[7] ), 
    .A1(\gen1.game1.n6688 ), .D0(\gen1.game1.counter[6] ), 
    .C0(\gen1.game1.counter[10] ), .F0(\gen1.game1.n7151 ), 
    .F1(\gen1.game1.n2 ));
  gen1_game1_SLICE_1340 \gen1.game1.SLICE_1340 ( .D1(\gen1.game1.n6382 ), 
    .C1(\gen1.game1.n8_adj_1496 ), .B1(\gen1.game1.n28685 ), 
    .D0(\gen1.game1.n29836 ), .C0(\gen1.game1.n4_adj_1495 ), 
    .B0(\gen1.game1.n7247 ), .A0(\gen1.game1.bar3 ), 
    .F0(\gen1.game1.n8_adj_1496 ), .F1(\gen1.game1.n28475 ));
  gen1_game1_SLICE_1342 \gen1.game1.SLICE_1342 ( 
    .D1(\gen1.game1.bar_position3y[8] ), .C1(\gen1.game1.n13802 ), 
    .B1(\gen1.game1.bar_position3y[7] ), .A1(\gen1.game1.bar_position3y[9] ), 
    .D0(\gen1.game1.bar_position3y[4] ), .C0(\gen1.game1.bar_position3y[6] ), 
    .B0(\gen1.game1.bar_position3y[3] ), .A0(\gen1.game1.bar_position3y[5] ), 
    .F0(\gen1.game1.n13802 ), .F1(\gen1.game1.n15383 ));
  gen1_game1_SLICE_1344 \gen1.game1.SLICE_1344 ( 
    .D0(\gen1.game1.bar_position3y[2] ), .C0(\gen1.game1.bar_position3y[4] ), 
    .A0(\gen1.game1.bar_position3y[3] ), .F0(\gen1.game1.n24567 ));
  gen1_game1_SLICE_1345 \gen1.game1.SLICE_1345 ( 
    .D1(\gen1.game1.bar_position3y[9] ), .C1(\gen1.game1.n8_adj_1498 ), 
    .B1(\gen1.game1.bar_position3y[6] ), .A1(\gen1.game1.n24567 ), 
    .D0(\gen1.game1.bar_position3y[5] ), .C0(\gen1.game1.bar_position3y[8] ), 
    .B0(\gen1.game1.bar_position3y[7] ), .F0(\gen1.game1.n8_adj_1498 ), 
    .F1(\gen1.game1.n229 ));
  gen1_game1_SLICE_1346 \gen1.game1.SLICE_1346 ( 
    .DI1(\gen1.game1.expectedKeyFromPatGen_2__N_60 ), .D1(\gen1.game1.n724 ), 
    .C1(\gen1.game1.n1023 ), .B1(\gen1.game1.n15487 ), 
    .A1(\gen1.game1.bar3_2 ), .D0(\gen1.game1.bar_position3y2[2] ), 
    .C0(\gen1.game1.bar_position3y2[4] ), .B0(\gen1.game1.bar_position3y2[3] ), 
    .CE(\gen1.game1.expectedKeyFromPatGen_2__N_61 ), .CLK(vga_clk), 
    .Q1(\expectedKeyFromPatGen[2] ), .F0(\gen1.game1.n24601 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_2__N_60 ));
  gen1_game1_SLICE_1347 \gen1.game1.SLICE_1347 ( .D1(\gen1.game1.n24601 ), 
    .C1(\gen1.game1.n8_adj_1499 ), .B1(\gen1.game1.bar_position3y2[6] ), 
    .A1(\gen1.game1.bar_position3y2[9] ), .D0(\gen1.game1.bar_position3y2[5] ), 
    .C0(\gen1.game1.bar_position3y2[8] ), .B0(\gen1.game1.bar_position3y2[7] ), 
    .F0(\gen1.game1.n8_adj_1499 ), .F1(\gen1.game1.n1023 ));
  gen1_game1_SLICE_1348 \gen1.game1.SLICE_1348 ( .D1(\gen1.game1.n15053 ), 
    .C1(\gen1.game1.n15231 ), .B1(\gen1.game1.n15555 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(\gen1.game1.bar3_2 ), 
    .C0(\gen1.game1.n1023 ), .F0(\gen1.game1.n15231 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_2__N_61 ));
  gen1_game1_SLICE_1350 \gen1.game1.SLICE_1350 ( .D1(\gen1.game1.n697 ), 
    .C1(\gen1.game1.n30863 ), .B1(\gen1.game1.n15387 ), 
    .A1(\gen1.game1.bar13 ), .D0(\gen1.game1.n15383 ), .C0(\gen1.game1.n229 ), 
    .B0(\gen1.game1.bar3 ), .F0(\gen1.game1.n30863 ), .F1(\gen1.game1.n724 ));
  gen1_game1_SLICE_1352 \gen1.game1.SLICE_1352 ( 
    .D1(\gen1.game1.bar_position4y[8] ), .C1(\gen1.game1.n13832 ), 
    .B1(\gen1.game1.bar_position4y[7] ), .A1(\gen1.game1.bar_position4y[9] ), 
    .D0(\gen1.game1.bar_position4y[4] ), .C0(\gen1.game1.bar_position4y[3] ), 
    .B0(\gen1.game1.bar_position4y[6] ), .A0(\gen1.game1.bar_position4y[5] ), 
    .F0(\gen1.game1.n13832 ), .F1(\gen1.game1.n15401 ));
  gen1_game1_SLICE_1354 \gen1.game1.SLICE_1354 ( 
    .D0(\gen1.game1.bar_position4y2[2] ), .C0(\gen1.game1.bar_position4y2[4] ), 
    .A0(\gen1.game1.bar_position4y2[3] ), .F0(\gen1.game1.n24604 ));
  gen1_game1_SLICE_1355 \gen1.game1.SLICE_1355 ( .D1(\gen1.game1.n24604 ), 
    .C1(\gen1.game1.n8_adj_1501 ), .B1(\gen1.game1.bar_position4y2[6] ), 
    .A1(\gen1.game1.bar_position4y2[9] ), .D0(\gen1.game1.bar_position4y2[5] ), 
    .C0(\gen1.game1.bar_position4y2[8] ), .B0(\gen1.game1.bar_position4y2[7] ), 
    .F0(\gen1.game1.n8_adj_1501 ), .F1(\gen1.game1.n959 ));
  gen1_game1_SLICE_1356 \gen1.game1.SLICE_1356 ( .D0(\bar_position9y[2] ), 
    .C0(\bar_position9y[3] ), .B0(\bar_position9y[4] ), 
    .A0(\bar_position9y[8] ), .F0(\gen1.game1.n6_adj_1502 ));
  gen1_game1_SLICE_1357 \gen1.game1.SLICE_1357 ( 
    .D1(\gen1.game1.bar_position9y[9] ), .C1(\gen1.game1.n5306 ), 
    .B1(\bar_position9y[5] ), .A1(\gen1.game1.n6_adj_1502 ), 
    .D0(\bar_position9y[6] ), .B0(\bar_position9y[7] ), 
    .F0(\gen1.game1.n5306 ), .F1(\gen1.game1.n479 ));
  gen1_game1_SLICE_1358 \gen1.game1.SLICE_1358 ( .D0(\bar_position9y2[2] ), 
    .C0(\bar_position9y2[4] ), .B0(\bar_position9y2[3] ), 
    .A0(\bar_position9y2[8] ), .F0(\gen1.game1.n6_adj_1503 ));
  gen1_game1_SLICE_1359 \gen1.game1.SLICE_1359 ( .D1(\gen1.game1.n6_adj_1503 ), 
    .C1(\gen1.game1.n7_adj_1504 ), .B1(\bar_position9y2[9] ), 
    .A1(\bar_position9y2[5] ), .D0(\bar_position9y2[6] ), 
    .B0(\bar_position9y2[7] ), .F0(\gen1.game1.n7_adj_1504 ), 
    .F1(\gen1.game1.n425 ));
  gen1_game1_SLICE_1360 \gen1.game1.SLICE_1360 ( 
    .D1(\gen1.game1.n10_adj_1508 ), .C1(\gen1.game1.n14747 ), 
    .B1(\gen1.game1.n14769 ), .A1(\gen1.game1.counter_0__N_349 ), 
    .C0(\gen1.game1.n425 ), .A0(\gen1.game1.bar9_2 ), .F0(\gen1.game1.n14747 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_1__N_63 ));
  gen1_game1_SLICE_1362 \gen1.game1.SLICE_1362 ( 
    .D0(\gen1.game1.bar_position4y[2] ), .C0(\gen1.game1.bar_position4y[4] ), 
    .B0(\gen1.game1.bar_position4y[3] ), .F0(\gen1.game1.n24573 ));
  gen1_game1_SLICE_1363 \gen1.game1.SLICE_1363 ( 
    .D1(\gen1.game1.bar_position4y[9] ), .C1(\gen1.game1.n8_adj_1506 ), 
    .B1(\gen1.game1.bar_position4y[6] ), .A1(\gen1.game1.n24573 ), 
    .D0(\gen1.game1.bar_position4y[5] ), .C0(\gen1.game1.bar_position4y[8] ), 
    .B0(\gen1.game1.bar_position4y[7] ), .F0(\gen1.game1.n8_adj_1506 ), 
    .F1(\gen1.game1.n275 ));
  gen1_game1_SLICE_1364 \gen1.game1.SLICE_1364 ( .D1(\gen1.game1.n425 ), 
    .C1(\gen1.game1.n30855 ), .B1(\gen1.game1.n14879 ), 
    .A1(\gen1.game1.bar9_2 ), .D0(\gen1.game1.n15401 ), .C0(\gen1.game1.n275 ), 
    .B0(\gen1.game1.bar4 ), .F0(\gen1.game1.n30855 ), .F1(\gen1.game1.n452 ));
  gen1_game1_SLICE_1367 \gen1.game1.SLICE_1367 ( .D1(\bar_position7y[8] ), 
    .C1(\gen1.game1.n13910 ), .B1(\gen1.game1.n7_adj_1488 ), 
    .A1(\gen1.game1.bar_position7y[9] ), .D0(\bar_position7y[4] ), 
    .C0(\bar_position7y[5] ), .F0(\gen1.game1.n13910 ), 
    .F1(\gen1.game1.n15449 ));
  gen1_game1_SLICE_1369 \gen1.game1.SLICE_1369 ( .D1(\gen1.game1.n7_adj_1504 ), 
    .C1(\gen1.game1.n14323 ), .B1(\bar_position9y2[8] ), 
    .A1(\bar_position9y2[9] ), .C0(\bar_position9y2[4] ), 
    .A0(\bar_position9y2[5] ), .F0(\gen1.game1.n14323 ), 
    .F1(\gen1.game1.n14879 ));
  gen1_game1_SLICE_1371 \gen1.game1.SLICE_1371 ( .D1(\bar_position9y[8] ), 
    .C1(\gen1.game1.n13729 ), .B1(\gen1.game1.n5306 ), 
    .A1(\gen1.game1.bar_position9y[9] ), .D0(\bar_position9y[4] ), 
    .B0(\bar_position9y[5] ), .F0(\gen1.game1.n13729 ), 
    .F1(\gen1.game1.n15349 ));
  gen1_game1_SLICE_1372 \gen1.game1.SLICE_1372 ( .D1(\gen1.game1.n13275 ), 
    .C1(\gen1.game1.n14071 ), .B1(\gen1.game1.counter[10] ), 
    .A1(\gen1.game1.n6701 ), .D0(\gen1.game1.counter[2] ), 
    .B0(\gen1.game1.counter[6] ), .F0(\gen1.game1.n14071 ), 
    .F1(\gen1.game1.n24397 ));
  gen1_game1_SLICE_1375 \gen1.game1.SLICE_1375 ( .D0(\gen1.game1.n6_adj_1511 ), 
    .C0(\gen1.game1.n29698 ), .B0(\gen1.game1.n13517 ), .A0(\gen1.game1.bar9 ), 
    .F0(\gen1.game1.n24669 ));
  gen1_game1_SLICE_1379 \gen1.game1.SLICE_1379 ( .D1(\gen1.game1.counter[1] ), 
    .B1(\gen1.game1.counter[4] ), .D0(\gen1.game1.counter[5] ), 
    .C0(\gen1.game1.counter[1] ), .F0(\gen1.game1.n7081 ), 
    .F1(\gen1.game1.n7094 ));
  gen1_game1_SLICE_1380 \gen1.game1.SLICE_1380 ( .D1(\gen1.game1.n6_adj_1516 ), 
    .C1(\gen1.game1.n7_adj_1513 ), .B1(\bar_position10y[5] ), 
    .A1(\bar_position10y[9] ), .D0(\bar_position10y[6] ), 
    .C0(\bar_position10y[7] ), .F0(\gen1.game1.n7_adj_1513 ), 
    .F1(\gen1.game1.n533 ));
  gen1_game1_SLICE_1382 \gen1.game1.SLICE_1382 ( .D1(\bar_position10y[8] ), 
    .C1(\gen1.game1.n13798 ), .B1(\gen1.game1.n7_adj_1513 ), 
    .A1(\bar_position10y[9] ), .D0(\bar_position10y[4] ), 
    .C0(\bar_position10y[5] ), .F0(\gen1.game1.n13798 ), 
    .F1(\gen1.game1.n15385 ));
  gen1_game1_SLICE_1384 \gen1.game1.SLICE_1384 ( .D0(\bar_position10y2[8] ), 
    .C0(\bar_position10y2[4] ), .B0(\bar_position10y2[2] ), 
    .A0(\bar_position10y2[3] ), .F0(\gen1.game1.n6_adj_1514 ));
  gen1_game1_SLICE_1385 \gen1.game1.SLICE_1385 ( .D1(\gen1.game1.n6_adj_1514 ), 
    .C1(\gen1.game1.n7_adj_1515 ), .B1(\bar_position10y2[5] ), 
    .A1(\bar_position10y2[9] ), .D0(\bar_position10y2[6] ), 
    .C0(\bar_position10y2[7] ), .F0(\gen1.game1.n7_adj_1515 ), 
    .F1(\gen1.game1.n1167 ));
  gen1_game1_SLICE_1386 \gen1.game1.SLICE_1386 ( .D1(\gen1.game1.n13433 ), 
    .C1(\gen1.game1.n6977 ), .B1(\gen1.game1.n6577 ), 
    .A1(\gen1.game1.counter[2] ), .D0(\gen1.game1.counter[7] ), 
    .C0(\gen1.game1.counter[3] ), .F0(\gen1.game1.n6977 ), 
    .F1(\gen1.game1.n6881 ));
  gen1_game1_SLICE_1388 \gen1.game1.SLICE_1388 ( .D1(\gen1.game1.n6865 ), 
    .C1(\gen1.game1.n7322 ), .B1(\gen1.game1.n6838 ), .A1(\gen1.game1.n6831 ), 
    .D0(\gen1.game1.counter[3] ), .C0(\gen1.game1.counter[1] ), 
    .B0(\gen1.game1.counter[11] ), .A0(\gen1.game1.counter[7] ), 
    .F0(\gen1.game1.n7322 ), .F1(\gen1.game1.n8_adj_1517 ));
  gen1_game1_SLICE_1391 \gen1.game1.SLICE_1391 ( .D1(\gen1.game1.counter[7] ), 
    .C1(\gen1.game1.counter[11] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[7] ), .F0(\gen1.game1.n7134 ), 
    .F1(\gen1.game1.n13974 ));
  gen1_game1_SLICE_1392 \gen1.game1.SLICE_1392 ( .D1(\gen1.game1.counter[6] ), 
    .C1(\gen1.game1.n63 ), .B1(\gen1.game1.n6592 ), .A1(\gen1.game1.n6910 ), 
    .D0(\gen1.game1.counter[9] ), .C0(\gen1.game1.n7122 ), 
    .A0(\gen1.game1.counter[1] ), .F0(\gen1.game1.n63 ), 
    .F1(\gen1.game1.n29625 ));
  gen1_game1_SLICE_1393 \gen1.game1.SLICE_1393 ( .D1(\gen1.game1.counter[5] ), 
    .C1(\gen1.game1.counter[4] ), .B1(\gen1.game1.counter[8] ), 
    .D0(\gen1.game1.counter[1] ), .C0(\gen1.game1.counter[5] ), 
    .B0(\gen1.game1.counter[4] ), .A0(\gen1.game1.counter[8] ), 
    .F0(\gen1.game1.n6910 ), .F1(\gen1.game1.n7068 ));
  gen1_game1_SLICE_1395 \gen1.game1.SLICE_1395 ( .D1(\gen1.game1.n7160 ), 
    .C1(\gen1.game1.counter[3] ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.counter[10] ), .F0(\gen1.game1.n6934 ), 
    .F1(\gen1.game1.n4_adj_1493 ));
  gen1_game1_SLICE_1400 \gen1.game1.SLICE_1400 ( .D1(\gen1.game1.n6884 ), 
    .C1(\gen1.game1.n24297 ), .B1(\gen1.game1.n7081 ), 
    .A1(\gen1.game1.n24707 ), .D0(\gen1.game1.counter[3] ), 
    .C0(\gen1.game1.n7160 ), .B0(\gen1.game1.counter[11] ), 
    .F0(\gen1.game1.n24297 ), .F1(\gen1.game1.n6382 ));
  gen1_game1_SLICE_1402 \gen1.game1.SLICE_1402 ( 
    .D1(\gen1.game1.bar_position1y2[9] ), .C1(\gen1.game1.n15197 ), 
    .B1(\gen1.game1.bar_position1y2[8] ), .A1(\gen1.game1.bar_position1y2[7] ), 
    .D0(\gen1.game1.bar_position1y2[6] ), .C0(\gen1.game1.bar_position1y2[4] ), 
    .B0(\gen1.game1.bar_position1y2[5] ), .A0(\gen1.game1.bar_position1y2[3] ), 
    .F0(\gen1.game1.n15197 ), .F1(\gen1.game1.n15709 ));
  gen1_game1_SLICE_1406 \gen1.game1.SLICE_1406 ( 
    .D1(\gen1.game1.bar_position3y2[7] ), .C1(\gen1.game1.n14733 ), 
    .B1(\gen1.game1.bar_position3y2[9] ), .A1(\gen1.game1.bar_position3y2[8] ), 
    .D0(\gen1.game1.bar_position3y2[4] ), .C0(\gen1.game1.bar_position3y2[3] ), 
    .B0(\gen1.game1.bar_position3y2[6] ), .A0(\gen1.game1.bar_position3y2[5] ), 
    .F0(\gen1.game1.n14733 ), .F1(\gen1.game1.n15487 ));
  gen1_game1_SLICE_1410 \gen1.game1.SLICE_1410 ( 
    .D1(\gen1.game1.bar_position2y2[9] ), .C1(\gen1.game1.n14741 ), 
    .B1(\gen1.game1.bar_position2y2[8] ), .A1(\gen1.game1.bar_position2y2[7] ), 
    .D0(\gen1.game1.bar_position2y2[6] ), .C0(\gen1.game1.bar_position2y2[5] ), 
    .B0(\gen1.game1.bar_position2y2[4] ), .A0(\gen1.game1.bar_position2y2[3] ), 
    .F0(\gen1.game1.n14741 ), .F1(\gen1.game1.n15483 ));
  gen1_game1_SLICE_1417 \gen1.game1.SLICE_1417 ( .D1(\bar_position10y2[8] ), 
    .C1(\gen1.game1.n14034 ), .B1(\gen1.game1.n7_adj_1515 ), 
    .A1(\bar_position10y2[9] ), .D0(\bar_position10y2[4] ), 
    .C0(\bar_position10y2[5] ), .F0(\gen1.game1.n14034 ), 
    .F1(\gen1.game1.n15557 ));
  gen1_game1_SLICE_1418 \gen1.game1.SLICE_1418 ( 
    .DI1(\gen1.game1.expectedKeyFromPatGen_3__N_58 ), .D1(\gen1.game1.n1096 ), 
    .C1(\gen1.game1.n14795 ), .B1(\gen1.game1.n1213 ), 
    .A1(\gen1.game1.halfnote2 ), .D0(\halfnotey2[7] ), .C0(\halfnotey2[6] ), 
    .B0(\gen1.game1.halfnotey2[9] ), .A0(\halfnotey2[8] ), 
    .CE(\gen1.game1.expectedKeyFromPatGen_3__N_59 ), .CLK(vga_clk), 
    .Q1(\expectedKeyFromPatGen[3] ), .F0(\gen1.game1.n14795 ), 
    .F1(\gen1.game1.expectedKeyFromPatGen_3__N_58 ));
  gen1_game1_SLICE_1419 \gen1.game1.SLICE_1419 ( 
    .DI1(\gen1.game1.halfnote2_N_1028 ), .D1(\gen1.game1.n14795 ), 
    .C1(\gen1.game1.n30860 ), .B1(\gen1.game1.halfnote2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.n14795 ), 
    .B0(game_start), .A0(\gen1.game1.halfnote2 ), .CLK(vga_clk), 
    .Q1(\gen1.game1.halfnote2 ), .F0(\gen1.game1.halfnotey2_2__N_878 ), 
    .F1(\gen1.game1.halfnote2_N_1028 ));
  gen1_four1_SLICE_1421 \gen1.four1.SLICE_1421 ( .D1(\gen1.four1.n30926 ), 
    .C1(\gen1.four1.n177 ), .B1(\gen1.four1.n181 ), .A1(n13402), .D0(\x[1] ), 
    .C0(\x[4] ), .B0(\x[5] ), .A0(\gen1.n13170 ), .F0(\gen1.four1.n177 ), 
    .F1(\gen1.four1.n30925 ));
  gen1_game1_SLICE_1422 \gen1.game1.SLICE_1422 ( .D1(\halfnotey2[6] ), 
    .C1(\halfnotey2[5] ), .B1(\halfnotey2[7] ), .D0(\halfnotey2[5] ), 
    .C0(\halfnotey2[6] ), .F0(n34362), .F1(n2554));
  gen1_game1_SLICE_1424 \gen1.game1.SLICE_1424 ( .D1(\halfnotey2[6] ), 
    .C1(\gen1.game1.n12_adj_1528 ), .A1(\y[6] ), .D0(\halfnotey2[5] ), 
    .C0(\gen1.game1.n10_adj_1527 ), .A0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1528 ), .F1(\gen1.game1.n14_adj_1529 ));
  gen1_game1_SLICE_1426 \gen1.game1.SLICE_1426 ( .D1(\halfnotey2[8] ), 
    .C1(\gen1.game1.n16_adj_1530 ), .B1(\y[8] ), .D0(\y[7] ), 
    .C0(\gen1.game1.n14_adj_1529 ), .A0(\halfnotey2[7] ), 
    .F0(\gen1.game1.n16_adj_1530 ), .F1(\gen1.game1.n18_adj_1531 ));
  gen1_game1_SLICE_1428 \gen1.game1.SLICE_1428 ( .D1(\bar_position6y2[6] ), 
    .C1(\gen1.game1.n12_adj_1533 ), .A1(\y[6] ), .D0(\bar_position6y2[5] ), 
    .C0(\gen1.game1.n10_adj_1532 ), .A0(\y[5] ), 
    .F0(\gen1.game1.n12_adj_1533 ), .F1(\gen1.game1.n14_adj_1534 ));
  gen1_four1_SLICE_1436 \gen1.four1.SLICE_1436 ( .D1(\y[4] ), 
    .C1(\gen1.four1.n120 ), .B1(\y[2] ), .A1(\x[5] ), .D0(\x[4] ), .C0(\x[1] ), 
    .B0(\x[3] ), .A0(\x[2] ), .F0(\gen1.four1.n120 ), .F1(\gen1.four1.n157 ));
  gen1_four1_SLICE_1438 \gen1.four1.SLICE_1438 ( .D1(\y[5] ), .C1(\y[2] ), 
    .B1(\x[4] ), .A1(n4_adj_1784), .D0(\y[4] ), .C0(\x[4] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(\gen1.four1.n232 ), .F1(\gen1.four1.n12_c ));
  gen1_four1_SLICE_1439 \gen1.four1.SLICE_1439 ( .D1(\x[2] ), 
    .C1(\gen1.four1.n13665 ), .B1(\y[5] ), .A1(\gen1.four1.n232 ), .D0(\y[4] ), 
    .C0(\x[4] ), .B0(\y[2] ), .F0(\gen1.four1.n13665 ), 
    .F1(\gen1.four1.n30928 ));
  gen1_four1_SLICE_1440 \gen1.four1.SLICE_1440 ( .D1(\gen1.four1.n12_c ), 
    .C1(\gen1.four1.n15_adj_1082 ), .A1(\y[4] ), .D0(\gen1.n13170 ), 
    .C0(\gen1.n45_c ), .B0(\y[5] ), .A0(\x[4] ), 
    .F0(\gen1.four1.n15_adj_1082 ), .F1(\gen1.four1.n181 ));
  gen1_four1_SLICE_1442 \gen1.four1.SLICE_1442 ( .D1(\x[4] ), 
    .C1(\gen1.four1.n13386 ), .B1(\y[2] ), .A1(\y[5] ), .D0(\y[4] ), 
    .C0(\x[2] ), .F0(\gen1.four1.n13386 ), .F1(\gen1.four1.n29670 ));
  gen1_four1_SLICE_1444 \gen1.four1.SLICE_1444 ( .D1(\gen1.four1.n29670 ), 
    .C1(\gen1.four1.n6 ), .B1(\gen1.four1.n30925 ), .A1(\y[3] ), 
    .D0(\gen1.four1.n157 ), .C0(\gen1.four1.n30929 ), .B0(\gen1.four1.n30928 ), 
    .A0(\x[3] ), .F0(\gen1.four1.n6 ), .F1(\gen1.four1.n230 ));
  gen1_four1_SLICE_1448 \gen1.four1.SLICE_1448 ( .D1(\gen1.four1.n8 ), 
    .C1(\gen1.four1.n129 ), .B1(\gen1.n7_adj_1672 ), .A1(n78), .D0(\x[5] ), 
    .C0(\y[5] ), .B0(\x[3] ), .A0(\x[4] ), .F0(\gen1.four1.n129 ), 
    .F1(four_rgb_0__N_142));
  vga1_SLICE_1453 \vga1.SLICE_1453 ( .D0(\vga1.n29817 ), .C0(\vga1.n28634 ), 
    .B0(n13356), .A0(n4_adj_1982), .F0(eight_rgb_3__N_154));
  SLICE_1455 SLICE_1455( .D1(n47_adj_1820), .C1(n14_adj_1874), 
    .B1(\bar_position11y2[7] ), .D0(n48_adj_1823), .C0(n12_adj_1873), 
    .B0(\bar_position11y2[6] ), .F0(n14_adj_1874), .F1(n16_adj_1875));
  SLICE_1456 SLICE_1456( .D1(\bar_position6y2[3] ), .C1(n6_adj_1891), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\bar_position6y2[2] ), .B0(\y[2] ), 
    .A0(\y[1] ), .F0(n6_adj_1891), .F1(n8_adj_1892));
  SLICE_1458 SLICE_1458( .D1(n45_adj_1795), .C1(n10_adj_1893), .B1(\y[5] ), 
    .D0(n46_adj_1793), .C0(n8_adj_1892), .A0(\y[4] ), .F0(n10_adj_1893), 
    .F1(n12_adj_1894));
  SLICE_1460 SLICE_1460( .D1(n49_adj_1772), .C1(n10_adj_1908), 
    .B1(\bar_position14y[5] ), .D0(n51_adj_1765), .C0(n50_adj_1774), 
    .B0(\bar_position14y[4] ), .A0(\bar_position14y[3] ), .F0(n10_adj_1908), 
    .F1(n12_adj_1909));
  SLICE_1462 SLICE_1462( .D1(n47_adj_1764), .C1(n14_adj_1910), 
    .B1(\bar_position14y[7] ), .D0(n48), .C0(n12_adj_1909), 
    .B0(\bar_position14y[6] ), .F0(n14_adj_1910), .F1(n16_adj_1911));
  SLICE_1464 SLICE_1464( .D1(n51_adj_1765), .C1(n6_adj_1929), .A1(\y[3] ), 
    .D0(\y[0] ), .C0(\y[1] ), .B0(\bar_position14y[2] ), .A0(\y[2] ), 
    .F0(n6_adj_1929), .F1(n8_adj_1930));
  SLICE_1466 SLICE_1466( .D1(n49_adj_1772), .C1(n10_adj_1931), .B1(\y[5] ), 
    .D0(n50_adj_1774), .C0(n8_adj_1930), .A0(\y[4] ), .F0(n10_adj_1931), 
    .F1(n12_adj_1932));
  SLICE_1468 SLICE_1468( .D1(n47_adj_1764), .C1(n14_adj_1933), .B1(\y[7] ), 
    .D0(n48), .C0(n12_adj_1932), .B0(\y[6] ), .F0(n14_adj_1933), 
    .F1(n16_adj_1934));
  SLICE_1470 SLICE_1470( .D1(n49_adj_1819), .C1(n10_adj_1935), 
    .B1(\bar_position13y[5] ), .D0(n50_adj_1835), .C0(n51_adj_1837), 
    .B0(\bar_position13y[4] ), .A0(\bar_position13y[3] ), .F0(n10_adj_1935), 
    .F1(n12_adj_1936));
  SLICE_1472 SLICE_1472( .D1(n47_adj_1818), .C1(n14_adj_1937), 
    .A1(\bar_position13y[7] ), .D0(n48_adj_1826), .C0(n12_adj_1936), 
    .A0(\bar_position13y[6] ), .F0(n14_adj_1937), .F1(n16_adj_1938));
  SLICE_1474 SLICE_1474( .D1(n51_adj_1837), .C1(n6_adj_1940), .B1(\y[3] ), 
    .D0(\y[0] ), .C0(\bar_position13y[2] ), .B0(\y[1] ), .A0(\y[2] ), 
    .F0(n6_adj_1940), .F1(n8_adj_1941));
  SLICE_1476 SLICE_1476( .D1(n49_adj_1819), .C1(n10_adj_1942), .B1(\y[5] ), 
    .D0(n50_adj_1835), .C0(n8_adj_1941), .B0(\y[4] ), .F0(n10_adj_1942), 
    .F1(n12_adj_1943));
  SLICE_1478 SLICE_1478( .D1(n47_adj_1818), .C1(n14_adj_1944), .B1(\y[7] ), 
    .D0(n48_adj_1826), .C0(n12_adj_1943), .B0(\y[6] ), .F0(n14_adj_1944), 
    .F1(n16_adj_1945));
  SLICE_1480 SLICE_1480( .D1(n49_adj_1811), .C1(n10_adj_1946), 
    .B1(\bar_position12y[5] ), .D0(n51_adj_1791), .C0(n50_adj_1821), 
    .B0(\bar_position12y[3] ), .A0(\bar_position12y[4] ), .F0(n10_adj_1946), 
    .F1(n12_adj_1947));
  SLICE_1482 SLICE_1482( .D1(n47_adj_1814), .C1(n14_adj_1948), 
    .B1(\bar_position12y[7] ), .D0(n48_adj_1807), .C0(n12_adj_1947), 
    .B0(\bar_position12y[6] ), .F0(n14_adj_1948), .F1(n16_adj_1949));
  SLICE_1484 SLICE_1484( .D1(n51_adj_1791), .C1(n6_adj_1951), .A1(\y[3] ), 
    .D0(\y[0] ), .C0(\y[1] ), .B0(\bar_position12y[2] ), .A0(\y[2] ), 
    .F0(n6_adj_1951), .F1(n8_adj_1952));
  SLICE_1486 SLICE_1486( .D1(n49_adj_1811), .C1(n10_adj_1953), .A1(\y[5] ), 
    .D0(n50_adj_1821), .C0(n8_adj_1952), .B0(\y[4] ), .F0(n10_adj_1953), 
    .F1(n12_adj_1954));
  SLICE_1488 SLICE_1488( .D1(n47_adj_1814), .C1(n14_adj_1955), .B1(\y[7] ), 
    .D0(n48_adj_1807), .C0(n12_adj_1954), .B0(\y[6] ), .F0(n14_adj_1955), 
    .F1(n16_adj_1956));
  SLICE_1490 SLICE_1490( .D1(n49), .C1(n10_adj_1957), 
    .B1(\bar_position11y[5] ), .D0(n50), .C0(n51), .B0(\bar_position11y[4] ), 
    .A0(\bar_position11y[3] ), .F0(n10_adj_1957), .F1(n12_adj_1958));
  SLICE_1492 SLICE_1492( .D1(n47_adj_1769), .C1(n14_adj_1959), 
    .B1(\bar_position11y[7] ), .D0(n48_adj_1777), .C0(n12_adj_1958), 
    .B0(\bar_position11y[6] ), .F0(n14_adj_1959), .F1(n16_adj_1960));
  SLICE_1494 SLICE_1494( .D1(n51), .C1(n6_adj_1962), .A1(\y[3] ), .D0(\y[0] ), 
    .C0(\bar_position11y[2] ), .B0(\y[2] ), .A0(\y[1] ), .F0(n6_adj_1962), 
    .F1(n8_adj_1963));
  SLICE_1496 SLICE_1496( .D1(n49), .C1(n10_adj_1964), .A1(\y[5] ), .D0(n50), 
    .C0(n8_adj_1963), .A0(\y[4] ), .F0(n10_adj_1964), .F1(n12_adj_1965));
  SLICE_1498 SLICE_1498( .D1(n47_adj_1769), .C1(n14_adj_1966), .A1(\y[7] ), 
    .D0(n48_adj_1777), .C0(n12_adj_1965), .A0(\y[6] ), .F0(n14_adj_1966), 
    .F1(n16_adj_1967));
  SLICE_1500 SLICE_1500( .D1(n49_adj_1792), .C1(n10_adj_1897), 
    .B1(\bar_position14y2[5] ), .D0(n50_adj_1775), .C0(n51_adj_1782), 
    .B0(\bar_position14y2[3] ), .A0(\bar_position14y2[4] ), .F0(n10_adj_1897), 
    .F1(n12_adj_1898));
  SLICE_1502 SLICE_1502( .D1(n47_2), .C1(n14_adj_1899), 
    .B1(\bar_position14y2[7] ), .D0(n48_adj_1776), .C0(n12_adj_1898), 
    .B0(\bar_position14y2[6] ), .F0(n14_adj_1899), .F1(n16_adj_1900));
  SLICE_1504 SLICE_1504( .D1(n51_adj_1782), .C1(n6_adj_1902), .B1(\y[3] ), 
    .D0(\bar_position14y2[2] ), .C0(\y[0] ), .B0(\y[1] ), .A0(\y[2] ), 
    .F0(n6_adj_1902), .F1(n8_adj_1903));
  SLICE_1506 SLICE_1506( .D1(n49_adj_1792), .C1(n10_adj_1904), .B1(\y[5] ), 
    .D0(n50_adj_1775), .C0(n8_adj_1903), .B0(\y[4] ), .F0(n10_adj_1904), 
    .F1(n12_adj_1905));
  SLICE_1508 SLICE_1508( .D1(n47_2), .C1(n14_adj_1906), .B1(\y[7] ), 
    .D0(n48_adj_1776), .C0(n12_adj_1905), .A0(\y[6] ), .F0(n14_adj_1906), 
    .F1(n16_adj_1907));
  SLICE_1510 SLICE_1510( .D1(\bar_position10y[3] ), .C1(n6_adj_1972), 
    .A1(\y[3] ), .D0(\bar_position10y[2] ), .C0(\y[0] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(n6_adj_1972), .F1(n8_adj_1973));
  SLICE_1512 SLICE_1512( .D1(\bar_position6y[3] ), .C1(n6_adj_1923), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\bar_position6y[2] ), .B0(\y[2] ), 
    .A0(\y[1] ), .F0(n6_adj_1923), .F1(n8_adj_1924));
  SLICE_1514 SLICE_1514( .D1(\bar_position7y[3] ), .C1(n6_adj_1913), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\bar_position7y[2] ), .B0(\y[2] ), 
    .A0(\y[1] ), .F0(n6_adj_1913), .F1(n8_adj_1914));
  SLICE_1516 SLICE_1516( .D1(n44_adj_1850), .C1(n12_adj_1978), 
    .A1(\bar_position9y[6] ), .D0(n46_adj_1848), .C0(\bar_position9y[4] ), 
    .B0(n45_adj_1849), .A0(\bar_position9y[5] ), .F0(n12_adj_1978), 
    .F1(n14_adj_1979));
  SLICE_1518 SLICE_1518( .D1(n42_adj_1852), .C1(n16_adj_1980), 
    .B1(\bar_position9y[8] ), .D0(n43_adj_1851), .C0(n14_adj_1979), 
    .A0(\bar_position9y[7] ), .F0(n16_adj_1980), .F1(n18_adj_1981));
  SLICE_1520 SLICE_1520( .D1(n44_adj_1831), .C1(n12), 
    .A1(\bar_position9y2[6] ), .D0(n45_adj_1828), .C0(n46_adj_1830), 
    .B0(\bar_position9y2[4] ), .A0(\bar_position9y2[5] ), .F0(n12), 
    .F1(n14_adj_1786));
  SLICE_1522 SLICE_1522( .D1(n42_adj_1832), .C1(n16), 
    .B1(\bar_position9y2[8] ), .D0(n43_adj_1833), .C0(n14_adj_1786), 
    .B0(\bar_position9y2[7] ), .F0(n16), .F1(n18));
  SLICE_1524 SLICE_1524( .D1(n51_adj_1829), .C1(n6_adj_1877), .B1(\y[3] ), 
    .D0(\bar_position11y2[2] ), .C0(\y[0] ), .B0(\y[1] ), .A0(\y[2] ), 
    .F0(n6_adj_1877), .F1(n8_adj_1878));
  SLICE_1526 SLICE_1526( .D1(\halfnotey2[3] ), .C1(n6_adj_1866), .B1(\y[3] ), 
    .D0(\y[0] ), .C0(\halfnotey2[2] ), .B0(\y[1] ), .A0(\y[2] ), 
    .F0(n6_adj_1866), .F1(n8_adj_1867));
  SLICE_1528 SLICE_1528( .D1(\bar_position9y[3] ), .C1(n6_adj_1815), 
    .B1(\y[3] ), .D0(\bar_position9y[2] ), .C0(\y[0] ), .B0(\y[2] ), 
    .A0(\y[1] ), .F0(n6_adj_1815), .F1(n8));
  SLICE_1530 SLICE_1530( .D1(n45_adj_1849), .C1(n10_adj_1813), .B1(\y[5] ), 
    .D0(n46_adj_1848), .C0(n8), .B0(\y[4] ), .F0(n10_adj_1813), 
    .F1(n12_adj_1810));
  SLICE_1532 SLICE_1532( .D1(\bar_position9y2[3] ), .C1(n6_adj_1860), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\y[1] ), .B0(\bar_position9y2[2] ), 
    .A0(\y[2] ), .F0(n6_adj_1860), .F1(n8_adj_1861));
  SLICE_1534 SLICE_1534( .D1(\bar_position10y2[3] ), .C1(n6_adj_1854), 
    .B1(\y[3] ), .D0(\y[0] ), .C0(\bar_position10y2[2] ), .B0(\y[1] ), 
    .A0(\y[2] ), .F0(n6_adj_1854), .F1(n8_adj_1855));
  SLICE_1536 SLICE_1536( .D1(\y[7] ), .C1(n14_adj_1809), .A1(n43_adj_1851), 
    .D0(n44_adj_1850), .C0(n12_adj_1810), .B0(\y[6] ), .F0(n14_adj_1809), 
    .F1(n16_adj_1808));
  SLICE_1538 SLICE_1538( .D1(n45_adj_1828), .C1(n10_adj_1862), .B1(\y[5] ), 
    .D0(n46_adj_1830), .C0(n8_adj_1861), .B0(\y[4] ), .F0(n10_adj_1862), 
    .F1(n12_adj_1863));
  SLICE_1540 SLICE_1540( .D1(n44_adj_1842), .C1(n12_adj_1883), 
    .A1(\bar_position7y[6] ), .D0(n45_adj_1841), .C0(n46_adj_1840), 
    .B0(\bar_position7y[4] ), .A0(\bar_position7y[5] ), .F0(n12_adj_1883), 
    .F1(n14_adj_1884));
  SLICE_1542 SLICE_1542( .D1(n45_adj_1841), .C1(n10_adj_1915), .B1(\y[5] ), 
    .D0(n46_adj_1840), .C0(n8_adj_1914), .B0(\y[4] ), .F0(n10_adj_1915), 
    .F1(n12_adj_1916));
  SLICE_1544 SLICE_1544( .D1(n43_adj_1843), .C1(n14_adj_1917), .B1(\y[7] ), 
    .D0(n44_adj_1842), .C0(n12_adj_1916), .B0(\y[6] ), .F0(n14_adj_1917), 
    .F1(n16_adj_1918));
  SLICE_1546 SLICE_1546( .D1(n42_adj_1844), .C1(n16_adj_1885), 
    .B1(\bar_position7y[8] ), .D0(n43_adj_1843), .C0(n14_adj_1884), 
    .B0(\bar_position7y[7] ), .F0(n16_adj_1885), .F1(n18_adj_1886));
  SLICE_1548 SLICE_1548( .D1(n44), .C1(n12_adj_1968), 
    .B1(\bar_position10y[6] ), .D0(\bar_position10y[4] ), .C0(n46_adj_1766), 
    .B0(\bar_position10y[5] ), .A0(n45), .F0(n12_adj_1968), .F1(n14_adj_1969));
  SLICE_1550 SLICE_1550( .D1(n42_adj_1787), .C1(n16_adj_1970), 
    .B1(\bar_position10y[8] ), .D0(n43_adj_1770), .C0(n14_adj_1969), 
    .B0(\bar_position10y[7] ), .F0(n16_adj_1970), .F1(n18_adj_1971));
  SLICE_1552 SLICE_1552( .D1(n45), .C1(n10_adj_1974), .B1(\y[5] ), 
    .D0(n46_adj_1766), .C0(n8_adj_1973), .A0(\y[4] ), .F0(n10_adj_1974), 
    .F1(n12_adj_1975));
  SLICE_1554 SLICE_1554( .D1(n44_adj_1800), .C1(n12_adj_1919), 
    .B1(\bar_position6y[6] ), .D0(n45_adj_1799), .C0(n46_adj_1798), 
    .B0(\bar_position6y[4] ), .A0(\bar_position6y[5] ), .F0(n12_adj_1919), 
    .F1(n14_adj_1920));
  SLICE_1556 SLICE_1556( .D1(n42_adj_1802), .C1(n16_adj_1921), 
    .B1(\bar_position6y[8] ), .D0(n43_adj_1801), .C0(n14_adj_1920), 
    .B0(\bar_position6y[7] ), .F0(n16_adj_1921), .F1(n18_adj_1922));
  SLICE_1558 SLICE_1558( .D1(n45_adj_1799), .C1(n10_adj_1925), .B1(\y[5] ), 
    .D0(n46_adj_1798), .C0(n8_adj_1924), .B0(\y[4] ), .F0(n10_adj_1925), 
    .F1(n12_adj_1926));
  SLICE_1560 SLICE_1560( .D1(n44_adj_1796), .C1(n12_adj_1846), 
    .A1(\bar_position10y2[6] ), .D0(n46_adj_1794), .C0(n45_adj_1785), 
    .B0(\bar_position10y2[4] ), .A0(\bar_position10y2[5] ), .F0(n12_adj_1846), 
    .F1(n14_adj_1853));
  SLICE_1562 SLICE_1562( .D1(n42_2), .C1(n16_adj_1805), 
    .B1(\bar_position10y2[8] ), .D0(n43_adj_1773), .C0(n14_adj_1853), 
    .B0(\bar_position10y2[7] ), .F0(n16_adj_1805), .F1(n18_adj_1847));
  SLICE_1564 SLICE_1564( .D1(n45_adj_1785), .C1(n10_adj_1856), .B1(\y[5] ), 
    .D0(n46_adj_1794), .C0(n8_adj_1855), .B0(\y[4] ), .F0(n10_adj_1856), 
    .F1(n12_adj_1857));
  compare_SLICE_1566 \compare.SLICE_1566 ( .D1(\expectedKeyFromPatGen[3] ), 
    .C1(\compare.n6 ), .B1(\expectedKeyFromPatGen[0] ), 
    .A1(\expectedKeyFromPatGen[2] ), .D0(\expectedKeyFromPatGen[4] ), 
    .B0(\expectedKeyFromPatGen[1] ), .F0(\compare.n6 ), .F1(n9));
  compare_SLICE_1568 \compare.SLICE_1568 ( .D1(inputKeys_c_1), 
    .C1(inputKeys_c_0), .B1(\expectedKeyFromPatGen[0] ), 
    .A1(\expectedKeyFromPatGen[1] ), .D0(\expectedKeyFromPatGen[1] ), 
    .C0(\compare.key_previous[1] ), .B0(\expectedKeyFromPatGen[4] ), 
    .A0(\compare.key_previous[4] ), .F0(\compare.n6_adj_1072 ), 
    .F1(\compare.n9_adj_1074 ));
  compare_SLICE_1569 \compare.SLICE_1569 ( .D1(\compare.key_previous[2] ), 
    .C1(\compare.n7 ), .B1(\compare.n6_adj_1072 ), 
    .A1(\expectedKeyFromPatGen[2] ), .D0(\compare.key_previous[0] ), 
    .C0(\compare.key_previous[3] ), .B0(\expectedKeyFromPatGen[0] ), 
    .A0(\expectedKeyFromPatGen[3] ), .F0(\compare.n7 ), .F1(n9_adj_1788));
  compare_SLICE_1570 \compare.SLICE_1570 ( .D1(inputKeys_c_3), 
    .C1(\compare.n8 ), .B1(n9_adj_1788), .A1(\expectedKeyFromPatGen[3] ), 
    .D0(inputKeys_c_4), .C0(inputKeys_c_2), .B0(\expectedKeyFromPatGen[4] ), 
    .A0(\expectedKeyFromPatGen[2] ), .F0(\compare.n8 ), .F1(\compare.n10 ));
  SLICE_1572 SLICE_1572( .DI1(curr_state_1__N_177), .D1(go_to_end), 
    .C1(n9_adj_1790), .B1(\curr_state[1] ), .D0(n7), .C0(inputKeys_c_1), 
    .B0(inputKeys_c_0), .A0(inputKeys_c_2), .LSR(\curr_state[0] ), 
    .CLK(vga_clk), .Q1(\curr_state[1] ), .F0(n9_adj_1790), 
    .F1(curr_state_1__N_177));
  audio_SLICE_1573 \audio.SLICE_1573 ( .D1(inputKeys_c_1), .C1(n7), 
    .B1(inputKeys_c_0), .A1(inputKeys_c_2), .D0(inputKeys_c_3), 
    .C0(inputKeys_c_4), .F0(n7), .F1(\audio.n6618 ));
  audio_SLICE_1574 \audio.SLICE_1574 ( .D0(\audio.n6619 ), .C0(\audio.n13711 ), 
    .B0(\audio.n6616 ), .A0(\audio.n13693 ), .F0(\audio.n24332 ));
  audio_SLICE_1575 \audio.SLICE_1575 ( .D1(inputKeys_c_3), .C1(\audio.n13775 ), 
    .B1(inputKeys_c_2), .A1(inputKeys_c_4), .D0(inputKeys_c_1), 
    .C0(inputKeys_c_0), .F0(\audio.n13775 ), .F1(\audio.n13693 ));
  audio_SLICE_1576 \audio.SLICE_1576 ( .D1(\audio.n9_adj_1040 ), 
    .C1(\audio.n6619 ), .B1(\audio.n6616 ), .A1(\audio.n6615 ), 
    .D0(inputKeys_c_3), .C0(\audio.n13372 ), .B0(inputKeys_c_2), 
    .A0(inputKeys_c_4), .F0(\audio.n6619 ), .F1(\audio.n13709 ));
  audio_SLICE_1578 \audio.SLICE_1578 ( .D0(\audio.n6618 ), .C0(\audio.n14967 ), 
    .B0(\audio.n9_adj_1040 ), .A0(\audio.n9_c ), .F0(\audio.n24349 ));
  audio_SLICE_1580 \audio.SLICE_1580 ( .D1(\audio.n9_adj_1040 ), 
    .C1(\audio.n9_c ), .B1(\audio.n6619 ), .A1(\audio.n6618 ), 
    .D0(\audio.n9_c ), .C0(\audio.n13693 ), .B0(\audio.n6618 ), 
    .A0(\audio.n6619 ), .F0(\audio.n13697 ), .F1(\audio.n24426 ));
  audio_SLICE_1581 \audio.SLICE_1581 ( .D1(\audio.n6 ), .C1(\audio.n9_c ), 
    .B1(\audio.limit_8__N_242 ), .A1(inputKeys_c_2), 
    .D0(\audio.limit_16__N_228 ), .C0(inputKeys_c_1), .B0(inputKeys_c_0), 
    .F0(\audio.n9_c ), .F1(\audio.n13447 ));
  audio_SLICE_1583 \audio.SLICE_1583 ( .D1(\audio.limit_8__N_243 ), 
    .C1(\audio.limit_15__N_230 ), .B1(\audio.limit_8__N_242 ), 
    .A1(inputKeys_c_0), .D0(inputKeys_c_1), .B0(inputKeys_c_0), 
    .F0(\audio.n6 ), .F1(\audio.limit[15] ));
  audio_SLICE_1584 \audio.SLICE_1584 ( .D1(\audio.limit[16] ), 
    .C1(\audio.n9_adj_1041 ), .B1(\audio.n6616 ), .A1(\audio.n6619 ), 
    .D0(\audio.limit_8__N_242 ), .C0(inputKeys_c_1), .B0(inputKeys_c_0), 
    .A0(inputKeys_c_2), .F0(\audio.n9_adj_1041 ), .F1(\audio.n24348 ));
  audio_SLICE_1585 \audio.SLICE_1585 ( .D1(\audio.n9_adj_1041 ), 
    .C1(\audio.n13703 ), .B1(\audio.n6618 ), .A1(\audio.n6619 ), 
    .D0(\audio.n6615 ), .C0(\audio.n9_adj_1040 ), .A0(\audio.limit[16] ), 
    .F0(\audio.n13703 ), .F1(\audio.n24292 ));
  audio_SLICE_1587 \audio.SLICE_1587 ( .D1(inputKeys_c_1), 
    .C1(\audio.limit_16__N_228 ), .A1(inputKeys_c_0), .D0(inputKeys_c_3), 
    .C0(inputKeys_c_2), .A0(inputKeys_c_4), .F0(\audio.limit_16__N_228 ), 
    .F1(\audio.n9_adj_1040 ));
  audio_SLICE_1588 \audio.SLICE_1588 ( .D0(\audio.limit[16] ), 
    .C0(\audio.n6618 ), .B0(\audio.n14967 ), .A0(\audio.n9_adj_1040 ), 
    .F0(\audio.n24350 ));
  audio_SLICE_1591 \audio.SLICE_1591 ( .D1(\audio.cout.sig_008.FeedThruLUT ), 
    .C1(\audio.limit[16] ), .B1(\audio.count[17] ), .A1(\audio.n34 ), 
    .D0(inputKeys_c_0), .C0(\audio.limit_16__N_228 ), .B0(inputKeys_c_1), 
    .F0(\audio.limit[16] ), .F1(\audio.n13_adj_1071 ));
  audio_SLICE_1592 \audio.SLICE_1592 ( .D1(inputKeys_c_4), 
    .C1(\audio.limit_6__N_246 ), .A1(inputKeys_c_3), .D0(inputKeys_c_0), 
    .C0(inputKeys_c_1), .A0(inputKeys_c_2), .F0(\audio.limit_6__N_246 ), 
    .F1(\audio.limit[6] ));
  audio_SLICE_1594 \audio.SLICE_1594 ( .D1(\audio.limit_4__N_248 ), 
    .C1(\audio.n10 ), .B1(inputKeys_c_0), .A1(\audio.count[5] ), 
    .D0(\audio.limit[3] ), .C0(\audio.n8_adj_1064 ), .A0(\audio.count[4] ), 
    .F0(\audio.n10 ), .F1(\audio.n12 ));
  audio_SLICE_1595 \audio.SLICE_1595 ( .D1(\audio.limit[6] ), 
    .C1(\audio.n14_adj_1065 ), .B1(\audio.count[7] ), .D0(\audio.limit[5] ), 
    .C0(\audio.n12 ), .B0(\audio.count[6] ), .F0(\audio.n14_adj_1065 ), 
    .F1(\audio.n16_adj_1043 ));
  audio_SLICE_1596 \audio.SLICE_1596 ( .D1(\audio.limit[5] ), 
    .C1(\audio.n10_adj_1042 ), .B1(\audio.count[5] ), .D0(\audio.count[4] ), 
    .C0(\audio.n8 ), .B0(inputKeys_c_0), .A0(\audio.limit_4__N_248 ), 
    .F0(\audio.n10_adj_1042 ), .F1(\audio.n12_adj_1056 ));
  audio_SLICE_1598 \audio.SLICE_1598 ( .D1(\audio.count[7] ), .C1(\audio.n14 ), 
    .B1(\audio.limit_7__N_245 ), .A1(inputKeys_c_2), .D0(\audio.limit[6] ), 
    .C0(\audio.n12_adj_1056 ), .B0(\audio.count[6] ), .F0(\audio.n14 ), 
    .F1(\audio.n16 ));
  audio_SLICE_1599 \audio.SLICE_1599 ( .D1(\audio.limit[9] ), 
    .C1(\audio.n18_adj_1057 ), .B1(\audio.count[9] ), .D0(\audio.limit[8] ), 
    .C0(\audio.n16 ), .A0(\audio.count[8] ), .F0(\audio.n18_adj_1057 ), 
    .F1(\audio.n20 ));
  audio_SLICE_1600 \audio.SLICE_1600 ( .D1(\audio.limit[8] ), .C1(\audio.n18 ), 
    .B1(\audio.count[9] ), .D0(\audio.limit_7__N_245 ), 
    .C0(\audio.n16_adj_1043 ), .B0(inputKeys_c_2), .A0(\audio.count[8] ), 
    .F0(\audio.n18 ), .F1(\audio.n20_adj_1066 ));
  audio_SLICE_1602 \audio.SLICE_1602 ( .D1(\audio.limit[11] ), 
    .C1(\audio.n22 ), .B1(\audio.count[11] ), .D0(inputKeys_c_3), 
    .C0(\audio.n20 ), .B0(\audio.limit_10__N_239 ), .A0(\audio.count[10] ), 
    .F0(\audio.n22 ), .F1(\audio.n24_adj_1058 ));
  audio_SLICE_1604 \audio.SLICE_1604 ( .D1(\audio.limit_10__N_239 ), 
    .C1(\audio.n22_adj_1044 ), .B1(\audio.count[11] ), .A1(inputKeys_c_3), 
    .D0(\audio.limit[9] ), .C0(\audio.n20_adj_1066 ), .A0(\audio.count[10] ), 
    .F0(\audio.n22_adj_1044 ), .F1(\audio.n24 ));
  audio_SLICE_1605 \audio.SLICE_1605 ( .D1(\audio.limit[12] ), 
    .C1(\audio.n26_adj_1067 ), .B1(\audio.count[13] ), .D0(\audio.limit[11] ), 
    .C0(\audio.n24 ), .B0(\audio.count[12] ), .F0(\audio.n26_adj_1067 ), 
    .F1(\audio.n28 ));
  audio_SLICE_1606 \audio.SLICE_1606 ( .D1(\audio.limit[14] ), 
    .C1(\audio.n30 ), .B1(\audio.count[15] ), .D0(\audio.count[14] ), 
    .C0(\audio.n28 ), .B0(\audio.limit_13__N_234 ), .A0(inputKeys_c_0), 
    .F0(\audio.n30 ), .F1(\audio.n32_adj_1068 ));
  audio_SLICE_1608 \audio.SLICE_1608 ( .D1(\audio.count[13] ), 
    .C1(\audio.n26 ), .B1(\audio.limit_13__N_234 ), .A1(inputKeys_c_0), 
    .D0(\audio.limit[12] ), .C0(\audio.n24_adj_1058 ), .B0(\audio.count[12] ), 
    .F0(\audio.n26 ), .F1(\audio.n28_adj_1045 ));
  audio_SLICE_1609 \audio.SLICE_1609 ( .D1(\audio.limit[15] ), 
    .C1(\audio.n30_adj_1059 ), .B1(\audio.count[15] ), .D0(\audio.limit[14] ), 
    .C0(\audio.n28_adj_1045 ), .B0(\audio.count[14] ), 
    .F0(\audio.n30_adj_1059 ), .F1(\audio.n32 ));
  audio_SLICE_1611 \audio.SLICE_1611 ( .D1(\audio.limit_2__N_251 ), 
    .C1(inputKeys_c_0), .B1(inputKeys_c_1), .A1(inputKeys_c_4), 
    .D0(\audio.limit_16__N_228 ), .C0(\audio.n6619 ), .B0(inputKeys_c_0), 
    .A0(inputKeys_c_1), .F0(\audio.n13853 ), .F1(\audio.limit[5] ));
  audio_SLICE_1612 \audio.SLICE_1612 ( .D1(inputKeys_c_0), 
    .C1(\audio.limit_1__N_252 ), .D0(inputKeys_c_1), .C0(inputKeys_c_2), 
    .B0(inputKeys_c_3), .A0(inputKeys_c_4), .F0(\audio.limit_1__N_252 ), 
    .F1(\audio.limit[1] ));
  audio_SLICE_1614 \audio.SLICE_1614 ( .D1(\audio.limit[1] ), 
    .C1(\audio.limit[0] ), .B1(\audio.count[0] ), .A1(\audio.count[1] ), 
    .D0(\audio.limit_0__N_254 ), .C0(\audio.limit_0__N_253 ), 
    .B0(inputKeys_c_3), .A0(inputKeys_c_0), .F0(\audio.limit[0] ), 
    .F1(\audio.n4_adj_1054 ));
  audio_SLICE_1616 \audio.SLICE_1616 ( .D1(\audio.limit[3] ), 
    .C1(\audio.n6_adj_1055 ), .B1(\audio.count[3] ), .D0(\audio.limit[2] ), 
    .C0(\audio.n4_adj_1054 ), .B0(\audio.count[2] ), .F0(\audio.n6_adj_1055 ), 
    .F1(\audio.n8 ));
  audio_SLICE_1617 \audio.SLICE_1617 ( .D1(inputKeys_c_1), 
    .C1(\audio.limit_2__N_251 ), .B1(inputKeys_c_4), .A1(inputKeys_c_0), 
    .D0(inputKeys_c_3), .C0(inputKeys_c_2), .F0(\audio.limit_2__N_251 ), 
    .F1(\audio.limit[2] ));
  audio_SLICE_1619 \audio.SLICE_1619 ( .D1(inputKeys_c_0), .C1(inputKeys_c_2), 
    .D0(\audio.limit_9__N_240 ), .C0(inputKeys_c_3), .B0(inputKeys_c_1), 
    .A0(inputKeys_c_4), .F0(\audio.limit[9] ), .F1(\audio.limit_9__N_240 ));
  audio_SLICE_1621 \audio.SLICE_1621 ( .D1(inputKeys_c_3), 
    .C1(\audio.limit_12__N_235 ), .B1(\audio.limit_9__N_240 ), 
    .A1(inputKeys_c_1), .D0(inputKeys_c_2), .C0(inputKeys_c_0), 
    .A0(inputKeys_c_4), .F0(\audio.limit_12__N_235 ), .F1(\audio.limit[12] ));
  audio_SLICE_1624 \audio.SLICE_1624 ( .D1(\audio.n227 ), 
    .C1(\audio.audioTone_c_N_889 ), .B1(n9_adj_1790), .A1(\audio.count[17] ), 
    .D0(\audio.limit[16] ), .C0(\audio.n32 ), .A0(\audio.count[16] ), 
    .F0(\audio.audioTone_c_N_889 ), .F1(\audio.audioTone_c_N_890 ));
  audio_SLICE_1626 \audio.SLICE_1626 ( .D1(\audio.limit_2__N_251 ), 
    .C1(\audio.limit_11__N_237 ), .B1(inputKeys_c_1), .A1(inputKeys_c_0), 
    .D0(inputKeys_c_3), .C0(inputKeys_c_2), .B0(inputKeys_c_4), 
    .F0(\audio.limit_11__N_237 ), .F1(\audio.limit[11] ));
  audio_SLICE_1628 \audio.SLICE_1628 ( .D1(\audio.n13_adj_1071 ), 
    .C1(\audio.n8_adj_1060 ), .B1(n7), .A1(inputKeys_c_0), .D0(inputKeys_c_1), 
    .B0(inputKeys_c_2), .F0(\audio.n8_adj_1060 ), 
    .F1(\audio.audioTone_c_N_891 ));
  audio_SLICE_1630 \audio.SLICE_1630 ( .D1(\audio.limit_14__N_233 ), 
    .C1(\audio.limit_8__N_243 ), .B1(inputKeys_c_0), .A1(inputKeys_c_4), 
    .D0(inputKeys_c_1), .C0(inputKeys_c_2), .F0(\audio.limit_8__N_243 ), 
    .F1(\audio.limit[14] ));
  audio_SLICE_1631 \audio.SLICE_1631 ( .D0(inputKeys_c_1), .C0(inputKeys_c_3), 
    .A0(inputKeys_c_2), .F0(\audio.limit_14__N_233 ));
  audio_SLICE_1633 \audio.SLICE_1633 ( .D1(\audio.limit_8__N_243 ), 
    .C1(\audio.limit_8__N_241 ), .B1(\audio.limit_6__N_246 ), 
    .A1(\audio.limit_8__N_242 ), .D0(inputKeys_c_3), .C0(inputKeys_c_0), 
    .A0(inputKeys_c_4), .F0(\audio.limit_8__N_241 ), .F1(\audio.limit[8] ));
  audio_SLICE_1636 \audio.SLICE_1636 ( .D1(\audio.limit[2] ), 
    .C1(\audio.n6_adj_1063 ), .B1(\audio.count[3] ), .D0(\audio.limit[0] ), 
    .C0(\audio.limit[1] ), .B0(\audio.count[2] ), .A0(\audio.count[1] ), 
    .F0(\audio.n6_adj_1063 ), .F1(\audio.n8_adj_1064 ));
  vga1_SLICE_1644 \vga1.SLICE_1644 ( .D1(\vga1.n8_adj_1037 ), .C1(n4_adj_1982), 
    .B1(n136), .A1(\y[5] ), .D0(\y[5] ), .B0(\y[6] ), .F0(vsyncout_c_N_882), 
    .F1(zero_rgb_0__N_126));
  vga1_SLICE_1645 \vga1.SLICE_1645 ( .D1(\y[8] ), .C1(\vga1.vsyncout_c_N_881 ), 
    .B1(\y[7] ), .A1(vsyncout_c_N_882), .D0(\vga1.n1 ), .C0(\vga1.n15531 ), 
    .B0(\vga1.ypos[31] ), .A0(n10), .F0(\vga1.vsyncout_c_N_881 ), 
    .F1(vsyncout_c));
  vga1_SLICE_1647 \vga1.SLICE_1647 ( .D1(\y[4] ), .C1(\y[1] ), .D0(\y[1] ), 
    .C0(\y[4] ), .B0(\y[3] ), .A0(\y[2] ), .F0(n10), .F1(\vga1.n6789 ));
  vga1_SLICE_1648 \vga1.SLICE_1648 ( .D1(\vga1.ypos[25] ), 
    .C1(\vga1.ypos[15] ), .B1(\vga1.ypos[29] ), .A1(\y[8] ), 
    .D0(\vga1.ypos[15] ), .C0(\vga1.ypos[25] ), .A0(\vga1.ypos[29] ), 
    .F0(\vga1.n28407 ), .F1(\vga1.n7 ));
  vga1_SLICE_1649 \vga1.SLICE_1649 ( .D1(\vga1.n28407 ), .C1(\vga1.n13134 ), 
    .B1(\vga1.ypos[9] ), .D0(\vga1.n29 ), .C0(\vga1.n32 ), .B0(\vga1.n30 ), 
    .A0(\vga1.n31 ), .F0(\vga1.n13134 ), .F1(\vga1.n1 ));
  vga1_SLICE_1650 \vga1.SLICE_1650 ( .D1(\vga1.ypos[18] ), .C1(\vga1.n28 ), 
    .B1(\vga1.ypos[30] ), .D0(\vga1.ypos[10] ), .C0(\vga1.ypos[16] ), 
    .B0(\vga1.ypos[22] ), .A0(\vga1.ypos[13] ), .F0(\vga1.n28 ), 
    .F1(\vga1.n32 ));
  vga1_SLICE_1652 \vga1.SLICE_1652 ( .D0(\vga1.ypos[21] ), 
    .C0(\vga1.ypos[24] ), .B0(\vga1.ypos[28] ), .A0(\vga1.ypos[20] ), 
    .F0(\vga1.n30 ));
  vga1_SLICE_1654 \vga1.SLICE_1654 ( .D1(\vga1.n1 ), .C1(\vga1.n4_c ), 
    .B1(n21), .A1(n14069), .D0(\y[0] ), .C0(\y[4] ), .B0(\y[1] ), 
    .F0(\vga1.n4_c ), .F1(\vga1.n39_c ));
  vga1_SLICE_1656 \vga1.SLICE_1656 ( .D0(\vga1.xpos[21] ), 
    .C0(\vga1.xpos[20] ), .F0(\vga1.n24 ));
  vga1_SLICE_1657 \vga1.SLICE_1657 ( .D1(\vga1.n24 ), .C1(\vga1.n34 ), 
    .B1(\vga1.xpos[19] ), .A1(\vga1.xpos[13] ), .D0(\vga1.xpos[11] ), 
    .C0(\vga1.xpos[15] ), .B0(\vga1.xpos[30] ), .A0(\vga1.xpos[23] ), 
    .F0(\vga1.n34 ), .F1(\vga1.n38 ));
  vga1_SLICE_1658 \vga1.SLICE_1658 ( .D1(\vga1.xpos[12] ), .C1(\vga1.n22 ), 
    .B1(\vga1.xpos[24] ), .A1(\vga1.xpos[25] ), .D0(\vga1.xpos[22] ), 
    .C0(\vga1.xpos[27] ), .F0(\vga1.n22 ), .F1(\vga1.n37 ));
  vga1_SLICE_1660 \vga1.SLICE_1660 ( .D0(\vga1.xpos[16] ), 
    .C0(\vga1.xpos[26] ), .B0(\vga1.xpos[28] ), .A0(\vga1.xpos[29] ), 
    .F0(\vga1.n36 ));
  vga1_SLICE_1661 \vga1.SLICE_1661 ( .D1(\vga1.xpos[31] ), .C1(\vga1.n47 ), 
    .D0(\vga1.n35 ), .C0(\vga1.n38 ), .B0(\vga1.n36 ), .A0(\vga1.n37 ), 
    .F0(\vga1.n47 ), .F1(\vga1.n17435 ));
  vga1_SLICE_1663 \vga1.SLICE_1663 ( .D1(\vga1.n17435 ), .C1(\vga1.n12_c ), 
    .B1(n7031), .A1(\x[8] ), .D0(\x[6] ), .C0(n6794), .B0(\x[5] ), .A0(\x[7] ), 
    .F0(\vga1.n12_c ), .F1(\vga1.ypos_9__N_1003 ));
  SLICE_1666 SLICE_1666( .D1(n49_adj_1816), .C1(n10_adj_1872), 
    .B1(\bar_position11y2[5] ), .D0(n51_adj_1829), .C0(n50_adj_1827), 
    .B0(\bar_position11y2[3] ), .A0(\bar_position11y2[4] ), .F0(n10_adj_1872), 
    .F1(n12_adj_1873));
  SLICE_1668 SLICE_1668( .D1(n44_adj_1797), .C1(n12_adj_1887), 
    .B1(\bar_position6y2[6] ), .D0(\bar_position6y2[4] ), 
    .C0(\bar_position6y2[5] ), .B0(n46_adj_1793), .A0(n45_adj_1795), 
    .F0(n12_adj_1887), .F1(n14_adj_1888));
  SLICE_1670 SLICE_1670( .D1(\bar_position6y2[8] ), .C1(n16_adj_1889), 
    .B1(n42_adj_1804), .D0(n43_adj_1836), .C0(n14_adj_1888), 
    .B0(\bar_position6y2[7] ), .F0(n16_adj_1889), .F1(n18_adj_1890));
  SLICE_1672 SLICE_1672( .D1(n49_adj_1816), .C1(n10_adj_1879), .B1(\y[5] ), 
    .D0(n50_adj_1827), .C0(n8_adj_1878), .B0(\y[4] ), .F0(n10_adj_1879), 
    .F1(n12_adj_1880));
  SLICE_1674 SLICE_1674( .D1(n47_adj_1820), .C1(n14_adj_1881), .B1(\y[7] ), 
    .D0(n48_adj_1823), .C0(n12_adj_1880), .B0(\y[6] ), .F0(n14_adj_1881), 
    .F1(n16_adj_1882));
  gen1_game1_SLICE_1676 \gen1.game1.SLICE_1676 ( .D1(\gen1.game1.n1069 ), 
    .C1(\gen1.game1.n676 ), .B1(\gen1.game1.n15483 ), .A1(\gen1.game1.bar2_2 ), 
    .D0(\gen1.game1.n649 ), .C0(\gen1.game1.n402 ), .B0(\gen1.game1.n15381 ), 
    .A0(\gen1.game1.bar12 ), .F0(\gen1.game1.n676 ), .F1(\gen1.game1.n1096 ));
  decoder_SLICE_1681 \decoder.SLICE_1681 ( .D1(\decoder_value[3] ), 
    .C1(\decoder_value[2] ), .B1(\decoder_value[5] ), .A1(\decoder_value[4] ), 
    .D0(\decoder_value[2] ), .C0(\decoder_value[3] ), .B0(\decoder_value[4] ), 
    .A0(\decoder_value[5] ), .F0(\decoder.lowBCDtoPatternGen_2__N_51 ), 
    .F1(\decoder.n31172 ));
  audio_SLICE_1682 \audio.SLICE_1682 ( .D1(inputKeys_c_3), .C1(inputKeys_c_1), 
    .B1(inputKeys_c_4), .A1(inputKeys_c_2), .D0(inputKeys_c_1), 
    .C0(inputKeys_c_3), .B0(inputKeys_c_2), .A0(inputKeys_c_4), 
    .F0(\audio.limit_4__N_248 ), .F1(\audio.limit_13__N_234 ));
  gen1_SLICE_1688 \gen1.SLICE_1688 ( .D1(\y[1] ), .C1(\y[3] ), .B1(\y[2] ), 
    .D0(\y[3] ), .C0(\y[1] ), .A0(\y[2] ), .F0(\gen1.n15549 ), 
    .F1(\gen1.n29891 ));
  gen1_zero1_SLICE_1691 \gen1.zero1.SLICE_1691 ( .D1(\y[3] ), .C1(\y[1] ), 
    .B1(\y[2] ), .D0(\y[1] ), .C0(\y[3] ), .A0(\y[2] ), .F0(\gen1.zero1.n109 ), 
    .F1(n29866));
  gen1_game1_SLICE_1704 \gen1.game1.SLICE_1704 ( .D1(\gen1.game1.n15383 ), 
    .C1(\gen1.game1.bar3 ), .B1(n757), .A1(game_start), .D0(\gen1.game1.bar3 ), 
    .C0(n757), .B0(game_start), .F0(\gen1.game1.bar_position3y_2__N_421 ), 
    .F1(\gen1.game1.bar_position3y_2__N_422 ));
  gen1_game1_SLICE_1706 \gen1.game1.SLICE_1706 ( .D1(\gen1.game1.n15401 ), 
    .C1(\gen1.game1.bar4 ), .B1(n757), .A1(game_start), .D0(\gen1.game1.bar4 ), 
    .C0(n757), .B0(game_start), .F0(\gen1.game1.bar_position4y_2__N_445 ), 
    .F1(\gen1.game1.bar_position4y_2__N_446 ));
  gen1_game1_SLICE_1708 \gen1.game1.SLICE_1708 ( .D1(\gen1.game1.n15449 ), 
    .C1(n757), .B1(\gen1.game1.bar7 ), .A1(game_start), .D0(game_start), 
    .C0(\gen1.game1.bar7 ), .B0(n757), 
    .F0(\gen1.game1.bar_position7y_2__N_493 ), 
    .F1(\gen1.game1.bar_position7y_2__N_494 ));
  gen1_game1_SLICE_1710 \gen1.game1.SLICE_1710 ( .D1(\gen1.game1.n15349 ), 
    .C1(\gen1.game1.bar9 ), .B1(n757), .A1(game_start), .D0(\gen1.game1.bar9 ), 
    .C0(n757), .B0(game_start), .F0(\gen1.game1.bar_position9y_2__N_541 ), 
    .F1(\gen1.game1.bar_position9y_2__N_542 ));
  gen1_game1_SLICE_1712 \gen1.game1.SLICE_1712 ( 
    .DI1(\gen1.game1.bar9_2_N_1014 ), .D1(\gen1.game1.n28476 ), 
    .C1(\gen1.game1.n14879 ), .B1(\gen1.game1.bar9_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar9_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar9_2 ), 
    .F0(\gen1.game1.bar_position9y2_2__N_517 ), 
    .F1(\gen1.game1.bar9_2_N_1014 ));
  gen1_game1_SLICE_1713 \gen1.game1.SLICE_1713 ( .D0(\gen1.game1.bar9_2 ), 
    .C0(\gen1.game1.n14879 ), .B0(game_start), .A0(n757), 
    .F0(\gen1.game1.bar_position9y2_2__N_518 ));
  gen1_game1_SLICE_1714 \gen1.game1.SLICE_1714 ( .D1(\gen1.game1.n15385 ), 
    .C1(\gen1.game1.bar10 ), .B1(n757), .A1(game_start), 
    .D0(\gen1.game1.bar10 ), .C0(n757), .B0(game_start), 
    .F0(\gen1.game1.bar_position10y_2__N_565 ), 
    .F1(\gen1.game1.bar_position10y_2__N_566 ));
  gen1_game1_SLICE_1716 \gen1.game1.SLICE_1716 ( .D1(\gen1.game1.n15377 ), 
    .C1(\gen1.game1.bar11 ), .B1(n757), .A1(game_start), 
    .D0(\gen1.game1.bar11 ), .C0(n757), .B0(game_start), 
    .F0(\gen1.game1.bar_position11y_2__N_589 ), 
    .F1(\gen1.game1.bar_position11y_2__N_590 ));
  gen1_game1_SLICE_1718 \gen1.game1.SLICE_1718 ( 
    .DI1(\gen1.game1.bar14_N_1019 ), .D1(\gen1.game1.n6363 ), 
    .C1(\gen1.game1.n15389 ), .B1(\gen1.game1.bar14 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar14 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar14 ), 
    .F0(\gen1.game1.bar_position14y_2__N_661 ), .F1(\gen1.game1.bar14_N_1019 ));
  gen1_game1_SLICE_1719 \gen1.game1.SLICE_1719 ( .D0(n757), 
    .C0(\gen1.game1.n15389 ), .B0(game_start), .A0(\gen1.game1.bar14 ), 
    .F0(\gen1.game1.bar_position14y_2__N_662 ));
  gen1_game1_SLICE_1720 \gen1.game1.SLICE_1720 ( .D1(\gen1.game1.n15381 ), 
    .C1(\gen1.game1.bar12 ), .B1(n757), .A1(game_start), 
    .D0(\gen1.game1.bar12 ), .C0(n757), .B0(game_start), 
    .F0(\gen1.game1.bar_position12y_2__N_613 ), 
    .F1(\gen1.game1.bar_position12y_2__N_614 ));
  gen1_game1_SLICE_1722 \gen1.game1.SLICE_1722 ( .D1(game_start), 
    .C1(\gen1.game1.bar13 ), .B1(n757), .A1(\gen1.game1.n15387 ), 
    .D0(\gen1.game1.bar13 ), .C0(n757), .A0(game_start), 
    .F0(\gen1.game1.bar_position13y_2__N_637 ), 
    .F1(\gen1.game1.bar_position13y_2__N_638 ));
  gen1_game1_SLICE_1724 \gen1.game1.SLICE_1724 ( 
    .DI1(\gen1.game1.bar11_2_N_1022 ), .D1(\gen1.game1.n31000 ), 
    .C1(\gen1.game1.n15585 ), .B1(\gen1.game1.bar11_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar11_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar11_2 ), 
    .F0(\gen1.game1.bar_position11y2_2__N_829 ), 
    .F1(\gen1.game1.bar11_2_N_1022 ));
  gen1_game1_SLICE_1725 \gen1.game1.SLICE_1725 ( .D0(n757), 
    .C0(\gen1.game1.n15585 ), .B0(game_start), .A0(\gen1.game1.bar11_2 ), 
    .F0(\gen1.game1.bar_position11y2_2__N_830 ));
  gen1_game1_SLICE_1726 \gen1.game1.SLICE_1726 ( 
    .DI1(\gen1.game1.bar3_2_N_1024 ), .D1(\gen1.game1.n28469 ), 
    .C1(\gen1.game1.n15487 ), .B1(\gen1.game1.bar3_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar3_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar3_2 ), 
    .F0(\gen1.game1.bar_position3y2_2__N_757 ), 
    .F1(\gen1.game1.bar3_2_N_1024 ));
  gen1_game1_SLICE_1727 \gen1.game1.SLICE_1727 ( .D0(n757), 
    .C0(\gen1.game1.n15487 ), .B0(game_start), .A0(\gen1.game1.bar3_2 ), 
    .F0(\gen1.game1.bar_position3y2_2__N_758 ));
  gen1_game1_SLICE_1728 \gen1.game1.SLICE_1728 ( 
    .DI1(\gen1.game1.bar14_2_N_1026 ), .D1(\gen1.game1.n30992 ), 
    .C1(\gen1.game1.n15577 ), .B1(\gen1.game1.bar14_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar14_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar14_2 ), 
    .F0(\gen1.game1.bar_position14y2_2__N_805 ), 
    .F1(\gen1.game1.bar14_2_N_1026 ));
  gen1_game1_SLICE_1729 \gen1.game1.SLICE_1729 ( .D0(n757), 
    .C0(\gen1.game1.n15577 ), .B0(game_start), .A0(\gen1.game1.bar14_2 ), 
    .F0(\gen1.game1.bar_position14y2_2__N_806 ));
  gen1_game1_SLICE_1730 \gen1.game1.SLICE_1730 ( 
    .DI1(\gen1.game1.bar2_2_N_1025 ), .D1(\gen1.game1.n15483 ), 
    .C1(\gen1.game1.n13295 ), .B1(\gen1.game1.bar2_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar2_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar2_2 ), 
    .F0(\gen1.game1.bar_position2y2_2__N_781 ), 
    .F1(\gen1.game1.bar2_2_N_1025 ));
  gen1_game1_SLICE_1731 \gen1.game1.SLICE_1731 ( .D0(n757), 
    .C0(\gen1.game1.n15483 ), .B0(game_start), .A0(\gen1.game1.bar2_2 ), 
    .F0(\gen1.game1.bar_position2y2_2__N_782 ));
  gen1_game1_SLICE_1732 \gen1.game1.SLICE_1732 ( 
    .DI1(\gen1.game1.bar10_2_N_1027 ), .D1(\gen1.game1.n31014 ), 
    .C1(\gen1.game1.n15557 ), .B1(\gen1.game1.bar10_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar10_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar10_2 ), 
    .F0(\gen1.game1.bar_position10y2_2__N_853 ), 
    .F1(\gen1.game1.bar10_2_N_1027 ));
  gen1_game1_SLICE_1733 \gen1.game1.SLICE_1733 ( .D0(n757), 
    .C0(\gen1.game1.n15557 ), .B0(game_start), .A0(\gen1.game1.bar10_2 ), 
    .F0(\gen1.game1.bar_position10y2_2__N_854 ));
  gen1_game1_SLICE_1734 \gen1.game1.SLICE_1734 ( 
    .DI1(\gen1.game1.bar6_2_N_1021 ), .D1(\gen1.game1.n24672 ), 
    .C1(\gen1.game1.n15831 ), .B1(\gen1.game1.bar6_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar6_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar6_2 ), 
    .F0(\gen1.game1.bar_position6y2_2__N_709 ), 
    .F1(\gen1.game1.bar6_2_N_1021 ));
  gen1_game1_SLICE_1735 \gen1.game1.SLICE_1735 ( .D0(\gen1.game1.bar6_2 ), 
    .C0(\gen1.game1.n15831 ), .B0(game_start), .A0(n757), 
    .F0(\gen1.game1.bar_position6y2_2__N_710 ));
  gen1_game1_SLICE_1736 \gen1.game1.SLICE_1736 ( 
    .DI1(\gen1.game1.bar1_2_N_1020 ), .D1(\gen1.game1.n24674 ), 
    .C1(\gen1.game1.n15709 ), .B1(\gen1.game1.bar1_2 ), 
    .A1(\gen1.game1.counter_0__N_349 ), .D0(n757), .C0(\gen1.game1.bar1_2 ), 
    .B0(game_start), .CLK(vga_clk), .Q1(\gen1.game1.bar1_2 ), 
    .F0(\gen1.game1.bar_position1y2_2__N_685 ), 
    .F1(\gen1.game1.bar1_2_N_1020 ));
  gen1_game1_SLICE_1737 \gen1.game1.SLICE_1737 ( .D0(n757), 
    .C0(\gen1.game1.n15709 ), .B0(game_start), .A0(\gen1.game1.bar1_2 ), 
    .F0(\gen1.game1.bar_position1y2_2__N_686 ));
  gen1_game1_SLICE_1738 \gen1.game1.SLICE_1738 ( .D1(\gen1.game1.n15417 ), 
    .C1(\gen1.game1.bar6 ), .B1(n757), .A1(game_start), .D0(\gen1.game1.bar6 ), 
    .C0(n757), .B0(game_start), .F0(\gen1.game1.bar_position6y_2__N_469 ), 
    .F1(\gen1.game1.bar_position6y_2__N_470 ));
  gen1_game1_SLICE_1740 \gen1.game1.SLICE_1740 ( .D1(\gen1.game1.n15611 ), 
    .C1(\gen1.game1.bar2 ), .B1(n757), .A1(game_start), .D0(\gen1.game1.bar2 ), 
    .C0(n757), .B0(game_start), .F0(\gen1.game1.bar_position2y_2__N_397 ), 
    .F1(\gen1.game1.bar_position2y_2__N_398 ));
  audio_SLICE_1742 \audio.SLICE_1742 ( .D1(inputKeys_c_0), .C1(inputKeys_c_3), 
    .B1(inputKeys_c_4), .D0(inputKeys_c_1), .C0(inputKeys_c_0), 
    .B0(inputKeys_c_3), .A0(inputKeys_c_4), .F0(\audio.limit_7__N_245 ), 
    .F1(\audio.n19_adj_1062 ));
  audio_SLICE_1744 \audio.SLICE_1744 ( .D1(inputKeys_c_2), .C1(inputKeys_c_1), 
    .A1(inputKeys_c_4), .D0(inputKeys_c_1), .C0(inputKeys_c_0), 
    .B0(inputKeys_c_4), .A0(inputKeys_c_2), .F0(\audio.limit_10__N_239 ), 
    .F1(\audio.limit_0__N_254 ));
  audio_cout_008_SLICE_1746 \audio.cout.008.SLICE_1746 ( .D0(\audio.cout ), 
    .F0(\audio.cout.sig_008.FeedThruLUT ));
  vga1_SLICE_1748 \vga1.SLICE_1748 ( .D0(\vga1.ypos[27] ), 
    .C0(\vga1.ypos[19] ), .B0(\vga1.ypos[17] ), .A0(\vga1.ypos[11] ), 
    .F0(\vga1.n29 ));
  vga1_SLICE_1749 \vga1.SLICE_1749 ( .D0(\vga1.ypos[23] ), 
    .C0(\vga1.ypos[26] ), .B0(\vga1.ypos[12] ), .A0(\vga1.ypos[14] ), 
    .F0(\vga1.n31 ));
  gen1_game1_SLICE_1750 \gen1.game1.SLICE_1750 ( .D0(\gen1.game1.n29627 ), 
    .C0(\gen1.game1.n14_adj_1518 ), .B0(\gen1.game1.n12_adj_1519 ), 
    .A0(\gen1.game1.n29625 ), .F0(\gen1.game1.n24704 ));
  gen1_game1_SLICE_1753 \gen1.game1.SLICE_1753 ( .D0(\gen1.game1.counter[29] ), 
    .C0(\gen1.game1.counter[16] ), .B0(\gen1.game1.counter[20] ), 
    .A0(\gen1.game1.counter[28] ), .F0(\gen1.game1.n31 ));
  gen1_game1_SLICE_1759 \gen1.game1.SLICE_1759 ( .D0(\gen1.game1.n28709 ), 
    .C0(\gen1.game1.n6382 ), .B0(\gen1.game1.bar1_2 ), 
    .F0(\gen1.game1.n24674 ));
  gen1_game1_SLICE_1760 \gen1.game1.SLICE_1760 ( .D0(\gen1.game1.n7287 ), 
    .C0(\gen1.game1.n6_adj_1486 ), .B0(\gen1.game1.n30998 ), 
    .A0(\gen1.game1.n7268 ), .F0(\gen1.game1.n30996 ));
  gen1_game1_SLICE_1765 \gen1.game1.SLICE_1765 ( 
    .D0(\gen1.game1.n42_adj_1543[5] ), .C0(\gen1.game1.n16_adj_1356 ), 
    .B0(\y[8] ), .F0(\gen1.game1.n18_adj_1359 ));
  audio_SLICE_1767 \audio.SLICE_1767 ( .D0(\audio.count[12] ), 
    .F0(\audio.n1[12] ));
  audio_SLICE_1769 \audio.SLICE_1769 ( .D1(\audio.count[11] ), 
    .D0(\audio.count[9] ), .F0(\audio.n1[9] ), .F1(\audio.n1[11] ));
  gen1_game1_SLICE_1775 \gen1.game1.SLICE_1775 ( .D0(\gen1.game1.n2383 ), 
    .C0(\gen1.game1.n6_adj_1526 ), .B0(\gen1.game1.n2330 ), 
    .A0(\gen1.game1.n2593 ), .F0(\gen1.game1.n28404 ));
  gen1_SLICE_1776 \gen1.SLICE_1776 ( .D1(n726), .C1(\curr_state[1] ), 
    .B1(\curr_state[0] ), .D0(\curr_state[1] ), .C0(\curr_state[0] ), 
    .F0(\gen1.state_screen_0__N_122 ), .F1(decoder_value_1__N_79));
  gen1_SLICE_1777 \gen1.SLICE_1777 ( .D1(\gen1.n186[1] ), .C1(\gen1.n179[1] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n186[0] ), .C0(\gen1.n179[0] ), 
    .A0(\gen1.n271 ), .F0(\gen1.state_screen_0__N_120 ), 
    .F1(\gen1.state_screen_1__N_116 ));
  gen1_game1_SLICE_1779 \gen1.game1.SLICE_1779 ( .D0(\bar_position6y[2] ), 
    .C0(\bar_position6y[4] ), .B0(\bar_position6y[3] ), 
    .A0(\bar_position6y[8] ), .F0(\gen1.game1.n6_adj_1483 ));
  gen1_game1_SLICE_1780 \gen1.game1.SLICE_1780 ( .D0(\gen1.game1.n15385 ), 
    .C0(\gen1.game1.n533 ), .B0(\gen1.game1.bar10 ), .F0(\gen1.game1.n30875 ));
  gen1_game1_SLICE_1781 \gen1.game1.SLICE_1781 ( .D0(\bar_position10y[3] ), 
    .C0(\bar_position10y[2] ), .B0(\bar_position10y[4] ), 
    .A0(\bar_position10y[8] ), .F0(\gen1.game1.n6_adj_1516 ));
  gen1_game1_SLICE_1796 \gen1.game1.SLICE_1796 ( .C0(\gen1.game1.n375 ), 
    .B0(\gen1.game1.bar7 ), .F0(\gen1.game1.n14743 ));
  gen1_game1_SLICE_1798 \gen1.game1.SLICE_1798 ( .D0(\gen1.game1.bar2_2 ), 
    .C0(\gen1.game1.n1069 ), .F0(\gen1.game1.n15247 ));
  audio_SLICE_1820 \audio.SLICE_1820 ( .D0(\audio.n6615 ), .C0(\audio.n13447 ), 
    .A0(\audio.n9_adj_1040 ), .F0(\audio.n13691 ));
  gen1_game1_SLICE_1822 \gen1.game1.SLICE_1822 ( .C0(\gen1.game1.n479 ), 
    .A0(\gen1.game1.bar9 ), .F0(\gen1.game1.n14769 ));
  gen1_game1_SLICE_1824 \gen1.game1.SLICE_1824 ( .D0(\gen1.game1.n229 ), 
    .B0(\gen1.game1.bar3 ), .F0(\gen1.game1.n15053 ));
  gen1_SLICE_1831 \gen1.SLICE_1831 ( .DI1(\gen1.one_rgb_3__N_128 ), 
    .D1(n15891), .C1(\gen1.n5_adj_1606 ), .B1(\gen1.n28694 ), 
    .A1(\gen1.n16_c ), .D0(\gen1.one_rgb[3] ), .C0(\highBCDtoPatternGen[1] ), 
    .B0(\gen1.three_rgb[3] ), .LSR(one_rgb_0__N_130), .CLK(vga_clk), 
    .Q1(\gen1.one_rgb[3] ), .F0(\gen1.n1561[3] ), .F1(\gen1.one_rgb_3__N_128 ));
  gen1_SLICE_1836 \gen1.SLICE_1836 ( .DI1(\gen1.six_rgb_3__N_144 ), 
    .D1(\gen1.n4_adj_1624 ), .C1(n15869), .B1(\gen1.n15647 ), 
    .A1(\gen1.n15847 ), .D0(\gen1.six_rgb[3] ), .C0(\gen1.two_rgb[3] ), 
    .A0(\highBCDtoPatternGen[2] ), .LSR(six_rgb_0__N_146), .CLK(vga_clk), 
    .Q1(\gen1.six_rgb[3] ), .F0(\gen1.n1572[3] ), .F1(\gen1.six_rgb_3__N_144 ));
  gen1_SLICE_1837 \gen1.SLICE_1837 ( .D1(\gen1.four_rgb[3] ), 
    .C1(\gen1.five_rgb[3] ), .B1(\highBCDtoPatternGen[0] ), 
    .D0(\gen1.five_rgb[1] ), .C0(\gen1.four_rgb[3] ), 
    .A0(\highBCDtoPatternGen[0] ), .F0(\gen1.n1583[1] ), .F1(\gen1.n1583[3] ));
  audio_SLICE_1838 \audio.SLICE_1838 ( .D1(\audio.n13699 ), 
    .C1(\audio.limit[16] ), .B1(\audio.n6619 ), .D0(\audio.n13449 ), 
    .C0(\audio.n13693 ), .B0(\audio.limit[16] ), .A0(\audio.n6619 ), 
    .F0(\audio.n13705 ), .F1(\audio.n13701 ));
  SLICE_1848 SLICE_1848( .F0(VCC_net));
  gen1_SLICE_1849 \gen1.SLICE_1849 ( .D1(\gen1.four_rgb[0] ), 
    .C1(\gen1.five_rgb[4] ), .B1(\highBCDtoPatternGen[0] ), 
    .D0(\gen1.five_rgb[2] ), .C0(\gen1.four_rgb[0] ), 
    .A0(\highBCDtoPatternGen[0] ), .F0(\gen1.n1583[2] ), .F1(\gen1.n1583[4] ));
  gen1_SLICE_1852 \gen1.SLICE_1852 ( .D1(\highBCDtoPatternGen[1] ), 
    .C1(\gen1.one_rgb[5] ), .B1(\gen1.three_rgb[5] ), .D0(\gen1.one_rgb[0] ), 
    .C0(\gen1.three_rgb[0] ), .A0(\highBCDtoPatternGen[1] ), 
    .F0(\gen1.n1561[4] ), .F1(\gen1.n1561[5] ));
  gen1_SLICE_1853 \gen1.SLICE_1853 ( .DI1(four_rgb_5__N_139), 
    .D1(four_rgb_0__N_142), .C1(n28571), .D0(\gen1.five_rgb[5] ), 
    .C0(\gen1.four_rgb[5] ), .B0(\highBCDtoPatternGen[0] ), .CLK(vga_clk), 
    .Q1(\gen1.four_rgb[5] ), .F0(\gen1.n1583[5] ), .F1(four_rgb_5__N_139));
  gen1_SLICE_1854 \gen1.SLICE_1854 ( .D1(\gen1.six_rgb[5] ), 
    .C1(\gen1.four_rgb[5] ), .B1(n24656), .D0(\highBCDtoPatternGen[2] ), 
    .C0(\gen1.six_rgb[5] ), .B0(\gen1.two_rgb[5] ), .F0(\gen1.n1572[5] ), 
    .F1(\gen1.n1499[5] ));
  gen1_SLICE_1856 \gen1.SLICE_1856 ( .D1(\gen1.n14_adj_1596 ), .C1(\x[1] ), 
    .A1(\x[2] ), .D0(\x[1] ), .B0(\x[2] ), .F0(\gen1.n29832 ), 
    .F1(\gen1.n11_adj_1649 ));
  gen1_SLICE_1858 \gen1.SLICE_1858 ( .D1(\gen1.n264[0] ), .C1(\gen1.n257[0] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n164[0] ), .C0(\gen1.n271 ), 
    .A0(\gen1.n157[0] ), .F0(\gen1.state_screen_0__N_121 ), .F1(\gen1.n30844 ));
  gen1_SLICE_1861 \gen1.SLICE_1861 ( .D1(\gen1.n164[4] ), .C1(\gen1.n271 ), 
    .B1(\gen1.n157[4] ), .D0(\gen1.n264[3] ), .C0(\gen1.n257[3] ), 
    .B0(\gen1.n271 ), .F0(\gen1.n30802 ), .F1(\gen1.state_screen_4__N_105 ));
  gen1_SLICE_1866 \gen1.SLICE_1866 ( .D1(\gen1.n264[4] ), .C1(\gen1.n257[4] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n186[4] ), .C0(\gen1.n179[4] ), 
    .A0(\gen1.n271 ), .F0(\gen1.state_screen_4__N_104 ), .F1(\gen1.n30838 ));
  gen1_SLICE_1869 \gen1.SLICE_1869 ( .D1(\gen1.n186[5] ), .C1(\gen1.n179[5] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n164[5] ), .C0(\gen1.n157[5] ), 
    .A0(\gen1.n271 ), .F0(\gen1.state_screen_5__N_101 ), 
    .F1(\gen1.state_screen_5__N_100 ));
  gen1_SLICE_1871 \gen1.SLICE_1871 ( .D1(\gen1.n164[1] ), .C1(\gen1.n157[1] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n257[5] ), .C0(\gen1.n264[5] ), 
    .A0(\gen1.n271 ), .F0(\gen1.n30847 ), .F1(\gen1.state_screen_1__N_117 ));
  gen1_SLICE_1875 \gen1.SLICE_1875 ( .D1(\gen1.n264[2] ), .C1(\gen1.n271 ), 
    .B1(\gen1.n257[2] ), .D0(\gen1.n186[2] ), .C0(\gen1.n179[2] ), 
    .B0(\gen1.n271 ), .F0(\gen1.state_screen_2__N_112 ), .F1(\gen1.n30841 ));
  gen1_SLICE_1878 \gen1.SLICE_1878 ( .D1(\gen1.n164[3] ), .C1(\gen1.n157[3] ), 
    .B1(\gen1.n271 ), .D0(\gen1.n264[1] ), .C0(\gen1.n257[1] ), 
    .A0(\gen1.n271 ), .F0(\gen1.n30757 ), .F1(\gen1.state_screen_3__N_109 ));
  gen1_three1_SLICE_1889 \gen1.three1.SLICE_1889 ( .D1(\x[4] ), .C1(\y[2] ), 
    .D0(\gen1.three1.n30942 ), .C0(\gen1.three1.n30944 ), .B0(\y[2] ), 
    .A0(\gen1.n4_adj_1664 ), .F0(\gen1.three1.n239 ), .F1(n34567));
  gen1_seven1_SLICE_1894 \gen1.seven1.SLICE_1894 ( 
    .D0(\gen1.seven1.n11_adj_1551 ), .C0(\gen1.seven1.n84 ), .B0(\y[6] ), 
    .A0(\gen1.seven1.n10 ), .F0(seven_rgb_0__N_150));
  gen1_one1_SLICE_1895 \gen1.one1.SLICE_1895 ( .DI1(\one_rgb_0__N_130$n5 ), 
    .D1(\gen1.one1.n11 ), .C1(\gen1.one1.n29662 ), .B1(\gen1.one1.n194 ), 
    .A1(\gen1.one1.n9 ), .D0(n5), .C0(\x[5] ), .B0(\x[2] ), .A0(\x[1] ), 
    .CLK(vga_clk), .Q1(\gen1.one_rgb[0] ), .F0(\gen1.one1.n29662 ), 
    .F1(\one_rgb_0__N_130$n5 ));
  gen1_game1_SLICE_1900 \gen1.game1.SLICE_1900 ( 
    .D0(\gen1.game1.n42_adj_1537[5] ), .C0(\gen1.game1.n16_adj_1168 ), 
    .B0(\y[8] ), .F0(\gen1.game1.n18_adj_1170 ));
  gen1_game1_SLICE_1901 \gen1.game1.SLICE_1901 ( .D1(n757), 
    .C1(\gen1.game1.n15505 ), .B1(\gen1.game1.bar4_2 ), .A1(game_start), 
    .D0(\gen1.game1.halfnote2 ), .C0(n757), .B0(game_start), 
    .F0(\gen1.game1.halfnotey2_2__N_877 ), 
    .F1(\gen1.game1.bar_position4y2_2__N_734 ));
  gen1_game1_SLICE_1902 \gen1.game1.SLICE_1902 ( 
    .D0(\gen1.game1.n42_adj_1544[5] ), .C0(\gen1.game1.n16_adj_1285 ), 
    .B0(\y[8] ), .F0(\gen1.game1.n18_adj_1289 ));
  gen1_game1_SLICE_1903 \gen1.game1.SLICE_1903 ( .D0(\y[1] ), .C0(\y[0] ), 
    .F0(\gen1.n20_adj_1598 ));
  gen1_game1_SLICE_1905 \gen1.game1.SLICE_1905 ( .D1(\gen1.game1.counter[6] ), 
    .B1(\gen1.game1.counter[10] ), .D0(\gen1.game1.counter[11] ), 
    .C0(\gen1.game1.counter[10] ), .A0(\gen1.game1.counter[6] ), 
    .F0(\gen1.game1.n7284 ), .F1(\gen1.game1.n6838 ));
  gen1_game1_SLICE_1911 \gen1.game1.SLICE_1911 ( 
    .D0(\gen1.game1.bar_position1y[2] ), .C0(\gen1.game1.bar_position1y[3] ), 
    .B0(\gen1.game1.bar_position1y[4] ), .F0(\gen1.game1.n24626 ));
  gen1_game1_SLICE_1912 \gen1.game1.SLICE_1912 ( .D0(\gen1.game1.bar11 ), 
    .C0(\gen1.game1.n603 ), .F0(\gen1.game1.n15567 ));
  gen1_game1_SLICE_1914 \gen1.game1.SLICE_1914 ( .D0(\halfnotey2[4] ), 
    .C0(\halfnotey2[3] ), .B0(\halfnotey2[2] ), .F0(\gen1.game1.n24595 ));
  gen1_game1_SLICE_1917 \gen1.game1.SLICE_1917 ( .D0(\gen1.game1.bar13 ), 
    .C0(\gen1.game1.n697 ), .F0(\gen1.game1.n15555 ));
  audio_SLICE_1950 \audio.SLICE_1950 ( .DI1(\audio.audioTone_c_N_889$n9 ), 
    .D1(\audio.n32 ), .C1(\audio.limit[16] ), .B1(\audio.count[16] ), 
    .C0(\audio.count[16] ), .CE(\audio.audioTone_c_N_890 ), 
    .LSR(\audio.audioTone_c_N_891 ), .CLK(vga_clk), .Q1(audioTone_c), 
    .F0(\audio.n1[16] ), .F1(\audio.audioTone_c_N_889$n9 ));
  audio_SLICE_1954 \audio.SLICE_1954 ( .D1(\audio.count[4] ), 
    .D0(\audio.count[1] ), .F0(\audio.n1[1] ), .F1(\audio.n1[4] ));
  audio_SLICE_1955 \audio.SLICE_1955 ( .D1(\audio.count[6] ), 
    .D0(\audio.count[0] ), .F0(\audio.n1[0] ), .F1(\audio.n1[6] ));
  audio_SLICE_1956 \audio.SLICE_1956 ( .D0(\audio.count[3] ), 
    .F0(\audio.n1[3] ));
  audio_SLICE_1957 \audio.SLICE_1957 ( .D1(\audio.count[5] ), 
    .D0(\audio.count[2] ), .F0(\audio.n1[2] ), .F1(\audio.n1[5] ));
  audio_SLICE_1960 \audio.SLICE_1960 ( .D1(\audio.count[13] ), 
    .D0(\audio.count[7] ), .F0(\audio.n1[7] ), .F1(\audio.n1[13] ));
  audio_SLICE_1962 \audio.SLICE_1962 ( .D0(\audio.count[8] ), 
    .F0(\audio.n1[8] ));
  audio_SLICE_1964 \audio.SLICE_1964 ( .D0(\audio.count[10] ), 
    .F0(\audio.n1[10] ));
  audio_SLICE_1968 \audio.SLICE_1968 ( .D1(\audio.count[14] ), 
    .D0(\audio.count[15] ), .F0(\audio.n1[15] ), .F1(\audio.n1[14] ));
  vga1_SLICE_1973 \vga1.SLICE_1973 ( .D0(\vga1.xpos[10] ), 
    .C0(\vga1.xpos[14] ), .B0(\vga1.xpos[18] ), .A0(\vga1.xpos[17] ), 
    .F0(\vga1.n35 ));
  gen1_rom1_mux_44 \gen1.rom1.mux_44 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n186[3] ), .RDATA3(\gen1.n186[2] ));
  gen1_rom1_mux_42 \gen1.rom1.mux_42 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n164[5] ), .RDATA3(\gen1.n164[4] ));
  gen1_rom1_mux_41 \gen1.rom1.mux_41 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n164[3] ), .RDATA3(\gen1.n164[2] ));
  gen1_rom1_mux_39 \gen1.rom1.mux_39 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n179[5] ), .RDATA3(\gen1.n179[4] ));
  gen1_rom1_mux_38 \gen1.rom1.mux_38 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n179[3] ), .RDATA3(\gen1.n179[2] ));
  gen1_rom1_mux_36 \gen1.rom1.mux_36 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n157[5] ), .RDATA3(\gen1.n157[4] ));
  gen1_rom1_mux_35 \gen1.rom1.mux_35 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n157[3] ), .RDATA3(\gen1.n157[2] ));
  gen1_rom1_mux_34 \gen1.rom1.mux_34 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n157[1] ), .RDATA3(\gen1.n157[0] ));
  gen1_rom1_mux_43 \gen1.rom1.mux_43 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n186[1] ), .RDATA3(\gen1.n186[0] ));
  gen1_rom1_mux_40 \gen1.rom1.mux_40 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n164[1] ), .RDATA3(\gen1.n164[0] ));
  gen1_rom1_mux_37 \gen1.rom1.mux_37 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n179[1] ), .RDATA3(\gen1.n179[0] ));
  gen1_rom1_mux_45 \gen1.rom1.mux_45 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), .RADDR5(\x[8] ), 
    .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), .RADDR1(\x[4] ), 
    .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.n186[5] ), .RDATA3(\gen1.n186[4] ));
  gen1_five1_x_1__I_0_2 \gen1.five1.x_1__I_0_2 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\y[2] ), 
    .RADDR5(\y[1] ), .RADDR4(\x[5] ), .RADDR3(\x[4] ), .RADDR2(\x[3] ), 
    .RADDR1(\x[2] ), .RADDR0(\x[1] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.five_rgb[5] ), 
    .RDATA3(\gen1.five_rgb[4] ));
  gen1_five1_x_1__I_0_3 \gen1.five1.x_1__I_0_3 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\y[2] ), 
    .RADDR5(\y[1] ), .RADDR4(\x[5] ), .RADDR3(\x[4] ), .RADDR2(\x[3] ), 
    .RADDR1(\x[2] ), .RADDR0(\x[1] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.five_rgb[3] ), 
    .RDATA3(\gen1.five_rgb[2] ));
  gen1_five1_x_1__I_0 \gen1.five1.x_1__I_0 ( .RADDR10(\y[6] ), .RADDR9(\y[5] ), 
    .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\y[2] ), .RADDR5(\y[1] ), 
    .RADDR4(\x[5] ), .RADDR3(\x[4] ), .RADDR2(\x[3] ), .RADDR1(\x[2] ), 
    .RADDR0(\x[1] ), .RCLKE(VCC_net), .RCLK(vga_clk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA11(\gen1.five_rgb[1] ), .RDATA3(\gen1.five_rgb[0] ));
  gen1_end_screen1_mux_69 \gen1.end_screen1.mux_69 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n264[5] ), 
    .RDATA3(\gen1.n264[4] ));
  gen1_end_screen1_mux_68 \gen1.end_screen1.mux_68 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n264[3] ), 
    .RDATA3(\gen1.n264[2] ));
  gen1_end_screen1_mux_66 \gen1.end_screen1.mux_66 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n242[5] ), 
    .RDATA3(\gen1.n242[4] ));
  gen1_end_screen1_mux_65 \gen1.end_screen1.mux_65 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n242[3] ), 
    .RDATA3(\gen1.n242[2] ));
  gen1_end_screen1_mux_63 \gen1.end_screen1.mux_63 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n257[5] ), 
    .RDATA3(\gen1.n257[4] ));
  gen1_end_screen1_mux_62 \gen1.end_screen1.mux_62 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n257[3] ), 
    .RDATA3(\gen1.n257[2] ));
  gen1_end_screen1_mux_60 \gen1.end_screen1.mux_60 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n235[5] ), 
    .RDATA3(\gen1.n235[4] ));
  gen1_end_screen1_mux_59 \gen1.end_screen1.mux_59 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n235[3] ), 
    .RDATA3(\gen1.n235[2] ));
  gen1_end_screen1_mux_58 \gen1.end_screen1.mux_58 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n235[1] ), 
    .RDATA3(\gen1.n235[0] ));
  gen1_end_screen1_mux_67 \gen1.end_screen1.mux_67 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n264[1] ), 
    .RDATA3(\gen1.n264[0] ));
  gen1_end_screen1_mux_64 \gen1.end_screen1.mux_64 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n242[1] ), 
    .RDATA3(\gen1.n242[0] ));
  gen1_end_screen1_mux_61 \gen1.end_screen1.mux_61 ( .RADDR10(\y[6] ), 
    .RADDR9(\y[5] ), .RADDR8(\y[4] ), .RADDR7(\y[3] ), .RADDR6(\x[9] ), 
    .RADDR5(\x[8] ), .RADDR4(\x[7] ), .RADDR3(\x[6] ), .RADDR2(\x[5] ), 
    .RADDR1(\x[4] ), .RADDR0(\x[3] ), .RCLKE(VCC_net), .RCLK(vga_clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .RDATA11(\gen1.n257[1] ), 
    .RDATA3(\gen1.n257[0] ));
  decoder_lowBCDtoPatternGen_0__I_0 \decoder.lowBCDtoPatternGen_0__I_0 ( 
    .A5(\decoder_value[5] ), .A4(\decoder_value[4] ), .A3(\decoder_value[3] ), 
    .A2(\decoder_value[2] ), .A1(\decoder_value[1] ), 
    .A0(\lowBCDtoPatternGen[0] ), .B3(VCC_net), .B2(VCC_net), .B0(VCC_net), 
    .O9(\highBCDtoPatternGen[2] ), .O8(\highBCDtoPatternGen[1] ), 
    .O7(\highBCDtoPatternGen[0] ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clkin_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(clkout_c), .OUTGLOBAL(vga_clk));
  inputKeys_0_ \inputKeys[0]_I ( .PADDI(inputKeys_c_0), 
    .inputKeys0(inputKeys[0]));
  inputKeys_1_ \inputKeys[1]_I ( .PADDI(inputKeys_c_1), 
    .inputKeys1(inputKeys[1]));
  inputKeys_2_ \inputKeys[2]_I ( .PADDI(inputKeys_c_2), 
    .inputKeys2(inputKeys[2]));
  inputKeys_3_ \inputKeys[3]_I ( .PADDI(inputKeys_c_3), 
    .inputKeys3(inputKeys[3]));
  inputKeys_4_ \inputKeys[4]_I ( .PADDI(inputKeys_c_4), 
    .inputKeys4(inputKeys[4]));
  clkin clkin_I( .PADDI(clkin_c), .clkin(clkin));
  audioTone audioTone_I( .PADDO(audioTone_c), .audioTone(audioTone));
  clkout clkout_I( .PADDO(clkout_c), .clkout(clkout));
  rgb_out_0_ \rgb_out[0]_I ( .PADDO(rgb_out_c_0), .rgbout0(rgb_out[0]));
  rgb_out_1_ \rgb_out[1]_I ( .PADDO(rgb_out_c_1), .rgbout1(rgb_out[1]));
  rgb_out_2_ \rgb_out[2]_I ( .PADDO(rgb_out_c_2), .rgbout2(rgb_out[2]));
  rgb_out_3_ \rgb_out[3]_I ( .PADDO(rgb_out_c_3), .rgbout3(rgb_out[3]));
  rgb_out_4_ \rgb_out[4]_I ( .PADDO(rgb_out_c_4), .rgbout4(rgb_out[4]));
  rgb_out_5_ \rgb_out[5]_I ( .PADDO(rgb_out_c_5), .rgbout5(rgb_out[5]));
  vsyncout vsyncout_I( .PADDO(vsyncout_c), .vsyncout(vsyncout));
  hsyncout hsyncout_I( .PADDO(hsyncout_c), .hsyncout(hsyncout));
endmodule

module gen1_game1_SLICE_0 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_967_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module gen1_game1_SLICE_1 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3570_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gen1_game1_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3570_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y_9__I_87 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y_9__I_86 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3570_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y_9__I_89 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y_9__I_88 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3570_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y_9__I_91 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y_9__I_90 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_5 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3570_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position3y_9__I_92 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gen1_game1_SLICE_6 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3581_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position11y2_9__I_211 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_7 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3582_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_8 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3571_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3582_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y2_9__I_178 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y2_9__I_177 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3582_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y2_9__I_180 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y2_9__I_179 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3582_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y2_9__I_182 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y2_9__I_181 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3571_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y_9__I_94 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y_9__I_93 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3571_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y_9__I_96 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y_9__I_95 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_14 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3582_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position4y2_9__I_183 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_15 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3583_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3571_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position4y_9__I_98 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position4y_9__I_97 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_17 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3571_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position4y_9__I_99 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3583_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y2_9__I_185 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y2_9__I_184 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_19 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3572_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3583_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y2_9__I_187 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y2_9__I_186 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3583_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position3y2_9__I_189 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position3y2_9__I_188 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_22 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_959_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3572_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y_9__I_101 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y_9__I_100 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3583_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position3y2_9__I_190 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_25 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3584_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_963_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3572_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y_9__I_103 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y_9__I_102 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3584_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y2_9__I_192 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y2_9__I_191 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_29 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_964_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_30 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_964_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_31 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_964_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3572_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y_9__I_105 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y_9__I_104 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3584_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y2_9__I_194 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y2_9__I_193 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_34 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3572_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position6y_9__I_106 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3584_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y2_9__I_196 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y2_9__I_195 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_36 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3584_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position2y2_9__I_197 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_37 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3573_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position7y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_38 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3585_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3585_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y2_9__I_199 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y2_9__I_198 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3573_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position7y_9__I_108 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position7y_9__I_107 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3585_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y2_9__I_201 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y2_9__I_200 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3585_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y2_9__I_203 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y2_9__I_202 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3573_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position7y_9__I_110 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position7y_9__I_109 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_44 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_964_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_959_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_964_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_959_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3573_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position7y_9__I_112 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position7y_9__I_111 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_965_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_50 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_970_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_51 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3573_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position7y_9__I_113 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_52 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_965_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_53 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_970_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_54 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_970_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_55 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_965_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_56 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_967_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_57 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3585_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position14y2_9__I_204 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_58 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_956_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_970_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_60 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3574_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3574_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y2_9__I_115 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y2_9__I_114 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_62 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_965_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_63 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_967_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_64 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_969_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_65 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_969_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_970_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_67 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3574_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y2_9__I_117 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y2_9__I_116 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_68 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3586_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3574_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y2_9__I_119 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y2_9__I_118 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_70 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3586_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y2_9__I_213 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y2_9__I_212 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3586_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y2_9__I_215 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y2_9__I_214 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_72 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3574_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position9y2_9__I_120 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3586_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y2_9__I_217 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y2_9__I_216 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_74 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_965_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_75 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_957_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_76 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3575_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_77 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3586_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position10y2_9__I_218 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_78 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_966_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_79 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_957_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_80 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3587_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/halfnotey2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_81 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_966_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_82 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_957_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_83 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3575_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y_9__I_122 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y_9__I_121 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_84 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3587_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/halfnotey2_9__I_220 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/halfnotey2_9__I_219 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_85 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3587_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/halfnotey2_9__I_222 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/halfnotey2_9__I_221 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_86 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_966_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_87 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_957_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_88 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3575_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y_9__I_124 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y_9__I_123 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_89 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3587_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/halfnotey2_9__I_224 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/halfnotey2_9__I_223 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_90 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_966_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_91 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_952_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_92 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_967_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_93 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_966_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_94 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3575_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position9y_9__I_126 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position9y_9__I_125 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_95 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3575_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position9y_9__I_127 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_96 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3587_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/halfnotey2_9__I_225 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_972_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_98 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3588_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_99 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_972_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_100 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_952_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_101 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_967_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_102 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3576_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_103 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3588_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y_9__I_73 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y_9__I_72 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_104 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_952_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_105 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3588_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y_9__I_75 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y_9__I_74 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_106 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3576_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y_9__I_129 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y_9__I_128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_107 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_972_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_108 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_956_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_952_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_110 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3576_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y_9__I_131 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y_9__I_130 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_111 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3588_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y_9__I_77 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y_9__I_76 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_112 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3576_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position10y_9__I_133 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position10y_9__I_132 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_113 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3588_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position1y_9__I_78 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_114 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3576_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position10y_9__I_134 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_115 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3569_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_116 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3577_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_117 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3569_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y_9__I_80 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y_9__I_79 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_118 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3577_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y_9__I_136 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y_9__I_135 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_119 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3577_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y_9__I_138 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y_9__I_137 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_120 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_972_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_121 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3569_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y_9__I_82 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y_9__I_81 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_122 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3569_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position2y_9__I_84 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position2y_9__I_83 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_123 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3569_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position2y_9__I_85 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_124 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_125 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3577_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y_9__I_140 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y_9__I_139 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_126 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position1y2_1145_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_127 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3577_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position11y_9__I_141 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_128 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position1y2_1145_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y2_9__I_164 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y2_9__I_163 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_129 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position1y2_1145_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y2_9__I_166 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y2_9__I_165 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_130 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_131 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_132 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3578_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position12y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_133 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3578_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position12y_9__I_143 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position12y_9__I_142 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_134 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_958_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_135 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_958_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_136 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_46 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_137 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3578_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position12y_9__I_145 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position12y_9__I_144 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_138 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_958_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_139 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_958_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_140 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3578_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position12y_9__I_147 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position12y_9__I_146 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_141 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_958_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_142 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_962_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_143 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_48 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_144 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3578_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position12y_9__I_148 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_145 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position1y2_1145_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position1y2_9__I_168 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position1y2_9__I_167 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_146 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_953_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_147 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position1y2_1145_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position1y2_9__I_169 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_148 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_953_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_149 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3579_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position13y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_150 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_971_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_151 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_953_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_152 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_153 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3579_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position13y_9__I_150 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position13y_9__I_149 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_154 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_971_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_155 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_953_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_156 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_953_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_157 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_971_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_158 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_956_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_159 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_969_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_160 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_968_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_161 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3579_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position13y_9__I_152 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position13y_9__I_151 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_162 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_971_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_163 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_956_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_164 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_968_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_165 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_52 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_51 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_166 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position6y2_1147_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_167 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position6y2_1147_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y2_9__I_171 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y2_9__I_170 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_168 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_54 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_53 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_169 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3579_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position13y_9__I_154 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position13y_9__I_153 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_170 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_962_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_171 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3579_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position13y_9__I_155 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_172 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_962_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_173 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_962_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_174 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position6y2_1147_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y2_9__I_173 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y2_9__I_172 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_175 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_56 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_55 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_176 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3580_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_177 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_962_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_178 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_961_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_179 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_968_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_180 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3580_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y_9__I_157 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y_9__I_156 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_181 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_973_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_182 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_961_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_183 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_968_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_184 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_973_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_185 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_961_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_186 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_968_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_187 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position6y2_1147_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position6y2_9__I_175 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position6y2_9__I_174 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_188 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_58 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_57 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_189 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3580_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y_9__I_159 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y_9__I_158 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_190 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_973_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_191 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_973_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_192 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_961_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_193 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_955_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_194 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3580_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position14y_9__I_161 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position14y_9__I_160 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_195 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_963_add_2_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_196 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_960_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_197 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_955_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_198 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_969_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_199 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_960_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_200 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/bar_position6y2_1147_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position6y2_9__I_176 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_201 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_60 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_59 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_202 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3580_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/bar_position14y_9__I_162 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_203 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_963_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_204 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_960_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_205 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_963_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_206 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_960_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_207 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_955_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_208 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3581_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y2_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_209 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_963_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_210 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_959_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_211 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_955_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_212 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gen1/game1/sub_955_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_213 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_62 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_61 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_214 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_64 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_63 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_215 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3581_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y2_9__I_206 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y2_9__I_205 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_216 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_66 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_65 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_217 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_68 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_67 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_218 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/counter_31__I_70 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/counter_31__I_69 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_219 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3581_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y2_9__I_208 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y2_9__I_207 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_220 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/add_3581_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar_position11y2_9__I_210 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \gen1/game1/bar_position11y2_9__I_209 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_221 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \gen1/game1/counter_1121_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/game1/counter_31__I_71 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_game1_SLICE_222 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_956_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_223 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gen1/game1/sub_969_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module compare_SLICE_224 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \compare/counter_1116_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module compare_SLICE_225 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \compare/counter_1116_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module compare_SLICE_226 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \compare/counter_1116_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module compare_SLICE_227 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \compare/counter_1116_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \compare/lowBCDtoPatternGen_0__I_18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_228 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_229 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_230 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_231 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_232 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_233 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_32 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_234 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_35 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_235 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_37 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_36 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_236 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_18 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_237 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \audio/count_17__I_39 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_38 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_238 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \audio/count_1118_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \audio/count_17__I_40 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module audio_SLICE_239 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_240 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_241 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_242 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_243 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_244 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_245 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \audio/add_2994_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_246 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \audio/add_2994_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_247 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_248 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_12 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_249 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_14 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_250 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_16 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_251 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/y_8__I_17 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_252 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_226 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_253 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_228 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_227 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_254 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_230 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_229 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_255 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_232 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_231 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_256 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_234 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_233 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_257 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_236 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_235 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_258 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_238 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_237 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_259 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_240 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_239 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_260 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_242 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_241 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_261 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_244 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_243 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_262 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_246 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_245 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_263 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_247 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_264 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_265 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_266 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_267 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/x_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_268 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga1/xpos_1114_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga1/x_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_269 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_248 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_270 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_250 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_249 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_271 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_252 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_251 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_272 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_254 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_253 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_273 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_256 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_255 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_274 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_258 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_257 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_275 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_260 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_259 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_276 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_262 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_261 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_277 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_264 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_263 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_278 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_266 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_265 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_279 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_268 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_267 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga1_SLICE_280 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga1/ypos_1113_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga1/y_8__I_270 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga1/y_8__I_269 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_281 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \vga1/i10866_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \vga1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/go_to_end_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/curr_state_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xDF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 SLICE_282_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/curr_state_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40003 SLICE_283_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/zero1/zero_rgb_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_284 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \gen1/i4567_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20005 \gen1/zero1/zero_rgb_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x222A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20005 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_285 ( input DI1, DI0, D1, C1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 i7045_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 i7051_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/seven1/seven_rgb_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/zero1/zero_rgb_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_286_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 SLICE_286_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/seven1/seven_rgb_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/two1/two_rgb_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_287 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40010 \gen1/i1_4_lut_adj_653 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20005 \gen1/two1/two_rgb_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input DI0, D0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40007 \vga1/i1_2_lut_adj_290 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/two1/two_rgb_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gen1_three1_SLICE_289 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40011 \gen1.three1.SLICE_289_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/three1/three_rgb_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input DI0, D0, C0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40012 i7046_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/six1/six_rgb_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input DI0, D0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40013 i7050_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/one1/one_rgb_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_301 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 i7043_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \gen1.nine1.SLICE_301_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/nine1/nine_rgb_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/nine1/nine_rgb_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFF37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_302 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \gen1/i29018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20005 \gen1/nine1/nine_rgb_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_314 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \gen1/game1/i6648_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \gen1/game1/i6649_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar12_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar13_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x46CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x6ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_316 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \gen1/game1/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \gen1/game1/i6647_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar10_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar11_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x4C6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x6ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_317 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40021 \gen1.game1.i480_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/expectedKeyFromPatGen_0__I_0_2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x7F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_319 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \gen1/game1/i6629_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \gen1/game1/i6645_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar7_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar9_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x4C6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x7CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_322 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \gen1/game1/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \gen1/game1/i6643_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar4_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar6_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x35F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_323 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \gen1.game1.i465_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/expectedKeyFromPatGen_1__I_0_2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x3AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_326 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \gen1/game1/i6640_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \gen1/game1/i6641_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar3_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gen1_game1_SLICE_329 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40026 \gen1.game1.i381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/expectedKeyFromPatGen_4__I_0_2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x2EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40027 i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/bar1_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x7FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 SLICE_335_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_335_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gen1/end_screen1/i57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/end_screen1/i49 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_337 ( input DI1, DI0, D1, C1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \vga1/i28913_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 SLICE_337_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/eight1/eight_rgb_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gen1/eight1/eight_rgb_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_338 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40030 \gen1/i1_4_lut_adj_667 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20005 \gen1/eight1/eight_rgb_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input DI1, DI0, D1, D0, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 SLICE_341_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 i7042_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \compare/expectedKeyFromPatGen_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \compare/is_new_key_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_343 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 SLICE_343_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_343_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \compare/expectedKeyFromPatGen_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \compare/expectedKeyFromPatGen_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_345 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 SLICE_345_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_345_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \compare/expectedKeyFromPatGen_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \compare/expectedKeyFromPatGen_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gen1_zero1_SLICE_348 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \gen1.i12737_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \gen1/zero1/equal_105_i17_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \gen1.i10_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \gen1.i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \gen1/i6664_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \gen1/i2_4_lut_adj_641 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \gen1.i12534_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \gen1/zero1/i1_2_lut_3_lut_adj_637 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \gen1.i2_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \gen1/zero1/equal_143_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \gen1/zero1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \gen1.i13755_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x8AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \gen1/game1/i861_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 LessThan_857_i18_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x71F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xE8D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_360 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga1/i1445_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \gen1/four1/i1_4_lut_adj_314 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x80AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_361 ( input D0, C0, B0, A0, output F0 );

  lut40049 \gen1/four1/i28189_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x888C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_362 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \audio/i13834_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \audio/i12624_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_363 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \audio/i12105_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \audio/i1_2_lut_3_lut_4_lut_adj_306 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_364 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40054 \audio/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \audio/i1_2_lut_adj_303 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x20C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_365 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \audio/inputKeys_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \audio/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \audio/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \audio/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \vga1/i1_4_lut_adj_278 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \vga1/i1_4_lut_adj_277 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \vga1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \vga1/i16147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \gen1/n33434_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \gen1/n4650_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 \gen1/n4625_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \gen1/n33428_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \gen1/n33416_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \gen1/n4650_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \gen1/n4650_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \gen1.i6663_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 \gen1/n4625_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \gen1/n33410_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_376 ( input D0, C0, B0, A0, output F0 );

  lut40074 \gen1/n4638_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \gen1/ones_digit_rgb_5__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \gen1/n33356_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40075 \gen1/ones_digit_rgb_4__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \gen1/mux_896_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40078 \gen1/n4638_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/mux_877_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40078 \gen1/n4638_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \gen1/mux_877_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 \gen1/ones_digit_rgb_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \gen1/mux_896_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 \gen1/n4625_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \gen1/n33422_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_383 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga1/rgb_out_c_3_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \gen1/rgb1_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_384 ( input D0, C0, B0, A0, output F0 );

  lut40083 \gen1/n4625_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_385 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga1/rgb_out_c_2_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \gen1/rgb1_2__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40084 \gen1/state_screen_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27814_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \gen1/n227_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27783_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_389 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga1/rgb_out_c_1_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \gen1/rgb1_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \gen1/n227_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27738_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \gen1/mux_70_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \gen1/state_screen_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \gen1/n227_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27822_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40088 \gen1/state_screen_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27741_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 \gen1/n4625_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \gen1/n33404_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_395 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \vga1/rgb_out_c_0_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \gen1/rgb1_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_396 ( input D0, C0, B0, A0, output F0 );

  lut40090 \gen1/n4625_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_397 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga1/rgb_out_c_5_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \gen1/rgb1_5__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \gen1/n227_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27828_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \gen1/mux_70_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \gen1/state_screen_5__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \gen1/n227_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27819_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \gen1/mux_70_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \gen1/state_screen_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_402 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \gen1/lowBCDtoPatternGen[0]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \gen1/mux_872_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 \gen1/n227_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/i27825_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \gen1/mux_70_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \gen1/state_screen_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_407 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \vga1/rgb_out_c_4_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \gen1/rgb1_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \gen1/i1_4_lut_adj_646 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \gen1/i2_4_lut_adj_645 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \gen1/i2_4_lut_adj_652 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \gen1/i1_4_lut_adj_651 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_411 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \gen1/zero1/equal_166_i15_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \gen1/zero1/equal_150_i14_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40101 \gen1/i2_4_lut_adj_661 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_413 ( input D0, C0, B0, A0, output F0 );

  lut40102 \gen1/i1_4_lut_adj_664 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_414 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \gen1/i14074_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \gen1/i2_4_lut_adj_662 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_416 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \gen1/i27088_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \gen1/i12172_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \gen1/i14257_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \gen1/four1/i12793_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_418 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40108 \gen1/i1_3_lut_adj_666 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \gen1/i1_4_lut_adj_670 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \gen1/four1/i1_2_lut_3_lut_4_lut_adj_323 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_420 ( input D0, C0, B0, A0, output F0 );

  lut40110 \gen1/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_421 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \gen1/four1/equal_90_i16_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \gen1/zero1/equal_26_i20_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \gen1/i1_4_lut_adj_683 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \gen1/zero1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xECEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_424 ( input D0, C0, B0, A0, output F0 );

  lut40114 \gen1/i1_4_lut_adj_689 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \gen1/i1_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \gen1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \gen1/zero1/i1_4_lut_adj_634 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \gen1/zero1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 \gen1/zero1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \gen1/zero1/i28131_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xA020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_429 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40121 \gen1/zero1/i205_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \gen1/three1/i1_2_lut_adj_627 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \gen1/zero1/i28271_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \gen1/zero1/i28270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x5073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x444F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \gen1/zero1/i1_4_lut_adj_633 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \gen1/zero1/i210_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_433 ( input D0, C0, B0, A0, output F0 );

  lut40127 \vga1/i1_4_lut_adj_292 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_434 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \gen1.zero1.equal_166_i20_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \gen1/zero1/equal_85_i17_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40130 \gen1/zero1/i14160_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \gen1/four1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_436 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40132 \gen1/two1/i1_4_lut_adj_628 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \gen1/two1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x0203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \gen1/two1/i28170_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \gen1/two1/i28167_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xD5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \gen1/two1/i28118_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \gen1/two1/i28120_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x0C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40138 \gen1/three1/i226_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \gen1/three1/i227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFD31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_443 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \gen1/three1/i12598_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gen1/three1/i28105_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xCD05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40142 \gen1/three1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \gen1/three1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 \gen1/three1/i1_4_lut_adj_626 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \gen1/nine1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40146 \gen1/six1/i132_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \gen1/six1/i28098_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_449 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40148 \gen1/six1/i28161_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \gen1/six1/i12300_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xBF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40150 \gen1/six1/i28191_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \gen1/six1/i12784_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_451 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \gen1/nine1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \gen1/nine1/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_452 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40154 \gen1/seven1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/four1/i12264_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \gen1/seven1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \gen1/seven1/i123_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFF31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x1A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_454 ( input D0, C0, B0, A0, output F0 );

  lut40158 \gen1/seven1/i125_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_455 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \gen1.seven1.i28187_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \gen1/seven1/i127_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x7088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \gen1/one1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \gen1/one1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_458 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_651_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_651_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_459 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \gen1/game1/i12117_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \gen1/game1/i1_4_lut_adj_338 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40167 \gen1.game1.i140_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \gen1/game1/i28239_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x72F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_461 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \gen1/game1/i1786_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \gen1/game1/i3_3_lut_adj_454 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40171 \gen1/game1/i4_4_lut_adj_507 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \gen1/game1/i2_3_lut_4_lut_adj_361 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 \gen1/game1/i3_4_lut_adj_505 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \gen1/game1/i1_2_lut_3_lut_adj_594 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \gen1/game1/i801_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_799_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF3BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_465 ( input D0, C0, B0, A0, output F0 );

  lut40177 \gen1/game1/i2_4_lut_adj_364 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40178 \gen1/game1/i27132_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40179 \gen1/game1/i14135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_467 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \gen1/game1/i1681_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \gen1/game1/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_468 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_810_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_810_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40182 \gen1.game1.i1_2_lut_adj_613 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \gen1/game1/i816_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40183 \gen1/game1/i20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 \gen1/game1/i2_3_lut_4_lut_adj_603 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40185 \gen1/game1/i3_4_lut_adj_394 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \gen1/game1/i2_4_lut_adj_367 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x00DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_473 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \gen1/mux_70_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \gen1/game1/game_rgb_2__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40189 \gen1/game1/i2_4_lut_adj_470 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \gen1/game1/i4_4_lut_adj_467 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFA32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_476 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \gen1/game1/i1_2_lut_adj_554 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \gen1/game1/i3_4_lut_adj_518 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_477 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \gen1/game1/i27072_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/game1/i1_2_lut_adj_567 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40194 \gen1/four1/i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \gen1/four1/equal_34_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40196 \gen1/four1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \gen1/four1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40198 \gen1/four1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \gen1/four1/i1_4_lut_adj_318 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40200 \gen1/i1_4_lut_adj_648 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \gen1/four1/equal_90_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xECA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \gen1/i1_4_lut_adj_677 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \gen1.i14357_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_486 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \audio/i12298_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \audio/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_487 ( input D0, C0, B0, A0, output F0 );

  lut40206 \audio/i28902_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x5FDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40207 \audio/i29_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \audio/LessThan_25_i34_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x00D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_489 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \audio/sub_73_inv_0_i18_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \audio/i6822_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x080A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 \audio/i28888_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40211 \audio.i28867_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \vga1/i18620_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \vga1/i28183_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \vga1/i18615_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \vga1/i28182_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x8008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 LessThan_857_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_857_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 LessThan_857_i16_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 LessThan_857_i14_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xE8B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_499 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \gen1/game1/game_rgb_5__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \gen1/game1/i2_4_lut_adj_402 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_501 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40077 \gen1/game1/game_rgb_0__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40187 \gen1/mux_70_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \gen1/game1/game_rgb_3__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_504 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 \gen1/i1_4_lut_adj_643 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \gen1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_505 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \gen1/zero1/equal_152_i20_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40223 \gen1/zero1/equal_155_i19_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \gen1/i1_4_lut_adj_657 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \gen1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_507 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40226 \gen1/zero1/equal_156_i15_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \gen1/zero1/equal_148_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40228 \vga1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \gen1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40230 \gen1.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/four1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \vga1/i14305_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \gen1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_512 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \gen1/i28991_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \compare/i2_4_lut_adj_311 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_515 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \gen1/i2_4_lut_adj_640 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \gen1/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_517 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/mux_882_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \gen1/mux_912_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_519 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40240 \gen1/mux_887_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \gen1/mux_917_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40241 \gen1/ones_digit_rgb_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \gen1/mux_896_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40242 \gen1/ones_digit_rgb_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \gen1/mux_896_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_524 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \gen1/ones_digit_rgb_0__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \gen1/mux_896_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_526 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40243 \gen1/i13604_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \gen1/i3882_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40008 \gen1/game1/i2_3_lut_4_lut_adj_604 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \gen1/game1/i13677_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_528 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \vga1/i29_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \gen1/i1351_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 \gen1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \gen1/i27070_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40250 \gen1/i1_4_lut_adj_639 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \gen1/i1_2_lut_3_lut_adj_710 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_535 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40252 \gen1/six1/i1_4_lut_adj_624 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \gen1/game1/i4272_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x5150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 \vga1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \vga1/i1_2_lut_3_lut_adj_295 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_538 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \gen1/i3594_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \gen1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_540 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40255 \gen1/i29014_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \gen1/mux_887_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \gen1/four1/four_rgb_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module decoder_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \decoder/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \decoder/mod_3_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x581A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_542 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40255 \gen1/i4595_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gen1/mux_882_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \gen1/three1/three_rgb_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gen1_SLICE_544 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_892_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \gen1/mux_872_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module decoder_SLICE_547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40260 \gen1/mux_877_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \decoder/lowBCDtoPatternGen_3__I_0_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x4A44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_551 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \gen1/mux_892_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \gen1/mux_872_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_552 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_892_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \gen1/mux_872_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40265 \decoder/lowBCDtoPatternGen_2__I_0_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40266 \gen1/i2_3_lut_adj_642 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0FA1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_557 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40204 \vga1/i12828_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \vga1/i1_2_lut_adj_279 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_558 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \gen1/i1_4_lut_adj_644 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \gen1/i27002_4_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_559 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \gen1/zero1/equal_67_i15_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \gen1/zero1/equal_67_i14_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \gen1/i2_4_lut_adj_649 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \gen1/i1_4_lut_adj_647 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_561 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40270 \gen1.i1_2_lut_3_lut_adj_708 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \gen1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_563 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40272 \gen1/zero1/equal_75_i20_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40273 \gen1/zero1/equal_78_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_564 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 \gen1/i1_4_lut_adj_650 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40275 \gen1/zero1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x4050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40276 \gen1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \gen1/i1_4_lut_adj_654 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_569 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40278 \gen1/i14103_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \gen1/zero1/equal_71_i12_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 \gen1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \gen1/i1_3_lut_4_lut_adj_709 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_573 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \gen1/four1/i1_2_lut_3_lut_adj_320 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \gen1/four1/i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_574 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40283 \gen1/i1_3_lut_adj_655 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_575 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \gen1/zero1/equal_122_i15_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \gen1/zero1/equal_70_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40284 \gen1/i2_4_lut_adj_656 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40285 \gen1/i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_580 ( input D0, C0, B0, A0, output F0 );

  lut40286 \gen1/i2_4_lut_adj_658 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_582 ( input D0, C0, B0, A0, output F0 );

  lut40287 \gen1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40288 \gen1/zero1/i13725_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \gen1/zero1/equal_151_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_584 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/i13754_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \gen1/i12957_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFDB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40290 \gen1/i13880_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \gen1.i14207_3_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \gen1/i12941_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \gen1.four1.i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xF7E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 \gen1/i1_4_lut_adj_660 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \gen1/i3_4_lut_adj_659 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40295 \gen1/i27090_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \gen1/four1/equal_126_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40296 \gen1/i2_4_lut_adj_665 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \gen1/i1_2_lut_3_lut_4_lut_adj_682 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_596 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \gen1/i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40299 \gen1/zero1/equal_132_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_598 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40300 \gen1/i2_3_lut_adj_669 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 \gen1/i1_4_lut_adj_668 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40302 \gen1/i1_4_lut_adj_671 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 \gen1/i1_4_lut_adj_681 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40304 \gen1.i27134_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \gen1.i1_2_lut_3_lut_4_lut_adj_690 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_602 ( input D0, C0, B0, A0, output F0 );

  lut40306 \gen1/i3_4_lut_adj_672 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 \gen1/i3_4_lut_adj_673 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \gen1/i14437_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_608 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \gen1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \gen1/zero1/equal_164_i21_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_609 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40310 i7048_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \gen1/four1/i1_2_lut_3_lut_4_lut_adj_322 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \gen1/three1/three_rgb_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40312 \gen1/i2_4_lut_adj_674 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40313 \gen1/i1_3_lut_4_lut_adj_707 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_611 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40314 \gen1/zero1/equal_65_i15_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \gen1/game1/i1_2_lut_3_lut_adj_445 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_612 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40055 \gen1/i14581_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_four1_SLICE_613 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40253 \gen1/four1/i1_2_lut_3_lut_4_lut_adj_321 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40316 \gen1.four1.i14431_2_lut_3_lut_4_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_614 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \gen1/i1_2_lut_adj_675 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 \gen1/i1_2_lut_4_lut_adj_706 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40318 \gen1/zero1/equal_65_i20_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40266 \gen1/zero1/equal_71_i19_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_616 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \gen1/i1_2_lut_adj_676 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \gen1/i13864_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40320 \gen1/one1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \gen1.zero1.equal_207_i20_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_620 ( input D0, C0, B0, A0, output F0 );

  lut40322 \gen1/i4_4_lut_adj_678 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 \gen1/i2_4_lut_adj_698 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \gen1/four1/equal_204_i21_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_622 ( input D0, C0, B0, A0, output F0 );

  lut40324 \gen1/i2_4_lut_adj_679 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40325 \gen1.i1_rep_277_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 \gen1/zero1/equal_71_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_625 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40327 \gen1/four1/i12923_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \gen1/zero1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_626 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40328 \gen1/i2_3_lut_adj_680 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \gen1/i1_4_lut_adj_703 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 \gen1/i1_4_lut_adj_701 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_629 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40331 \gen1/i2_3_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 \gen1.i12163_2_lut_3_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \gen1/i1_4_lut_adj_697 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \gen1/i14174_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40335 \gen1/i13635_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \gen1/zero1/equal_125_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \gen1/i13773_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 \gen1/i14049_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_635 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40339 \vga1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \vga1/i1_2_lut_adj_291 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 \gen1/i14610_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40342 \gen1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_638 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40343 \gen1/i1_4_lut_adj_663 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 \gen1/i26975_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20005 \gen1/seven1/seven_rgb_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_639 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40345 \gen1/zero1/equal_10_i15_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \gen1/zero1/equal_71_i14_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40347 \gen1/i12412_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \gen1/zero1/equal_18_i17_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40349 \gen1/i2_4_lut_adj_684 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \gen1/i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_643 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \gen1/zero1/equal_95_i16_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \gen1/zero1/equal_10_i20_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \gen1/i4_4_lut_adj_685 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \vga1/i1_4_lut_adj_289 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_648 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40351 \gen1/i4_4_lut_adj_687 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \gen1/i1_2_lut_adj_686 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \gen1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \gen1/two1/i1_4_lut_adj_632 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_654 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 \gen1/i1_4_lut_adj_688 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \gen1/i1_2_lut_3_lut_4_lut_adj_699 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_655 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \gen1/i14037_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \gen1/i14096_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40355 \gen1/i3_4_lut_adj_691 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \gen1/zero1/equal_102_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x80C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_659 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40356 \gen1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 \gen1.i12704_2_lut_3_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \gen1/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 \gen1/i3_4_lut_adj_692 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x80A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_661 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40360 \gen1/i1_2_lut_4_lut_adj_705 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40361 \gen1/zero1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40362 \gen1/one1/equal_4_i21_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40363 \gen1/zero1/equal_4_i20_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \gen1/i2_4_lut_adj_694 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40365 \gen1/i1_4_lut_adj_693 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_669 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40366 \gen1/game1/i1_2_lut_4_lut_adj_446 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/equal_1080_i29_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \gen1/i3_4_lut_adj_696 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \gen1/i3_4_lut_adj_695 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_672 ( input D0, C0, B0, A0, output F0 );

  lut40369 \gen1/i13761_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_677 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40370 \gen1.zero1.equal_40_i20_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \gen1/zero1/equal_121_i17_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_678 ( input D0, C0, B0, A0, output F0 );

  lut40372 \gen1/i1_4_lut_adj_702 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_679 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/zero1/equal_154_i12_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \gen1/zero1/equal_152_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40373 \gen1/i2_4_lut_adj_704 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 \gen1.i1_2_lut_adj_700 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_682 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40375 \gen1/i12574_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \gen1/i13690_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_683 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 \gen1/zero1/i1_2_lut_3_lut_adj_636 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 \gen1/zero1/equal_154_i14_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_688 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40379 \gen1/nine1/i28079_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \gen1/i1_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \vga1/i1_4_lut_adj_286 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \gen1/eight1/i28200_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xBBAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x3C7D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_691 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40383 \gen1/i12207_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \gen1/zero1/i12272_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xAF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_696 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_892_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \gen1/mux_872_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_698 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_892_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \gen1/mux_872_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_zero1_SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40385 \gen1/zero1/i12354_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 \gen1/zero1/i1467_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40387 \vga1/hsyncout_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40388 \vga1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40389 \gen1/zero1/i1_4_lut_adj_635 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40390 \gen1/zero1/i209_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x91FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x1FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40391 \vga1/i28844_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40392 \vga1/i3_4_lut_adj_284 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_706 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40393 \gen1/zero1/i28134_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \gen1/four1/i1_2_lut_adj_319 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_709 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40395 \gen1/four1/i2_3_lut_4_lut_adj_312 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \gen1/three1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_712 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40396 \gen1/zero1/i12352_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \gen1/three1/i12322_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_715 ( input D0, C0, B0, A0, output F0 );

  lut40397 \vga1/i3_4_lut_adj_293 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_716 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40398 \gen1/two1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 \gen1/two1/i255_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x3B3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x8055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_717 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40400 \gen1/two1/i28121_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \gen1/two1/i258_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x8D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_718 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40401 \gen1/two1/i28250_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/two1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x20E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40402 \gen1/two1/i1_4_lut_adj_629 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 \gen1/two1/i13952_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x008D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40404 \gen1/two1/i12600_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40405 \gen1/two1/i28122_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40406 \gen1/two1/i267_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \gen1/two1/i28237_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_724 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40408 \gen1/two1/i28103_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 \gen1/two1/i261_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xC3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40410 \gen1/two1/i28251_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \gen1/two1/i2_4_lut_adj_630 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_two1_SLICE_728 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \gen1/two1/i1_4_lut_adj_631 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40413 \gen1/two1/i28241_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_729 ( input D0, C0, B0, A0, output F0 );

  lut40414 \vga1/i4_4_lut_adj_288 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_730 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40415 \gen1/three1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \gen1/three1/i12326_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x010C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40416 \gen1/three1/i218_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 \gen1/three1/i28107_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40418 \gen1/three1/i222_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40419 \gen1/three1/i28114_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xB931") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_736 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 \gen1/game1/i12136_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \gen1/three1/i12596_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40421 \gen1/three1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 \gen1/three1/i221_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x51FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_738 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40423 \gen1/three1/i220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \gen1/three1/i28104_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x11A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_740 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \gen1/three1/i28115_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 \gen1/three1/i12320_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xDFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_742 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \gen1/three1/i28164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 \gen1/three1/i12324_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_three1_SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40429 \gen1/three1/i1_4_lut_adj_625 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40430 \gen1/three1/i229_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x5111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x0C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_748 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \vga1/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \gen1/six1/i130_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xF50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40433 \gen1/six1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40434 \gen1/six1/i1_4_lut_adj_623 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_750 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40435 \gen1/six1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/nine1/i12257_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x6F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_753 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \gen1/nine1/i28158_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \gen1/nine1/i2_3_lut_4_lut_adj_616 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x1020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_754 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40438 \gen1/six1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \gen1/four1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_six1_SLICE_757 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40008 \gen1.six1.SLICE_757_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \gen1/six1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/six1/six_rgb_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40441 \gen1/seven1/i29_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40442 \gen1/seven1/i30_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40443 \gen1/nine1/i2_4_lut_adj_617 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40444 \gen1/seven1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x888F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40445 \gen1/seven1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \gen1.seven1.i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x8C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40447 \gen1/seven1/i1_4_lut_adj_622 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40448 \gen1/seven1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40449 \gen1/one1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40450 \gen1/one1/i182_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x01EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_766 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40451 \gen1/one1/i180_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \gen1/eight1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_768 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40453 \gen1/one1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \gen1/one1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40454 \gen1/one1/i28125_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 \gen1/one1/i13950_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0x880C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40456 \gen1/one1/i28124_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40457 \gen1/one1/i1_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x7351") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40458 \gen1/one1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \gen1/one1/i184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40459 \gen1/one1/i2_4_lut_adj_621 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 \gen1/one1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40461 \gen1/one1/i13685_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40462 \gen1/one1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x004D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40463 \gen1/nine1/i28255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40464 \gen1/nine1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40465 \gen1/nine1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40466 \gen1/nine1/i164_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xF5B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_780 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40467 \gen1/nine1/i167_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40468 \gen1/nine1/i1_3_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_782 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40469 \gen1/nine1/i1_2_lut_adj_619 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 \gen1/nine1/i168_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40471 \vga1/i1_4_lut_adj_285 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/four1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_784 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40318 \gen1/nine1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40472 \gen1/nine1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_785 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40473 \gen1/game1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \gen1/game1/equal_1080_i21_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_789 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40474 \gen1.nine1.i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 \gen1/nine1/i1_2_lut_adj_618 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xB010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40476 \gen1/nine1/i165_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 \gen1/nine1/i28077_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x6070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40478 \gen1/four1/i28102_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40479 \gen1/four1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_nine1_SLICE_794 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40480 \gen1.nine1.SLICE_794_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/nine1/i1_2_lut_adj_620 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/four1/four_rgb_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40481 \vga1/i1_4_lut_adj_287 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40482 \gen1/eight1/i12282_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_796 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_852_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_852_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_798 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_852_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_852_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_800 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3545_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \gen1/game1/LessThan_852_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xFBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40486 \gen1/game1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 LessThan_854_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xF5DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_803 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40487 LessThan_851_i18_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40488 \gen1/game1/i1_4_lut_adj_324 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40489 \gen1/game1/i14224_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x0544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_806 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_788_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40491 \gen1/game1/LessThan_788_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x40DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_808 ( input D0, C0, B0, A0, output F0 );

  lut40492 \gen1/game1/i1_4_lut_adj_325 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_809 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_845_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_845_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_810 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_788_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_788_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3544_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \gen1/game1/LessThan_843_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_814 ( input D0, C0, B0, A0, output F0 );

  lut40494 \gen1/game1/i855_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_815 ( input D0, C0, B0, A0, output F0 );

  lut40495 \gen1/game1/i12832_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x00EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40496 \gen1/game1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 LessThan_848_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_818 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_788_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_788_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_820 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_790_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_790_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_822 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_832_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 \gen1/game1/LessThan_832_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_824 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_790_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_790_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_826 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40500 \gen1/game1/i3539_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40487 \gen1/game1/LessThan_790_i16_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_828 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_832_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_832_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_830 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_786_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \gen1/game1/LessThan_786_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_832 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_832_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_832_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_834 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_786_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_786_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_836 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_834_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \gen1/game1/LessThan_834_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_838 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_786_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_786_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_840 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_834_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_834_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_842 ( input D0, C0, B0, A0, output F0 );

  lut40504 \gen1/game1/i13157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_843 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40505 \gen1/game1/i2_3_lut_adj_368 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \gen1/game1/i1_4_lut_adj_326 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3543_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_834_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_846 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_830_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \gen1/game1/LessThan_830_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_848 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_830_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_830_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_850 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_830_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_830_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_852 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_779_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_779_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_854 ( input D0, C0, B0, A0, output F0 );

  lut40504 \gen1/game1/i13173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_855 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40496 \gen1/game1/i3_4_lut_adj_377 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40508 \gen1/game1/i1_4_lut_adj_327 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_856 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_779_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_779_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3538_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_779_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_860 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40509 \gen1/game1/i1_4_lut_adj_328 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 LessThan_836_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xF7B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_861 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 LessThan_833_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40510 \gen1/game1/i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40511 \gen1/game1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40512 \gen1/game1/i1_4_lut_adj_563 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40513 \gen1.game1.i3_3_lut_adj_561 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xD500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_864 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40514 \gen1/game1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40515 \gen1/game1/i2_4_lut_adj_615 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40516 \gen1/game1/i5_4_lut_adj_515 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40517 \gen1/game1/i1_2_lut_4_lut_adj_329 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_868 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40518 \gen1/game1/i12113_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \gen1/game1/i1_4_lut_adj_330 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_869 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40244 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_870 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40519 \gen1/game1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40520 \gen1.game1.i2_3_lut_adj_614 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_872 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/game1/i12365_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \gen1/game1/i1_4_lut_adj_357 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40522 \gen1/game1/i1_4_lut_adj_371 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40523 \gen1/game1/i1_4_lut_adj_370 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xFF32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_874 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_651_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40524 \gen1/game1/LessThan_651_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x50D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40525 \gen1/game1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \gen1/game1/i1_2_lut_3_lut_adj_335 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_877 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40526 \gen1/game1/i3_4_lut_adj_524 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40527 \gen1/game1/i1_2_lut_adj_526 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_878 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_651_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_651_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_880 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_653_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_653_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_882 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_653_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_653_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40528 \gen1/game1/i1_4_lut_adj_395 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40508 \gen1/game1/i1_4_lut_adj_363 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_886 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40529 \gen1/game1/i2_3_lut_4_lut_adj_331 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40452 \gen1/game1/i12442_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3526_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_653_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_890 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_649_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \gen1/game1/LessThan_649_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_892 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_649_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_649_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40531 \gen1/game1/i28269_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \gen1/game1/i27024_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x02FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40532 \gen1/game1/i2_3_lut_4_lut_adj_332 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40533 \gen1/game1/i1_2_lut_3_lut_adj_418 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40323 \gen1/game1/i3_4_lut_adj_591 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40534 \gen1/game1/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_898 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \gen1/game1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40169 \gen1/game1/i1641_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_484 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40535 \gen1/game1/i2_4_lut_adj_582 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40536 \gen1/game1/i14265_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_902 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_649_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_649_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_904 ( input D0, C0, B0, A0, output F0 );

  lut40309 \gen1/game1/i27113_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_905 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40537 \gen1/game1/i3_4_lut_adj_536 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \gen1/game1/i1_2_lut_adj_534 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40538 \gen1/game1/i3_4_lut_adj_529 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40539 \gen1/game1/i2_3_lut_4_lut_adj_333 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_907 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40540 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_606 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \gen1/game1/i2_3_lut_adj_578 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_908 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40222 \gen1/game1/i2_3_lut_4_lut_adj_334 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \gen1/game1/i1_2_lut_adj_569 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_909 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40541 \gen1/game1/i5_4_lut_adj_577 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \gen1/game1/i3_4_lut_adj_575 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_910 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40542 \gen1/game1/i28264_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40527 \gen1/game1/i1_2_lut_adj_584 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_913 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40543 \gen1/game1/i3_4_lut_adj_498 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 \gen1/game1/i1_2_lut_adj_408 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40545 \gen1/game1/i4_4_lut_adj_455 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 \gen1/game1/i2_3_lut_4_lut_adj_336 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_915 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40547 \gen1/game1/i4_4_lut_adj_565 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \gen1/game1/i2_2_lut_adj_564 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40519 \gen1/game1/i2_3_lut_4_lut_adj_337 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40548 \gen1/game1/i1_2_lut_4_lut_adj_426 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_917 ( input D0, C0, B0, A0, output F0 );

  lut40549 \gen1/game1/i4_4_lut_adj_576 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_918 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40458 \gen1/game1/i2_3_lut_4_lut_adj_339 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40550 \gen1/game1/i1_2_lut_adj_549 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_920 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40551 \gen1/game1/i2_3_lut_4_lut_adj_340 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \gen1/game1/i1_2_lut_adj_558 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40552 \gen1/game1/i28084_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40553 \gen1.game1.i2_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_922 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40554 \gen1/game1/i1_2_lut_3_lut_adj_341 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40555 \gen1/game1/i1585_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40556 \gen1/game1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_924 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40557 \gen1/game1/i2_4_lut_adj_545 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \gen1/game1/i14292_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40559 \gen1/game1/i1_4_lut_adj_496 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40560 \gen1/game1/i2_3_lut_4_lut_adj_342 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_927 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40561 \gen1/game1/i5_4_lut_adj_590 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40439 \gen1/game1/i13028_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_928 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_660_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40562 \gen1/game1/LessThan_660_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40519 \gen1/game1/i2_3_lut_4_lut_adj_343 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40563 \gen1/game1/i1_2_lut_4_lut_adj_431 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_931 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \gen1/game1/i12969_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \gen1/game1/i1_2_lut_adj_588 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_932 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40221 \gen1/game1/i1_2_lut_3_lut_adj_344 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_933 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40565 \gen1/game1/i1543_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \gen1/game1/i3_3_lut_adj_487 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40557 \gen1/game1/i2_4_lut_adj_527 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40567 \gen1/game1/i13937_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_936 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \gen1/game1/i1_2_lut_3_lut_adj_345 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40568 \gen1/game1/i1529_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \gen1/game1/i3_3_lut_adj_475 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40535 \gen1/game1/i2_4_lut_adj_519 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40569 \gen1/game1/i13912_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_940 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40570 \gen1/game1/i1_2_lut_3_lut_adj_346 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_941 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40555 \gen1/game1/i1515_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_462 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_942 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40535 \gen1/game1/i2_4_lut_adj_517 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40571 \gen1/game1/i13870_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_944 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_660_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_660_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40572 \gen1/game1/i3_4_lut_adj_516 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40573 \gen1/game1/i2_3_lut_4_lut_adj_347 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40574 \gen1/game1/i3_4_lut_adj_525 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40575 \gen1/game1/i1_2_lut_3_lut_adj_359 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40576 \gen1/game1/i27130_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40577 \gen1/game1/i27074_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_950 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_660_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_660_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_952 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \gen1/game1/i1_2_lut_3_lut_adj_348 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40555 \gen1/game1/i1501_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_447 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40535 \gen1/game1/i2_4_lut_adj_513 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40569 \gen1/game1/i13848_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_956 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_768_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \gen1/game1/LessThan_768_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_958 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_662_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_662_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_960 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_662_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_662_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40579 \gen1/game1/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \gen1/game1/i13014_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40580 \gen1/game1/i3_4_lut_adj_501 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40581 \gen1/game1/i2_4_lut_adj_500 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_964 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_768_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_768_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_966 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3527_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 \gen1/game1/LessThan_662_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_968 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40551 \gen1/game1/i27119_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40582 \gen1/game1/i2_3_lut_adj_553 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_970 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_658_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \gen1/game1/LessThan_658_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_972 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_658_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_658_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3537_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_768_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_976 ( input D0, C0, B0, A0, output F0 );

  lut40583 \gen1/game1/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_977 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40463 \gen1/game1/i4_4_lut_adj_488 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40584 \gen1/game1/i14502_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_978 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40486 \gen1/game1/i1_4_lut_adj_349 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 LessThan_830_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_979 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 LessThan_827_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_980 ( input D0, C0, B0, A0, output F0 );

  lut40585 \gen1/game1/i396_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0x70F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40586 \gen1/game1/i14283_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 \gen1/game1/i13611_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40588 \gen1/game1/i314_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40589 \gen1.game1.i195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x70F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x74F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_984 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40557 \gen1/game1/i1_4_lut_adj_350 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 i1_2_lut_adj_711( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_986 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_658_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_658_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_988 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40590 \gen1/game1/i28915_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 \gen1/game1/i28919_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_989 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40592 \gen1/game1/i2_4_lut_adj_452 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40593 \gen1/game1/i13875_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_990 ( input D0, C0, B0, A0, output F0 );

  lut40585 \gen1/game1/i358_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_991 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40594 \gen1/game1/i14565_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \gen1/game1/i14050_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_992 ( input D0, C0, B0, A0, output F0 );

  lut40595 \gen1/game1/i2_2_lut_3_lut_4_lut_adj_351 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_993 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40596 \gen1/game1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i14500_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40597 \gen1/game1/i337_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40598 \gen1.game1.i257_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x74F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x72F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40599 \gen1/game1/i1_4_lut_adj_531 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40600 \gen1/game1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xAA02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_998 ( input D0, C0, B0, A0, output F0 );

  lut40504 \gen1/game1/i13075_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_999 ( input D0, C0, B0, A0, output F0 );

  lut40506 \gen1/game1/i1_4_lut_adj_352 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1000 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40601 \gen1/game1/i1_2_lut_4_lut_adj_605 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 \gen1/game1/i1_2_lut_adj_353 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40602 \gen1/game1/i1_4_lut_adj_399 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40603 \gen1/game1/i2_4_lut_adj_397 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x5073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x0054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1002 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_671_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \gen1/game1/LessThan_671_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1004 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_757_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40605 \gen1/game1/LessThan_757_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1006 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_757_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_757_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1008 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40606 \gen1/game1/i28943_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40607 \gen1/game1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1010 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_671_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_671_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1012 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_671_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_671_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1014 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_673_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_673_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3536_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_757_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1018 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_673_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_673_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1020 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40608 \gen1/game1/i1_4_lut_adj_354 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 LessThan_824_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xE4FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1021 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 LessThan_821_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3528_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_673_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1024 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_669_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \gen1/game1/LessThan_669_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1026 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_669_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_669_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40609 \gen1/game1/i2_3_lut_4_lut_adj_416 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40521 \gen1/game1/i1_4_lut_adj_355 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1029 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40193 i1_2_lut_adj_712( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1030 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_669_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_669_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1032 ( input D0, C0, B0, A0, output F0 );

  lut40504 \gen1/game1/i13085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1033 ( input D0, C0, B0, A0, output F0 );

  lut40506 \gen1/game1/i1_4_lut_adj_356 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1034 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_682_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 \gen1/game1/LessThan_682_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1036 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_682_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_682_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1038 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_682_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_682_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1040 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_684_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_684_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1042 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_684_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_684_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3529_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_684_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1046 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_680_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \gen1/game1/LessThan_680_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1048 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_680_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_680_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1050 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_680_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_680_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1052 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_748_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_748_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1054 ( input D0, C0, B0, A0, output F0 );

  lut40504 \gen1/game1/i13118_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1056 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \gen1/game1/i12955_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \gen1/game1/i27096_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1057 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40611 \gen1/game1/i12834_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 \gen1/game1/i1_2_lut_3_lut_adj_593 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1058 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_799_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \gen1/game1/LessThan_799_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1060 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40612 \gen1/game1/i2_4_lut_adj_522 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40613 \gen1/game1/i2_3_lut_4_lut_adj_358 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1062 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_799_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_799_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1065 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40614 \gen1/game1/i28193_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1066 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_748_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_748_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40540 \gen1/game1/i2_3_lut_4_lut_adj_360 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40570 \gen1/game1/i1_2_lut_3_lut_adj_432 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40615 \gen1/game1/i28146_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \gen1/game1/i2_4_lut_adj_548 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0x33F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1070 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_797_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \gen1/game1/LessThan_797_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3535_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_748_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1074 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 \gen1/game1/i1_4_lut_adj_362 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 LessThan_818_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xE2FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1075 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 LessThan_815_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1076 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_797_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_797_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1079 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40193 i1_2_lut_adj_713( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1080 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_797_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_797_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1082 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_801_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \gen1/game1/LessThan_801_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1084 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_801_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_801_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1086 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_801_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_801_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1088 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_823_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \gen1/game1/LessThan_823_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1090 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40618 \gen1/game1/i2_4_lut_adj_366 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40619 \gen1/game1/i1_4_lut_adj_365 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x00AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1092 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_823_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_823_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1094 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40620 \gen1/game1/i26965_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \gen1/game1/i1_4_lut_adj_393 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1100 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3542_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_823_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40608 \gen1/game1/i1_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 LessThan_842_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1103 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 LessThan_839_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1104 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40622 \gen1/game1/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40623 \gen1/game1/i827_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1105 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40624 \gen1/game1/i2_3_lut_adj_380 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40625 \gen1.game1.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40626 \gen1/game1/i1_4_lut_adj_373 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40627 \gen1/game1/i1_4_lut_adj_372 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40628 \gen1/game1/i3_4_lut_adj_375 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40629 \gen1/game1/i1_4_lut_adj_374 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1110 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_810_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \gen1/game1/LessThan_810_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40630 \gen1/game1/i1_4_lut_adj_378 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40631 \gen1/game1/i1_4_lut_adj_376 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x4F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1113 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40632 \gen1/game1/i27106_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \gen1/game1/i12100_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1116 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_810_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_810_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1118 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_812_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_812_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1120 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_812_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_812_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1122 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3541_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \gen1/game1/LessThan_812_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1124 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_808_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 \gen1/game1/LessThan_808_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1126 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_808_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_808_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1128 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_872_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_872_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1130 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_861_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_861_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1132 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 \gen1/game1/LessThan_808_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \gen1/game1/LessThan_808_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1136 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_843_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40634 \gen1/game1/LessThan_843_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1138 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \gen1/game1/i2_3_lut_adj_379 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 \gen1/game1/i27094_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1142 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_737_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \gen1/game1/LessThan_737_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1144 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_726_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_726_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1146 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_715_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_715_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1148 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_704_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_704_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1150 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_695_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \gen1/game1/LessThan_695_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1152 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_715_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_715_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1154 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3532_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_715_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1156 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_726_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_726_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1158 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40493 \gen1/game1/i3533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \gen1/game1/LessThan_726_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40637 \gen1/game1/i1_4_lut_adj_383 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40638 \gen1/game1/i1_4_lut_adj_381 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xF7D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1161 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40503 LessThan_803_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1162 ( input D0, C0, B0, A0, output F0 );

  lut40639 \gen1/game1/i1_4_lut_adj_382 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x4054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1163 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_797_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_797_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1165 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40518 \gen1/game1/i1_2_lut_adj_611 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \gen1/game1/i12741_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1166 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40433 \gen1/game1/i2_4_lut_adj_384 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 LessThan_800_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1168 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_704_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_704_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1170 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40485 \gen1/game1/i3531_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \gen1/game1/LessThan_704_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40641 \gen1/game1/i1_4_lut_adj_386 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40642 \gen1/game1/i1_4_lut_adj_385 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xF7B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1173 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40164 LessThan_791_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1175 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40193 i1_2_lut_adj_714( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1176 ( input D0, C0, B0, A0, output F0 );

  lut40492 \gen1/game1/i1_4_lut_adj_387 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1177 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_809_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_809_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1178 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_737_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_737_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1180 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_737_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_737_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1182 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40496 \gen1/game1/i2_4_lut_adj_388 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 LessThan_812_i20_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1184 ( input D0, C0, B0, A0, output F0 );

  lut40177 \gen1/game1/i2_4_lut_adj_389 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1186 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40244 \gen1/game1/i1_2_lut_adj_390 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40643 \gen1/game1/i1_4_lut_adj_398 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40644 \gen1/game1/i1_4_lut_adj_396 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x00BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1188 ( input D0, C0, B0, A0, output F0 );

  lut40492 \gen1/game1/i1_4_lut_adj_391 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1189 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_785_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_785_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1190 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_695_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_695_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1192 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_695_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_695_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1194 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 \gen1/game1/i2_4_lut_adj_392 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 LessThan_788_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1198 ( input D0, C0, B0, A0, output F0 );

  lut40492 \gen1/game1/i1_4_lut_adj_400 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1199 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_863_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_863_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1200 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_872_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_872_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1202 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gen1/game1/LessThan_872_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \gen1/game1/LessThan_872_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1204 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40496 \gen1/game1/i2_4_lut_adj_401 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 LessThan_866_i20_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1206 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40645 \gen1/game1/i1669_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40556 \gen1/game1/i1_3_lut_adj_403 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1209 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40646 \gen1/game1/i3_4_lut_adj_587 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40647 \gen1/game1/i1_2_lut_3_lut_adj_419 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1210 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40648 \gen1/game1/i3_4_lut_adj_538 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \gen1/game1/i12203_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40496 \gen1/game1/i3_4_lut_adj_406 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40649 \gen1/game1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40650 \gen1/game1/i2_4_lut_adj_502 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40651 \gen1.game1.i1_2_lut_adj_598 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1214 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40652 \gen1/game1/i3_4_lut_adj_556 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/i1_2_lut_adj_407 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40364 \gen1/game1/i26969_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \gen1/game1/i3_4_lut_adj_574 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1218 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40653 \gen1/game1/i28087_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40654 \gen1/game1/i1_2_lut_adj_409 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40655 \gen1/game1/i28273_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 \gen1.game1.i2_3_lut_adj_405 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1222 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40645 \gen1/game1/i1767_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \gen1/game1/i4024_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1224 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40657 \gen1/game1/i14211_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/game1/i12747_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1226 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40658 \gen1/game1/i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40659 \gen1/game1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40574 \gen1/game1/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \gen1/game1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1230 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40660 \gen1/game1/i27005_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/i1_2_lut_adj_410 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1231 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40661 \gen1/game1/i28192_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 \gen1/game1/i1_2_lut_3_lut_adj_417 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1232 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40628 \gen1/game1/i28083_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40663 \gen1/game1/i1_3_lut_adj_411 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40664 \gen1/game1/i2_4_lut_adj_412 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40665 \gen1/game1/i2_3_lut_4_lut_adj_592 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1234 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40666 \gen1/game1/i6821_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40667 \gen1/game1/i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0xAABF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1236 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40668 \gen1/game1/i22_4_lut_adj_552 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40475 \gen1/game1/i3919_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar4_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x4C7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1237 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40669 \gen1/game1/i13651_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40584 \gen1/game1/i13645_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1239 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \vga1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40647 \vga1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40670 \gen1/game1/i14374_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \gen1/game1/i13776_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1242 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 \gen1/game1/i2_3_lut_adj_543 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_413 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40674 \gen1/game1/i1_4_lut_adj_415 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40675 \gen1/game1/i3_4_lut_adj_414 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40676 \gen1/game1/i12221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 \gen1.game1.i1_2_lut_adj_580 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40279 \gen1/game1/i3_4_lut_adj_471 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \gen1/game1/i4_4_lut_adj_469 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1248 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40679 \gen1/game1/i1_2_lut_3_lut_adj_422 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \gen1/game1/i27018_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1249 ( input D0, C0, B0, A0, output F0 );

  lut40681 \gen1/game1/i2_4_lut_adj_566 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1251 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40682 \gen1/game1/i4_4_lut_adj_586 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40683 \gen1/game1/i12873_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1255 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40684 \gen1.game1.i2_3_lut_adj_532 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40685 \gen1/game1/i1_2_lut_3_lut_adj_423 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40686 \gen1/game1/i3_4_lut_adj_528 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40687 \gen1/game1/i1_2_lut_4_lut_adj_420 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1259 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40688 \gen1/game1/i1_2_lut_3_lut_adj_597 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \gen1/game1/i1_2_lut_3_lut_adj_599 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40689 \gen1/game1/i28178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40690 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_609 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1262 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40691 \gen1.game1.i2_3_lut_adj_572 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \gen1/game1/i1_2_lut_3_lut_adj_424 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1264 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \gen1/game1/i12359_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \gen1/game1/i3_3_lut_4_lut_adj_425 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1267 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40693 \gen1/game1/i2_3_lut_adj_541 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \gen1.game1.i2_3_lut_adj_555 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1269 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40695 \gen1/game1/i3_4_lut_adj_562 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \gen1/game1/i1_2_lut_adj_571 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1270 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40696 \gen1/game1/i2_3_lut_adj_560 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40647 \gen1/game1/i1_2_lut_3_lut_adj_427 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1272 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40518 \gen1/game1/i1_2_lut_adj_583 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 \gen1/game1/i1_2_lut_3_lut_adj_428 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1273 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40698 \gen1/game1/i3_4_lut_adj_504 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/i1_2_lut_adj_568 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1274 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40699 \gen1/game1/i1_2_lut_3_lut_adj_429 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40577 \gen1/game1/i1_2_lut_3_lut_adj_430 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1279 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40700 \gen1/game1/i3_4_lut_adj_551 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/i1_2_lut_adj_550 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40701 \gen1/game1/i2_4_lut_adj_457 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40702 \gen1/game1/i1_4_lut_adj_456 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1282 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40703 \gen1/game1/i3_4_lut_adj_547 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40647 \gen1/game1/i1_2_lut_3_lut_adj_433 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1284 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \gen1/game1/i3_4_lut_adj_495 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40704 \gen1/game1/i1_2_lut_3_lut_adj_435 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40705 \gen1/game1/i2_3_lut_4_lut_adj_436 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40706 \gen1/game1/i3_4_lut_adj_523 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40695 \gen1/game1/i4_4_lut_adj_533 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40707 \gen1/game1/i1_4_lut_adj_530 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1288 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40204 \gen1/game1/i12973_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40647 \gen1/game1/i1_2_lut_3_lut_adj_437 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1290 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40708 \gen1.game1.i28196_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 \gen1/game1/i1_2_lut_3_lut_adj_438 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1292 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40709 \gen1/game1/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \gen1/game1/i1_2_lut_adj_601 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1294 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \gen1/game1/i1_2_lut_adj_595 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40710 \gen1/game1/i2_2_lut_4_lut_adj_439 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1295 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40349 \gen1/game1/i26952_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \gen1/game1/i1_2_lut_adj_581 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40185 \gen1/game1/i3_4_lut_adj_521 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40711 \gen1.game1.i1_2_lut_adj_404 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40712 \gen1/game1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 \gen1/game1/i2_3_lut_4_lut_adj_441 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40713 \gen1/game1/i3_4_lut_adj_497 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40714 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_608 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1300 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40715 \gen1/game1/i3_4_lut_adj_494 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \gen1/game1/i1_2_lut_3_lut_adj_440 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1305 ( input D0, C0, B0, A0, output F0 );

  lut40716 \gen1/game1/i2_4_lut_adj_490 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1306 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40717 \gen1/game1/i1_2_lut_adj_579 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40718 \gen1/game1/i1_2_lut_4_lut_adj_442 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1307 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40719 \gen1/game1/i4_4_lut_adj_489 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \gen1/game1/i13030_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1308 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40720 \gen1/game1/i2_2_lut_4_lut_adj_443 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \gen1/game1/i1_2_lut_adj_573 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1310 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/game1/i1_2_lut_adj_492 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 \gen1/game1/i1_2_lut_3_lut_adj_444 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1312 ( input D0, C0, B0, A0, output F0 );

  lut40722 \gen1/game1/i2_4_lut_adj_448 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1313 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40723 \gen1/game1/i1571_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \gen1/game1/i2_2_lut_adj_542 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1314 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40489 \gen1/game1/i2_3_lut_adj_449 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40565 \gen1/game1/i1557_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_450 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1316 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40724 \gen1/game1/i14510_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i13627_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1318 ( input D0, C0, B0, A0, output F0 );

  lut40725 \gen1/game1/i2_4_lut_adj_458 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1319 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40645 \gen1/game1/i1774_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i2_2_lut_adj_491 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1320 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40251 \gen1/game1/i2_3_lut_adj_460 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1321 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40565 \gen1/game1/i1627_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_461 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1322 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40724 \gen1/game1/i14498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i14402_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1324 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40726 \gen1/game1/i3_4_lut_adj_465 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \gen1/game1/i14490_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1326 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \gen1/game1/i2_3_lut_adj_463 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1327 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40565 \gen1/game1/i1748_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \gen1/game1/i3_3_lut_adj_464 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1328 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \gen1.game1.i153_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \gen1/game1/i28236_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1330 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40698 \gen1/game1/i4_4_lut_adj_466 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \gen1/game1/i1_2_lut_adj_546 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40728 \gen1/game1/i1_4_lut_adj_473 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40729 \gen1/game1/i3_4_lut_adj_472 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1338 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/game1/i1_2_lut_adj_559 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 \gen1/game1/i27124_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1339 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40652 \gen1/game1/i3_4_lut_adj_506 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \gen1/game1/i1_2_lut_adj_585 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1340 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40696 \gen1/game1/i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 \gen1/game1/i3_4_lut_adj_474 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40732 \gen1/game1/i14178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40733 \gen1/game1/i12720_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1344 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40734 \gen1/game1/i2_3_lut_adj_476 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1345 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40555 \gen1/game1/i1754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \gen1/game1/i3_3_lut_adj_477 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1346 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40736 \gen1.game1.i429_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40489 \gen1/game1/i2_3_lut_adj_478 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/expectedKeyFromPatGen_2__I_0_2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x7F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1347 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40737 \gen1/game1/i1613_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \gen1/game1/i3_3_lut_adj_479 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1348 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40738 \gen1/game1/i14472_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i14057_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1350 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \gen1.game1.i289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \gen1/game1/i28060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40732 \gen1/game1/i14195_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 \gen1/game1/i12745_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1354 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40734 \gen1/game1/i2_3_lut_adj_480 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1355 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40737 \gen1/game1/i1599_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \gen1/game1/i3_3_lut_adj_481 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1356 ( input D0, C0, B0, A0, output F0 );

  lut40623 \gen1/game1/i2_4_lut_adj_482 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1357 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40739 \gen1/game1/i1793_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \gen1/game1/i4228_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1358 ( input D0, C0, B0, A0, output F0 );

  lut40740 \gen1/game1/i2_4_lut_adj_483 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1359 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40723 \gen1/game1/i1722_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \gen1/game1/i2_2_lut_adj_493 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1360 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40738 \gen1/game1/i14571_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40584 \gen1/game1/i13636_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1362 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40489 \gen1/game1/i2_3_lut_adj_485 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1363 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40555 \gen1/game1/i1760_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \gen1/game1/i3_3_lut_adj_486 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1364 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \gen1.game1.i172_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \gen1/game1/i28238_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1367 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40741 \gen1/game1/i14236_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/game1/i12809_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1369 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40594 \gen1/game1/i13750_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 \gen1/game1/i13218_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1371 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40741 \gen1/game1/i14148_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \gen1/game1/i12654_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1372 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40742 \gen1/game1/i3_4_lut_adj_499 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40452 \gen1/game1/i12967_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1375 ( input D0, C0, B0, A0, output F0 );

  lut40743 \gen1/game1/i3_4_lut_adj_503 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1379 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40744 \gen1/game1/i1_2_lut_adj_589 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \gen1/game1/i1_2_lut_adj_535 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1380 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40645 \gen1/game1/i1487_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i2_2_lut_adj_508 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1382 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40741 \gen1/game1/i14180_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/game1/i12716_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1384 ( input D0, C0, B0, A0, output F0 );

  lut40745 \gen1/game1/i2_4_lut_adj_509 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1385 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40645 \gen1/game1/i1655_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gen1/game1/i2_2_lut_adj_596 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1386 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40746 \gen1/game1/i3_4_lut_adj_512 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \gen1/game1/i1_2_lut_adj_511 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40747 \gen1/game1/i3_4_lut_adj_514 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40748 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_607 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1391 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40204 \gen1/game1/i12871_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \gen1/game1/i1_2_lut_adj_544 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1392 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40701 \gen1/game1/i26950_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40749 \gen1/game1/i2_3_lut_adj_520 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1393 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40750 \gen1/game1/i1_2_lut_3_lut_adj_434 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40751 \gen1/game1/i1_2_lut_3_lut_4_lut_adj_610 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1395 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40047 \gen1/game1/i1_2_lut_adj_468 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \gen1/game1/i1_2_lut_adj_570 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1400 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40752 \gen1/game1/i2_4_lut_adj_539 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40753 \gen1/game1/i2_3_lut_adj_537 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40670 \gen1/game1/i14460_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40754 \gen1/game1/i14035_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40755 \gen1/game1/i14271_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 \gen1/game1/i13623_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40670 \gen1/game1/i14267_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \gen1/game1/i13631_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1417 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40741 \gen1/game1/i14325_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \gen1/game1/i12931_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1418 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40756 \gen1.game1.i495_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40757 \gen1/game1/i1_2_lut_4_lut_adj_600 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \gen1/game1/expectedKeyFromPatGen_3__I_0_2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x7F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1419 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40758 \gen1/game1/i6653_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40759 \gen1.game1.i29010_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/game1/halfnote2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40760 \gen1/four1/i28248_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40761 \gen1/four1/i1_4_lut_adj_316 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xCDDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1422 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40762 \gen1/game1/i1841_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \gen1/game1/i1834_rep_176_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1424 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_861_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_861_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1426 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \gen1/game1/LessThan_861_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \gen1/game1/LessThan_861_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1428 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \gen1/game1/LessThan_843_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \gen1/game1/LessThan_843_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_four1_SLICE_1436 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40763 \gen1/four1/i1_4_lut_adj_313 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40764 \gen1/four1/i221_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0x00EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x0189") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40765 \gen1/four1/i2_4_lut_adj_315 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40766 \gen1/four1/i219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1439 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40767 \gen1/four1/i28101_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \gen1/four1/i12590_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1440 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40768 \gen1/four1/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40769 \gen1/four1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1442 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40770 \gen1/four1/i26988_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \gen1/four1/i12312_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0xEEA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40771 \gen1/four1/i217_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40772 \gen1/four1/i2_4_lut_adj_317 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xD8DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_four1_SLICE_1448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40773 \gen1/four1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40774 \gen1/four1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1453 ( input D0, C0, B0, A0, output F0 );

  lut40029 \vga1/i29022_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1455 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_854_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_854_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1456 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_845_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 LessThan_845_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1458 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_845_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_845_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1460 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_836_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 LessThan_836_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1462 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_836_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_836_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1464 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_833_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 LessThan_833_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1466 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_833_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_833_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1468 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_833_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_833_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1470 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_830_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 LessThan_830_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1472 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_830_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 LessThan_830_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1474 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_827_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 LessThan_827_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1476 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_827_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_827_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1478 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_827_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_827_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1480 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_824_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 LessThan_824_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1482 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_824_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_824_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1484 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_821_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 LessThan_821_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1486 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_821_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_821_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1488 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_821_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_821_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1490 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_818_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 LessThan_818_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1492 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_818_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_818_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1494 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_815_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 LessThan_815_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1496 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_815_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_815_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1498 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_815_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_815_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1500 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_842_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 LessThan_842_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1502 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_842_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_842_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1504 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_839_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 LessThan_839_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1506 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_839_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_839_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1508 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_839_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_839_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1510 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 LessThan_809_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 LessThan_809_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1512 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_785_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 LessThan_785_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1514 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_791_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 LessThan_791_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1516 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_806_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40777 LessThan_806_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1518 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_806_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 LessThan_806_i16_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1520 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_800_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 LessThan_800_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1522 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_800_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_800_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1524 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_851_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 LessThan_851_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1526 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_857_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 LessThan_857_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1528 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_803_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40778 LessThan_803_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1530 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_803_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_803_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1532 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_797_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 LessThan_797_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1534 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_863_i8_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 LessThan_863_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1536 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_803_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_803_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1538 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_797_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_797_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1540 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_794_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 LessThan_794_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1542 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_791_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_791_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1544 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_791_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_791_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1546 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_794_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_794_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1548 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_812_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40779 LessThan_812_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1550 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_812_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_812_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1552 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_809_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_809_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1554 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_788_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 LessThan_788_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1556 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_788_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_788_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1558 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_785_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_785_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1560 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 LessThan_866_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 LessThan_866_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1562 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_866_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_866_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1564 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_863_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_863_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module compare_SLICE_1566 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 \compare/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \compare/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module compare_SLICE_1568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40780 \compare/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \compare/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x1428") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module compare_SLICE_1569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40782 \compare/i4_4_lut_adj_308 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40783 \compare/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module compare_SLICE_1570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40784 \compare/i4_4_lut_adj_310 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40785 \compare/i2_4_lut_adj_309 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0x1020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x1248") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1572 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40786 \vga1/i10865_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/curr_state_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1573 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40787 \audio/i1_2_lut_3_lut_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40193 \audio/equal_8_i7_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1574 ( input D0, C0, B0, A0, output F0 );

  lut40534 \audio/i28899_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1575 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40788 \audio/i12696_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40789 \audio/i12618_2_lut_3_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40790 \audio/i28885_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40791 \audio/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1578 ( input D0, C0, B0, A0, output F0 );

  lut40792 \audio/i28873_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40793 \audio/i28905_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40794 \audio/i28877_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1581 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40795 \audio/i28860_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40704 \audio/equal_7_i9_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x0F8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1583 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40796 \audio/limit_15__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \audio/equal_10_i6_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40797 \audio/i28891_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40798 \audio/equal_3_i9_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1585 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 \audio/i28896_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40800 \audio/i12628_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1587 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40801 \audio/equal_10_i9_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \audio/equal_11_i8_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1588 ( input D0, C0, B0, A0, output F0 );

  lut40802 \audio/i28870_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1591 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40803 \audio/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40804 \audio/limit_16__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1592 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40805 \audio/limit_6__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40806 \audio/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x5A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1594 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40807 \audio/LessThan_25_i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 \audio/LessThan_25_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1595 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_25_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \audio/LessThan_25_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1596 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_24_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 \audio/LessThan_24_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1598 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40809 \audio/LessThan_24_i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \audio/LessThan_24_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1599 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_24_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \audio/LessThan_24_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1600 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_25_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40810 \audio/LessThan_25_i18_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1602 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_24_i24_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 \audio/LessThan_24_i22_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1604 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40812 \audio/LessThan_25_i24_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 \audio/LessThan_25_i22_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0xB230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1605 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_25_i28_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \audio/LessThan_25_i26_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1606 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_25_i32_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 \audio/LessThan_25_i30_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0x80F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1608 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40809 \audio/LessThan_24_i28_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \audio/LessThan_24_i26_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1609 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_24_i32_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \audio/LessThan_24_i30_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40814 \audio/inputKeys_c_0_I_0_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40815 \audio/i28908_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0x0F6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1612 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \audio/inputKeys_c_0_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \audio/i26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x1C40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40817 \audio/LessThan_24_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40818 \audio/limit_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1616 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_24_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \audio/LessThan_24_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1617 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40819 \audio/inputKeys_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \audio/i1_2_lut_adj_302 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x4020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1619 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \audio/i1_2_lut_adj_299 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 \audio/inputKeys_c_1_I_0_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x5C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1621 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40821 \audio/limit_12__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40822 \audio/i29_3_lut_adj_298 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0xE488") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0x05A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1624 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40823 \audio/i2_4_lut_adj_304 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40824 \audio/LessThan_24_i34_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0xFF73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1626 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40825 \audio/limit_11__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40826 \audio/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0xE680") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0x03C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1628 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40827 \audio/i1_4_lut_adj_305 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \audio/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1630 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40828 \audio/inputKeys_c_4_I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \audio/i1_2_lut_adj_300 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1631 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40614 \audio/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1633 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \audio/limit_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40822 \audio/i29_3_lut_adj_301 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1636 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \audio/LessThan_25_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 \audio/LessThan_25_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1644 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40830 \vga1/i4_4_lut_adj_294 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \vga1/i1_2_lut_adj_271 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40831 \vga1/y_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40832 \vga1/i4_4_lut_adj_272 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1647 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga1/i1_2_lut_adj_275 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40833 \vga1/i1443_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1648 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40834 \vga1/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 \vga1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1649 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40835 \vga1/i2_3_lut_adj_274 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \vga1/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1650 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40658 \vga1/i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \vga1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1652 ( input D0, C0, B0, A0, output F0 );

  lut40837 \vga1/i12_4_lut_adj_273 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1654 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40838 \vga1/i1_4_lut_adj_276 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \vga1/i1_2_lut_3_lut_adj_296 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1656 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40193 \vga1/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40839 \vga1/i17_4_lut_adj_282 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40546 \vga1/i13_4_lut_adj_280 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1658 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40178 \vga1/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \vga1/i1_2_lut_adj_281 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1660 ( input D0, C0, B0, A0, output F0 );

  lut40837 \vga1/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1661 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga1/i1_2_lut_adj_283 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \vga1/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40840 \vga1/i28983_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40841 \vga1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1666 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_854_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 LessThan_854_i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1668 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 LessThan_848_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40842 LessThan_848_i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1670 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_848_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_848_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1672 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_851_i12_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_851_i10_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1674 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40490 LessThan_851_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_851_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40167 \gen1.game1.i444_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40598 \gen1.game1.i272_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module decoder_SLICE_1681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40843 \decoder/i37_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40844 \decoder/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x0842") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0xC6BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40845 \audio/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40846 \audio/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0x5280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0x58C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1688 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40847 \gen1/i27162_2_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40848 \gen1/i13643_2_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xC3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xAA5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_zero1_SLICE_1691 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40849 \gen1/zero1/i17_2_lut_3_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40850 \gen1/zero1/i214_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0xF3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xA005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1704 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28993_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28979_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1706 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28994_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28986_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1708 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40853 \gen1.game1.i28996_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40854 \gen1/game1/i28937_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1710 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28998_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28958_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1712 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40855 \gen1/game1/i6644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28949_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar9_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1713 ( input D0, C0, B0, A0, output F0 );

  lut40856 \gen1.game1.i28997_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1714 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28999_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28964_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1716 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i29000_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28967_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1718 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40855 \gen1/game1/i6650_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28934_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar14_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1719 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29003_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1720 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i29001_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28925_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1722 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40857 \gen1.game1.i29002_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40858 \gen1/game1/i28931_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1724 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40855 \gen1/game1/i6657_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28940_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar11_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1725 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29004_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1726 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40859 \gen1/game1/i6659_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28946_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar3_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x6ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1727 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29006_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1728 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40855 \gen1/game1/i6655_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28955_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar14_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1729 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29008_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1730 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40860 \gen1/game1/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28952_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar2_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0x46CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1731 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29007_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1732 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40019 \gen1/game1/i22_4_lut_adj_602 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40591 \gen1/game1/i28961_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar10_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1733 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29009_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1734 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40859 \gen1/game1/i6652_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28922_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar6_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1735 ( input D0, C0, B0, A0, output F0 );

  lut40856 \gen1.game1.i29011_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1736 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40859 \gen1/game1/i6651_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 \gen1/game1/i28928_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gen1/game1/bar1_2_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_game1_SLICE_1737 ( input D0, C0, B0, A0, output F0 );

  lut40759 \gen1.game1.i29012_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1738 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28995_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28973_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1740 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40851 \gen1.game1.i28992_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28976_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1742 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40861 \audio/i35_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40862 \audio/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x3FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x7880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1744 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40863 \audio/i28_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40864 \audio/i21_4_lut_adj_297 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x5AA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x3880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_cout_008_SLICE_1746 ( input D0, output F0 );
  wire   GNDI;

  lut40002 \audio.cout.008.SLICE_1746_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1748 ( input D0, C0, B0, A0, output F0 );

  lut40865 \vga1/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga1_SLICE_1749 ( input D0, C0, B0, A0, output F0 );

  lut40866 \vga1/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1750 ( input D0, C0, B0, A0, output F0 );

  lut40867 \gen1/game1/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1753 ( input D0, C0, B0, A0, output F0 );

  lut40868 \gen1/game1/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1759 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40271 \gen1/game1/i2_3_lut_adj_540 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1760 ( input D0, C0, B0, A0, output F0 );

  lut40869 \gen1/game1/i28152_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1765 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 \gen1/game1/LessThan_808_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1767 ( input D0, output F0 );
  wire   GNDI;

  lut40870 \audio/sub_73_inv_0_i13_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1769 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i12_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1775 ( input D0, C0, B0, A0, output F0 );

  lut40280 \gen1/game1/i4_4_lut_adj_612 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1776 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40872 \gen1/i1_2_lut_3_lut_adj_638 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \gen1/equal_48_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1777 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27805_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/i27799_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1779 ( input D0, C0, B0, A0, output F0 );

  lut40740 \gen1/game1/i2_4_lut_adj_451 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1780 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40727 \gen1/game1/i28069_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1781 ( input D0, C0, B0, A0, output F0 );

  lut40874 \gen1/game1/i2_4_lut_adj_510 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1796 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40875 \gen1/game1/i13633_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1798 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40155 \gen1/game1/i14070_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1820 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40876 \audio/i28874_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1822 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40584 \gen1/game1/i13657_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1824 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40452 \gen1/game1/i13908_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1831 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40877 \gen1/i4579_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40878 \gen1/mux_907_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \gen1/one1/one_rgb_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1836 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40879 \gen1/i29016_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40873 \gen1/mux_912_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20005 \gen1/six1/six_rgb_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x222A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1837 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_917_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/mux_917_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1838 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40880 \audio/i28880_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 \audio/i28883_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1848 ( output F0 );
  wire   GNDI;

  lut40882 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1849 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \gen1/mux_917_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/mux_917_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1852 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40883 \gen1/mux_907_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \gen1/mux_907_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1853 ( input DI1, D1, C1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40006 i7047_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \gen1/mux_917_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/four1/four_rgb_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gen1_SLICE_1854 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40240 \gen1/mux_887_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \gen1/mux_912_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1856 ( input D1, C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40884 \gen1/i1_3_lut_4_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40885 \gen1/i2_2_lut_4_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1858 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27826_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40886 \gen1/i27798_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1861 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \gen1/i27816_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \gen1/i27784_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_SLICE_1866 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27820_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/i27817_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1869 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27802_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/i27801_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1871 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27804_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \gen1/i27829_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1875 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \gen1/i27823_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \gen1/i27742_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_SLICE_1878 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \gen1/i27813_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \gen1/i27739_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_three1_SLICE_1889 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \gen1/eight1/i138_rep_381_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40889 \gen1/three1/i224_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_seven1_SLICE_1894 ( input D0, C0, B0, A0, output F0 );

  lut40890 \gen1/seven1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_one1_SLICE_1895 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40891 \gen1.one1.SLICE_1895_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40892 \gen1/one1/i26981_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gen1/one1/one_rgb_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0xFF98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1900 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 \gen1/game1/LessThan_649_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1901 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40893 \gen1.game1.i29005_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \gen1/game1/i28970_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1902 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40217 \gen1/game1/LessThan_797_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1903 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40244 \gen1/game1/equal_1080_i20_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1905 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 \gen1/game1/i1_2_lut_adj_557 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40894 \gen1/game1/i1_2_lut_3_lut_adj_421 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_game1_SLICE_1911 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \gen1/game1/i2_3_lut_adj_453 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1912 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40155 \gen1/game1/i14333_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1914 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40721 \gen1/game1/i2_3_lut_adj_459 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gen1_game1_SLICE_1917 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40155 \gen1/game1/i14323_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1950 ( input DI1, D1, C1, B1, C0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40483 \audio.SLICE_1950_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40895 \audio/sub_73_inv_0_i17_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \audio/audioTone_c_I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module audio_SLICE_1954 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1955 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1956 ( input D0, output F0 );
  wire   GNDI;

  lut40870 \audio/sub_73_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1957 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1960 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i14_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1962 ( input D0, output F0 );
  wire   GNDI;

  lut40870 \audio/sub_73_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1964 ( input D0, output F0 );
  wire   GNDI;

  lut40870 \audio/sub_73_inv_0_i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module audio_SLICE_1968 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40871 \audio/sub_73_inv_0_i15_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 \audio/sub_73_inv_0_i16_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga1_SLICE_1973 ( input D0, C0, B0, A0, output F0 );

  lut40896 \vga1/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gen1_rom1_mux_44 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B_B \gen1/rom1/mux_44 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x0101000000000000000000000101000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0303000007070000000003030101030300000303000000000303000001010000";

    defparam INST10.INIT_2 = "0x03030000000007070707000000001F1F0C0C0000000000000000000000000404";

    defparam INST10.INIT_3 = "0x0707000004040707000000000303000000000303000000000202020202020202";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0303000003030000000003030000030300000303000000000101000001010101";

    defparam INST10.INIT_A = "0x01010000000003030707000000000F0F0C0C0000000000000000000000000606";

    defparam INST10.INIT_B = "0x0707040404040303000000000303000000000101000000000101000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_42 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0897 \gen1/rom1/mux_42 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0897 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFFFFAFFFAFFFAFFFAFFFEDFF6DFF6DFFFDFFFDFFFDFFFDFF7FFF7FFF7FFF7FFF";

    defparam INST10.INIT_1 = "0xB3317170797879787CFC7CFC7CFC7EFE7EFE7EFE7BFF7BFF7BFF7BFF7BFFFFFF";

    defparam INST10.INIT_2 = "0x53C173C162C0E000E000E000E000E000E000E000E000F301F301F101E1015311";

    defparam INST10.INIT_3 = "0x9191F5F53535FAFAC1C13F3FF8F8E1E10909F9F9F9F9F9F9F9F9F1F1F1F163E1";

    defparam INST10.INIT_4 = "0x7FFF7FFF7BFB7FFF7FFF7FFF7FFF67E774F463E30C8C3A3AF5F5C5C53434F5F5";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0xF2FFFAFF7AFF7BFF7FFF7FFF7FFF7FFF5FFF5FFF5FFF5FFF5FFF5FFF5FFF7FFF";

    defparam INST10.INIT_9 = "0x783838386878E8786C7C6CFC6EFE6EFE6EFE67FF67FF67FF6FFF67FF77FFF6FF";

    defparam INST10.INIT_A = "0x69E170E071C06000E000E000E000E000A000E000F000F000F101FB0173018808";

    defparam INST10.INIT_B = "0x9F9FFCFC1B1BFAFAC5C53F3FF8F8E1E0050475747DFC78F878F878F871F179F1";

    defparam INST10.INIT_C = "0x7FFF7FFFF3F3FFFFF7F7F7F7FFFFBFFFBEFEB1F10C8C3B3BF3F3CCCC3F3FFCFC";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";
endmodule

module gen1_rom1_mux_41 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0898 \gen1/rom1/mux_41 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0898 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFFFFAFAFAFAFAFAFAFAFEDED6D6D6D6DFDFDFDFDFDFDFDFD7F7F7F7F7F7F7F7F";

    defparam INST10.INIT_1 = "0xB33571F6797E797A7C7F7C7F7C7D7E7F7E7F7E7E7B7B7B7B7B7B7B7B7B7BFFFF";

    defparam INST10.INIT_2 = "0x534D734D625DE01DE01DE01DE01DE01DE01DE01DE01EF30DF30DF10DE10D5315";

    defparam INST10.INIT_3 = "0x9591F7F53535FAFAF9C1FF3FF8F8E1E7090FF9FFF9FFF9FFF9FFF1FDF1FD636D";

    defparam INST10.INIT_4 = "0x7F7F7F7F7B7B7F7F7F7F7F7F7F7F6767747463630C0C3A3AFDF5F7C5F534F5F5";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0xF2F2FAFA7A7A7B7B7F7F7F7F7F7F7F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F7F7F";

    defparam INST10.INIT_9 = "0x78BE38BA68EBE86B6C6D6C6D6E6F6E6E6E6E6767676767676F6F67677777F6F6";

    defparam INST10.INIT_A = "0x6967706E714E601FE01FE01FE01FE01FA05FE01FF00EF00EF10FFB057305880E";

    defparam INST10.INIT_B = "0x9F9FFFFC1B1BFAFAFDC5FF3FF8F8E1E2050675767D7E787E787E787E71777977";

    defparam INST10.INIT_C = "0x7F7F7F7FF3F3FFFFF7F7F7F7FFFFBFBFBEBEB1B10C0C3B3BFBF3FFCCFF3FFFFC";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_39 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0899 \gen1/rom1/mux_39 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0899 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF8FF000300036063E0E3848785878587F9FB797B0107018F01FF00FF00FF00FF";

    defparam INST10.INIT_1 = "0xE1EC020CE0E800087078909C202FD0DF101FF0FF101F0007F0F70007F0F70007";

    defparam INST10.INIT_2 = "0xF0FF00090108F0F8F0F801080108F1F4303E000E01FE00FE00FE01FE00DE212E";

    defparam INST10.INIT_3 = "0xF3F78B8F8B8FF3F783870206939763670206F0F40007000F101F101F101F101F";

    defparam INST10.INIT_4 = "0x80FF8087000780878087808780878087808780878087808483FF83FF82FE8387";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0xF8FB000300037071707190919495C4C57C7D787B0083008700FF00FF00FF00FF";

    defparam INST10.INIT_9 = "0xD1DE505CF2FC00043034D0D40007E0E70007F0F700070007F8FF0007F8FF0003";

    defparam INST10.INIT_A = "0xF0F740414040F0F0F0F081808084F8FC3037000700FE00FF00FF00FE00CE202E";

    defparam INST10.INIT_B = "0xF9F901010101F9F901050105999D696D292DF8FC000700071017000740474047";

    defparam INST10.INIT_C = "0x80FF00430043004300C300C300C300C300C300C300C300C001FD01FD01FD0105";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";
endmodule

module gen1_rom1_mux_38 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0900 \gen1/rom1/mux_38 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0900 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF8F8000000006060E0E0848485858585F9F97979010101010101000000000000";

    defparam INST10.INIT_1 = "0xE1E00201E0E30003707390902020D0D01010F0F010100000F0F00000F0F00000";

    defparam INST10.INIT_2 = "0xF0F000000104F0F6F0F701060102F1F030300000010000000000010000002120";

    defparam INST10.INIT_3 = "0xF3F38B8B8B8BF3F383830302939363630202F0F0000000001010101010101010";

    defparam INST10.INIT_4 = "0x8080808000008080808080808080808080808080808080808383838383828383";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0xF8F8000000007070707090909494C4C47C7C7878000000000000000000000000";

    defparam INST10.INIT_9 = "0xD1D05051F2F100033033D0D00000E0E00000F0F000000000F8F80000F8F80000";

    defparam INST10.INIT_A = "0xF0F040404042F0F2F0F381828083F8F830300000000000000000000000002020";

    defparam INST10.INIT_B = "0xF9F901010101F9F901010101999969692929F8F8000000001010000040404040";

    defparam INST10.INIT_C = "0x8080000000000000000000000000000000000000000000000101010101010101";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_36 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0901 \gen1/rom1/mux_36 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0901 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFFFFFFFFFFFFF7FFB7FFBFFFBFFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0xFFFFEFFFEFFFEFFF6F7FEF7FEF7F6F7F6F7F2F3F6F3F6F3F6F3F6F3F2F3F7F7F";

    defparam INST10.INIT_2 = "0xFFFF7F1F3F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F1F3F1FFFFFFFFFFFFF";

    defparam INST10.INIT_3 = "0x7D7D7D7D61619D9DF1F18D8D3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFFFFFFFFFFF3F3CBCB3B3BFFFFC7C71F1FFFFF67677D7D4545";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0xFFFFFFFFEFFFEFFFEFFF6FFF7FFF7FFF7FFF7FFF7FFF7FFFDFFFDFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0xFBFFFBFFFBFFFBFF7B7F7F7F3F3F7F3F7F3F3F3F1F1F1F1F1B1F3B3FBFBFBFBF";

    defparam INST10.INIT_A = "0xFFFF7F1F1F0F1F0F0F070F070F070F070F070F070F0F1B0FBB8FFBFFFBFFFBFF";

    defparam INST10.INIT_B = "0xFDFDFFFF73730F0FF9F9C7C71F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFFFFFFFFFFFFFFF3F3E7E71F1FFDFDE1E19D9D7D7D6161FDFDC1C1";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";
endmodule

module gen1_rom1_mux_35 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0902 \gen1/rom1/mux_35 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0902 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFFFFFFFFFFFFF7F7B7B7BFBFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0xFFFFEFEFEFEFEFEF6F6FEF6FEF6F6FEF6FEF2FAF6FAF6FAF6FAF6FAF2F2F7F7F";

    defparam INST10.INIT_2 = "0xFFFF7F1F3F8F1FAF1F6F1F6F1FAF1FEF1FEF1FEF1F2F1F3F3F5FFFFFFFFFFFFF";

    defparam INST10.INIT_3 = "0x7D7D7D7D7D61FD9DF1F18D8D3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFFFFFFFFFFF3F3CBCB3B3BFFFFFFC7FF1FFFFF67677D7D4545";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0xFFFFFFFFEFEFEFEFEFEF6F6F7F7F7F7F7F7F7F7F7F7F7F7FDFDFDFDFFFFFFFFF";

    defparam INST10.INIT_9 = "0xFBFBFBFBFBFBFBFB7B7B7FFF3FBF7FBF7FBF3FFF1F5F1FDF1BDB3B7BBFFFBFBF";

    defparam INST10.INIT_A = "0xFFFF7F1F1FEF1FCF0F770F770FD70FD70FF70FF70FDF1BEBBB8BFBFBFBFBFBFB";

    defparam INST10.INIT_B = "0xFDFDFFFF7F737F0FF9F9C7C71F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFFFFFFFFFFFFFFF3F3E7E71F1FFDFDFDE1FD9D7D7D6161FDFDC1C1";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_34 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0903 \gen1/rom1/mux_34 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0903 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000080008000808080808080C080C080C080C08000000000";

    defparam INST10.INIT_2 = "0x00006000B080B0A070607060B0A0F0E0F0E0F0E0302020206040000000000000";

    defparam INST10.INIT_3 = "0x7C7C7C7C60609C9CF0F080800000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x000000000000000000000000000008083838FCFCC4C41C1CFCFC64647C7C4444";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000080808080C080C080C0C04040C0C0C0C0404040400000";

    defparam INST10.INIT_A = "0x00006000F0E0D0C078707870D8D0D8D0F8F0F8F0D0D0F0E03000000000000000";

    defparam INST10.INIT_B = "0xFCFCFEFE72720E0EF8F8C0C00000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x000000000000000000000000000004041C1CFCFCE0E09C9C7C7C6060FCFCC0C0";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_43 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0904 \gen1/rom1/mux_43 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0904 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x0101000000000000000000000101000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0303000007070000000003030101030300000303000000000303000001010000";

    defparam INST10.INIT_2 = "0x03030000000007070707000000001F1F0C0C0000000000000000000000000404";

    defparam INST10.INIT_3 = "0x0707000004040707000000000303000000000303000000000202020202020202";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0303000003030000000003030000030300000303000000000101000001010101";

    defparam INST10.INIT_A = "0x01010000000003030707000000000F0F0C0C0000000000000000000000000606";

    defparam INST10.INIT_B = "0x0707040404040303000000000303000000000101000000000101000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_40 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0905 \gen1/rom1/mux_40 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0905 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x8604878607060302030303030101010101010000000000000000000000000000";

    defparam INST10.INIT_2 = "0x1E0C3E0C3F1DFD1DFD1DFD1DFD1DFD1DFD1DFD1DFE1EFE0CFE0CFC0CEC0C4604";

    defparam INST10.INIT_3 = "0x9191F5F53535FAFAC1C13F3FF8F8E6E6060606060606060606060C0C0C0C0E0C";

    defparam INST10.INIT_4 = "0x00000000000000000000000000000000000003030C0C3A3AF5F5C5C53434F5F5";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0xC686828283838303010101010101000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0E061E0E3F0E7F1FFF1FFF1FFF1FFF1FFF5FFF1FFE0EFE0EFE0EFE0476048606";

    defparam INST10.INIT_B = "0x9F9FFCFC1B1BFAFAC5C53F3FF8F8E3E203020302030206060606060606060E06";

    defparam INST10.INIT_C = "0x00000000000000000000000000000000000001010C0C3B3BF3F3CCCC3F3FFCFC";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_37 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0906 \gen1/rom1/mux_37 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0906 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF8F8000000006060E0E0848484848484F8F87878000000000000000000000000";

    defparam INST10.INIT_1 = "0xE1E00301E3E30303737390902020D0D01010F0F010100000F0F00000F0F00000";

    defparam INST10.INIT_2 = "0xF0F000000504F6F6F7F707060302F1F030300000010000000000010000002120";

    defparam INST10.INIT_3 = "0xF3F38B8B8B8BF3F383830202939363630202F0F0000000001010101010101010";

    defparam INST10.INIT_4 = "0x808080803800888098808880B880988098808880B88080808383838382828383";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0xF8F8000000007070707090909494C4C47C7C7878000000000000000000000000";

    defparam INST10.INIT_9 = "0xD1D05151F3F103033333D0D00000E0E00000F0F000000000F8F80000F8F80000";

    defparam INST10.INIT_A = "0xF0F040404242F2F2F3F383828383F8F830300000000000000000000000002020";

    defparam INST10.INIT_B = "0xF9F901010101F9F901010101999969692929F8F8000000001010000040404040";

    defparam INST10.INIT_C = "0x0000000038002000300020003800200030002000380000000101010101010101";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module gen1_rom1_mux_45 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0907 \gen1/rom1/mux_45 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0907 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x01FD00FC00FC00FC00FE00FE01FF00FE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_1 = "0x03F300F007FF00F800F803FB01F903FB00F803FB00F800FC03FF00FC01FD00FC";

    defparam INST10.INIT_2 = "0x03FF00F800F807FF07F700F000E01FFF0CEC00F000FF00FF00FF00FF00F104F4";

    defparam INST10.INIT_3 = "0x07F700F004F407FF00F800F803FB00F800FC03FF00FC00FC02FE02FE02FE02FE";

    defparam INST10.INIT_4 = "0x00FE00FE00FC00FC00FC00FD00FD00FD00FD00FD00FD00FD00FD00FD00FF00F0";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FE00FE00FE00FE00FE00FE00FE00FE00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_9 = "0x03FB00F803FB00F800FC03FF00FC03FF00FC03FF00FC00FC01FD00FC01FD01FF";

    defparam INST10.INIT_A = "0x01FD00FC00FC03FB07FF00F800F00FEF0CFC00F000FF00FF00FF00FF00F906FE";

    defparam INST10.INIT_B = "0x07FF04FC04FC03FB00F800FC03FF00FC00FC01FD00FC00FC01FD00FC00FC00FC";

    defparam INST10.INIT_C = "0x00FF00FF00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00F8";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";
endmodule

module gen1_five1_x_1__I_0_2 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0908 \gen1/five1/x_1__I_0_2 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0908 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFFFFFFFF";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7";

    defparam INST10.INIT_2 = "0xF7F7F7F3F7F3F7F3F7F3F7F3F7F3F7F3F7F3F7F3F3F3F3F3F3F3F3F3F3F3FFFF";

    defparam INST10.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7";

    defparam INST10.INIT_4 = "0xFDF5FDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3FFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDF5FDF5";

    defparam INST10.INIT_6 = "0xFDFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3FFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_8 = "0xFDFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3FFFF";

    defparam INST10.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_A = "0xFDF9FDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3FFFF";

    defparam INST10.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDF9FDF9";

    defparam INST10.INIT_C = "0xFBFBFBFBFBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF1F9F1F9F1F9F1F9F1FBFBFFFF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFB";

    defparam INST10.INIT_E = "0xFBFBFBFBFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFB";
endmodule

module gen1_five1_x_1__I_0_3 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0909 \gen1/five1/x_1__I_0_3 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0909 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF7F7F7F7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFFFFFFFF";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7";

    defparam INST10.INIT_2 = "0xF7F7F3F3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FFF3FFFF";

    defparam INST10.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7";

    defparam INST10.INIT_4 = "0xF5F5F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F5F5F5F5";

    defparam INST10.INIT_6 = "0xFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_8 = "0xFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_A = "0xF9F9F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF9F9F9F9";

    defparam INST10.INIT_C = "0xFBFBFBFBF7F3F7F3F7F3F7F3F7F3F7F3F7F3F5F1F5F1F5F1F5F1F5F1FFFBFFFF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFB";

    defparam INST10.INIT_E = "0xFBFBFBFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFB";
endmodule

module gen1_five1_x_1__I_0 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0910 \gen1/five1/x_1__I_0 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0910 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xF7F7F7F7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFFFFFFFF";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7";

    defparam INST10.INIT_2 = "0xF7F7F3F3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FBF3FFF3FFFF";

    defparam INST10.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7";

    defparam INST10.INIT_4 = "0xF5F5F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F5F5F5F5";

    defparam INST10.INIT_6 = "0xFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_8 = "0xFDFDF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFD";

    defparam INST10.INIT_A = "0xF9F9F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1FFF3FFFF";

    defparam INST10.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF9F9F9F9";

    defparam INST10.INIT_C = "0xFBFBFBFBF7F3F7F3F7F3F7F3F7F3F7F3F7F3F5F1F5F1F5F1F5F1F5F1FFFBFFFF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFB";

    defparam INST10.INIT_E = "0xFBFBFBFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFB";
endmodule

module gen1_end_screen1_mux_69 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0911 \gen1/end_screen1/mux_69 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0911 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xEFFFE8FFE8FBE0FCE0F7E0FCE0FCF0FFF0FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0xE1FDE0FFE8FFE8FFEFFFEFFFE7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFEFFF";

    defparam INST10.INIT_2 = "0xF9FEF9FDF9FFF9FFF9FFF9FDF9FFF9FBF9FFF9FDF9FFF9FFF9FDE9FFE1FFE1FF";

    defparam INST10.INIT_3 = "0xFFEFFFEFF9EFF9EFF0EEF0ECF1EFF0EFF0E6F8F7F8F7F8F6F8F7F8F7F9FEF9FE";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFDFFFDFFFEFFFEFFFAFFFBFFF3FFF3FFE7FFE7FFEFFFEFFFEF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xF7FFF1FFF0F9F0FFF0FBF0FEF0FEF0FFF8FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0xE0FDE0FFE8FFE8FFF7FFF7FFF7FFF7FFF3FFF0FCFBFFFBFFF3FFF3FFF7FFF7FF";

    defparam INST10.INIT_A = "0xFCFFFCFDFCFFFCFFFCFFFCFDFCFFFCFEFCFFFCFDFCFFFCFFFCFDF4FFF4FFF4FF";

    defparam INST10.INIT_B = "0xFFEFFFE7F9E7F9E7F0E7F0E3F8F7F8F7F8F5FCF3FCF3F8F9FCFBFCFBFCFFFCFF";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFDFFFDFFFCFFFCFFFDFFFDFFF9FFF3FFF3FFF3FFF3FFE7FFF7FFEF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_68 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0912 \gen1/end_screen1/mux_68 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0912 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xEFEFE8E8E8E8E0E0E0E0E0E0E0E0F0F0F0F0F8F8FFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0xE1E5E0E6E8EAE8E8EFEFEFEFE7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7EFEF";

    defparam INST10.INIT_2 = "0xF8FEF9FDF9FFF9FFF9FFF9FDF9FFF9FBF9FFF9FDF9FFF9FFF9FDE9EFE1E7E1E7";

    defparam INST10.INIT_3 = "0xE7E8E7E8E1E8E1E8E0E0E0E0E0E1E0E0E0E0F0F0F0F0F0F0F0F0F0F4F8FEF8FE";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFDFDFDFDFCFEFCFEF8FAF8FBF0F3F0F3E0E7E3E4E3ECE3ECE7E8";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xF7F7F1F1F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8FFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0xE0E1E0E3E8EAE8E8F7F7F7F7F7F7F7F7F3F3F0F0FBFBFBFBF3F3F3F3F7F7F7F7";

    defparam INST10.INIT_A = "0xFCFFFCFDFCFFFCFFFCFFFCFDFCFFFCFEFCFFFCFDFCFFFCFFFCFDF4F7F4F7F4F7";

    defparam INST10.INIT_B = "0xE7E8E7E0E1E0E1E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8FCFFFCFF";

    defparam INST10.INIT_C = "0xFFFFFFFFFDFDFDFDFCFCFCFCFCFDFCFDF8F9F0F3F0F3F0F3F1F2E3E4F3F4E3EC";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_66 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0913 \gen1/end_screen1/mux_66 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0913 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFDFDCDCDFDFDFEFECECEFFFFEFEFFEFEDEDEFDFDEDEDFDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_1 = "0x6E6EDFDF7F7FCCCCFCFC4F4FFFFFFFFFCFCFFCFCFCFCFFFFCFCFFEFEFEFECDCD";

    defparam INST10.INIT_2 = "0x4D4DFEFEFEFEFFFF4F4F7C7CFCFCCFCFFFFF7E7E7E7E7D7DFDFD7D7D4D4D7E7E";

    defparam INST10.INIT_3 = "0xCFCFFFFFFFFFFFFFFFFFCCCCFCFCFFFFCFCFFFFFFFFFCCCC7C7CDFDFFFFFFDFD";

    defparam INST10.INIT_4 = "0xFFFFFEFEFDFDFDFDEDEDDDDDFDFDCDCDFFFFCFCFFFFFFFFFCFCFFCFCFCFCFFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xFDFDEDEDD5D5D6D6EEEEFFFFF7F7EEEECECEEDEDF5F5FDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_9 = "0x5E5EE7E76767C4C4FCFC4F4FE7E7E7E7CFCFFCFCFCFCFFFFE7E7DEDEDEDEE5E5";

    defparam INST10.INIT_A = "0x6D6DFEFEFEFE7F7FCFCFE4E46464CFCF7F7FFEFEFEFE5555C5C5C5C5C5C5FEFE";

    defparam INST10.INIT_B = "0xC7C7F7F7F7F7FFFFD7D7C4C4D4D4FFFFE7E7DFDFDFDFE4E47C7CEFEFC7C7D5D5";

    defparam INST10.INIT_C = "0xFFFFFEFEFDFDFDFDDDDDE5E5E5E5C5C5FFFFCFCFE7E7E7E7CFCFFCFCF4F4F7F7";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_65 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0914 \gen1/end_screen1/mux_65 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0914 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFDFDCDCDFDFDFEFECECEFFFFEFEFFEFEDEDEFDFDEDEDFDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_1 = "0x6E6EDFDF7F7FCCCCFCFC4F4FFFFFFFFFCFCFFCFCFCFCFFFFCFCFFEFEFEFECDCD";

    defparam INST10.INIT_2 = "0x4D4DFEFEFEFEFFFF4F4F7C7CFCFCCFCFFFFF7E7E7E7E7D7DFDFD7D7D4D4D7E7E";

    defparam INST10.INIT_3 = "0xCFCFFFFFFFFFFFFFFFFFCCCCFCFCFFFFCFCFFFFFFFFFCCCC7C7CDFDFFFFFFDFD";

    defparam INST10.INIT_4 = "0xFFFFFEFEFDFDFDFDEDEDDDDDFDFDCDCDFFFFCFCFFFFFFFFFCFCFFCFCFCFCFFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xFDFDEDEDD5D5D6D6EEEEFFFFF7F7EEEECECEEDEDF5F5FDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_9 = "0x5E5EE7E76767C4C4FCFC4F4FE7E7E7E7CFCFFCFCFCFCFFFFE7E7DEDEDEDEE5E5";

    defparam INST10.INIT_A = "0x6D6DFEFEFEFE7F7FCFCFE4E46464CFCF7F7FFEFEFEFE5555C5C5C5C5C5C5FEFE";

    defparam INST10.INIT_B = "0xC7C7F7F7F7F7FFFFD7D7C4C4D4D4FFFFE7E7DFDFDFDFE4E47C7CEFEFC7C7D5D5";

    defparam INST10.INIT_C = "0xFFFFFEFEFDFDFDFDDDDDE5E5E5E5C5C5FFFFCFCFE7E7E7E7CFCFFCFCF4F4F7F7";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_63 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0915 \gen1/end_screen1/mux_63 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0915 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xBFFFBFFF37F73F7F3FFF3F7F3F7F3FFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0x34F4AFEFBCFCA6E6BEFEA4E4BFFFBFFFE7E77FFF67E73FFF3FFF27E7BFFFAFEF";

    defparam INST10.INIT_2 = "0xFCFCFFFFFFFFFEFEFDFDFDFDFEFEFFFFE5E5FEFEFEFEFCFCBFFFBDFD24E43CFC";

    defparam INST10.INIT_3 = "0xFFDFFFDFFFDFFFDFFFDFFFDFFF9FFFBF7FBF7FBFFF3F7F3FFC7CFF7FFF7FFFFF";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFFFFFFFF9FFF1FFF1FFF7FFF5FFF5FFFDFFFFFFFDFFF9FFFDF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0x83E303E30FEF1FFF1FFF1F7F1F7F3FFF3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0x0EEE13F312F2C3E3DFFFD6F6EBEBABEBB7F7BFFFBFFFABEBABEBB7F7BFFFBBFB";

    defparam INST10.INIT_A = "0xFF7FFFFFFFFFFEFEFFFFFFFFFEFEFFFFFFFFFEFEFFFFEAEAA3E3A3E3A3E31FFF";

    defparam INST10.INIT_B = "0xFFEFFFEFFFEFFFCFFFCFFFDFFFDFFF9F3F9F7F9F7F9F7FBF7FBFFF3FFF7FFF7F";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFFFFDFFFDFFFDFFFBFFF2FFF2FFF6FFFFFFFCFFFEFFFEFFFCFFFCF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_62 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0916 \gen1/end_screen1/mux_62 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0916 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xBFBFBFBF37373F3F3F3F3F3F3F3F3F3F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0x3434AFAFBCBCA6A6BEBEA4A4BFBFBFBFE7E77F7F67673F3F3F3F2727BFBFAFAF";

    defparam INST10.INIT_2 = "0xFCFCFFFFFFFFFEFEFDFDFDFDFEFEFFFFE5E5FEFEFEFEFCFCBFBFBDBD24243C3C";

    defparam INST10.INIT_3 = "0x1FDF9F5F9F5F9F5F1FDF1FDF1F9F3FBF3F3F3F3F3F3F3F3F7C7C7F7F7F7FFFFF";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFFFFFF9F9F1F1F1F1F1F7F1F5F1F5F1FDF1FFF1FDF1F9F1FDF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0x838303030F0F1F1F1F1F1F1F1F1F3F3F3F3F7F7FFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0x0E0E13131212C3C3DFDFD6D6EBEBABABB7B7BFBFBFBFABABABABB7B7BFBFBBBB";

    defparam INST10.INIT_A = "0x7F7FFFFFFFFFFEFEFFFFFFFFFEFEFFFFFFFFFEFEFFFFEAEAA3A3A3A3A3A31F1F";

    defparam INST10.INIT_B = "0x8F6F8F6F8F6F8F4F0FCF1FDF1FDF1F9F1F1F1F1F1F1F3F3F3F3F3F3F7F7F7F7F";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFFDFDFDFDFDFDF9FBF0F2F0F2F0F6F1FFF0FCF0FEF0FEF0FCF8F4F";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_60 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0917 \gen1/end_screen1/mux_60 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0917 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_1 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_2 = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_3 = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_4 = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_9 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_A = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_B = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_C = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_59 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0918 \gen1/end_screen1/mux_59 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0918 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_1 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_2 = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_3 = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_4 = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_9 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_A = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_B = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_C = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_58 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0919 \gen1/end_screen1/mux_58 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0919 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_1 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_2 = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_3 = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_4 = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xDFDFDFDFDFDF3F3F3F3FFFFFFFFFBFBFBFBFDFDFDFDFDFDFDFDF3F3F3F3FFFFF";

    defparam INST10.INIT_9 = "0x3F3FFFFFFFFF1F1F1F1F7F7F7F7FBFBFBFBF1F1F1F1FFFFFFFFF3F3F3F3FDFDF";

    defparam INST10.INIT_A = "0xBFBF5F5F5F5F5F5F5F5F1F1F1F1FFFFFFFFF7F7F7F7F5F5F5F5FDFDFDFDF3F3F";

    defparam INST10.INIT_B = "0xDFDFDFDFDFDFFFFFFFFF3F3F3F3F5F5F5F5F5F5F5F5F3F3F3F3FFFFFFFFFBFBF";

    defparam INST10.INIT_C = "0xFFFFDFDF5F5F5F5F5F5F5F5FBFBFBFBFFFFFDFDFDFDFDFDFDFDF1F1F1F1FDFDF";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_67 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0920 \gen1/end_screen1/mux_67 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0920 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xEFEFE8E8E8E8E0E0E0E0E0E0E0E0F0F0F0F0F8F8FFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0xE1E1E0E0E8E8E8E8EFEFEFEFE7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7EFEF";

    defparam INST10.INIT_2 = "0xF8F8F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9E9E9E1E1E1E1";

    defparam INST10.INIT_3 = "0xE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F8F8F8F8";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFDFDFDFDFCFCFCFCF8F8F8F8F0F0F0F0E0E0E0E0E0E0E0E0E0E0";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xF7F7F1F1F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8FFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0xE0E0E0E0E8E8E8E8F7F7F7F7F7F7F7F7F3F3F0F0FBFBFBFBF3F3F3F3F7F7F7F7";

    defparam INST10.INIT_A = "0xFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF4F4F4F4F4F4";

    defparam INST10.INIT_B = "0xE0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8FCFCFCFC";

    defparam INST10.INIT_C = "0xFFFFFFFFFDFDFDFDFCFCFCFCFCFCFCFCF8F8F0F0F0F0F0F0F0F0E0E0F0F0E0E0";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_64 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0921 \gen1/end_screen1/mux_64 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0921 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xFDFDCDCDFDFDFEFECECEFFFFEFEFFEFEDEDEFDFDEDEDFDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_1 = "0x6E6EDFDF7F7FCCCCFCFC4F4FFFFFFFFFCFCFFCFCFCFCFFFFCFCFFEFEFEFECDCD";

    defparam INST10.INIT_2 = "0x4D4DFEFEFEFEFFFF4F4F7C7CFCFCCFCFFFFF7E7E7E7E7D7DFDFD7D7D4D4D7E7E";

    defparam INST10.INIT_3 = "0xCFCFFFFFFFFFFFFFFFFFCCCCFCFCFFFFCFCFFFFFFFFFCCCC7C7CDFDFFFFFFDFD";

    defparam INST10.INIT_4 = "0xFFFFFEFEFDFDFDFDEDEDDDDDFDFDCDCDFFFFCFCFFFFFFFFFCFCFFCFCFCFCFFFF";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0xFDFDEDEDD5D5D6D6EEEEFFFFF7F7EEEECECEEDEDF5F5FDFDFDFDFEFEFEFEFFFF";

    defparam INST10.INIT_9 = "0x5E5EE7E76767C4C4FCFC4F4FE7E7E7E7CFCFFCFCFCFCFFFFE7E7DEDEDEDEE5E5";

    defparam INST10.INIT_A = "0x6D6DFEFEFEFE7F7FCFCFE4E46464CFCF7F7FFEFEFEFE5555C5C5C5C5C5C5FEFE";

    defparam INST10.INIT_B = "0xC7C7F7F7F7F7FFFFD7D7C4C4D4D4FFFFE7E7DFDFDFDFE4E47C7CEFEFC7C7D5D5";

    defparam INST10.INIT_C = "0xFFFFFEFEFDFDFDFDDDDDE5E5E5E5C5C5FFFFCFCFE7E7E7E7CFCFFCFCF4F4F7F7";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module gen1_end_screen1_mux_61 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, 
    output RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0922 \gen1/end_screen1/mux_61 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0922 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xBFBFBFBF37373F3F3F3F3F3F3F3F3F3F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_1 = "0x3434AFAFBCBCA6A6BEBEA4A4BFBFBFBFE7E77F7F67673F3F3F3F2727BFBFAFAF";

    defparam INST10.INIT_2 = "0xFCFCFFFFFFFFFEFEFDFDFDFDFEFEFFFFE5E5FEFEFEFEFCFCBFBFBDBD24243C3C";

    defparam INST10.INIT_3 = "0x1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F3F3F7C7C7F7F7F7FFFFF";

    defparam INST10.INIT_4 = "0xFFFFFFFFFFFFFFFFFFFF9F9F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_6 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_8 = "0x838303030F0F1F1F1F1F1F1F1F1F3F3F3F3F7F7FFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_9 = "0x0E0E13131212C3C3DFDFD6D6EBEBABABB7B7BFBFBFBFABABABABB7B7BFBFBBBB";

    defparam INST10.INIT_A = "0x7F7FFFFFFFFFFEFEFFFFFFFFFEFEFFFFFFFFFEFEFFFFEAEAA3A3A3A3A3A31F1F";

    defparam INST10.INIT_B = "0x0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F3F3F3F3F3F3F7F7F7F7F";

    defparam INST10.INIT_C = "0xFFFFFFFFFFFFDFDFDFDFDFDF9F9F0F0F0F0F0F0F1F1F0F0F0F0F0F0F0F0F0F0F";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_E = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
endmodule

module decoder_lowBCDtoPatternGen_0__I_0 ( input A5, A4, A3, A2, A1, A0, B3, 
    B2, B0, output O9, O8, O7 );
  wire   GNDI;

  MAC16_B \decoder/lowBCDtoPatternGen_0__I_0 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), 
    .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), 
    .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(B3), 
    .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), 
    .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), 
    .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), .D1(GNDI), 
    .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), .DHOLD(GNDI), 
    .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), 
    .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), 
    .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), 
    .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), 
    .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), .O17(), .O16(), 
    .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(O9), .O8(O8), .O7(O7), 
    .O6(), .O5(), .O4(), .O3(), .O2(), .O1(), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module inputKeys_0_ ( output PADDI, input inputKeys0 );
  wire   GNDI;

  BB_B_B \inputKeys_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(inputKeys0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (inputKeys0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module inputKeys_1_ ( output PADDI, input inputKeys1 );
  wire   GNDI;

  BB_B_B \inputKeys_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(inputKeys1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (inputKeys1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module inputKeys_2_ ( output PADDI, input inputKeys2 );
  wire   GNDI;

  BB_B_B \inputKeys_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(inputKeys2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (inputKeys2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module inputKeys_3_ ( output PADDI, input inputKeys3 );
  wire   GNDI;

  BB_B_B \inputKeys_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(inputKeys3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (inputKeys3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module inputKeys_4_ ( output PADDI, input inputKeys4 );
  wire   GNDI;

  BB_B_B \inputKeys_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(inputKeys4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (inputKeys4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clkin ( output PADDI, input clkin );
  wire   GNDI;

  BB_B_B \clkin_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clkin));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clkin => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module audioTone ( input PADDO, output audioTone );
  wire   VCCI;

  BB_B_B \audioTone_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(audioTone));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => audioTone) = (0:0:0,0:0:0);
  endspecify

endmodule

module clkout ( input PADDO, output clkout );
  wire   VCCI;

  BB_B_B \clkout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(clkout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => clkout) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_0_ ( input PADDO, output rgbout0 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_1_ ( input PADDO, output rgbout1 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_2_ ( input PADDO, output rgbout2 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_3_ ( input PADDO, output rgbout3 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_4_ ( input PADDO, output rgbout4 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_5_ ( input PADDO, output rgbout5 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsyncout ( input PADDO, output vsyncout );
  wire   VCCI;

  BB_B_B \vsyncout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsyncout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsyncout) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsyncout ( input PADDO, output hsyncout );
  wire   VCCI;

  BB_B_B \hsyncout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsyncout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsyncout) = (0:0:0,0:0:0);
  endspecify

endmodule
