module top_module (input a, input b, input c, output out);
    // Internal wire to connect the output of the 5-input AND gate
    wire and_out;

    // Instantiate the provided 5-input AND gate.
    // For a three-input operation, tie the unused inputs 'd' and 'e' to logic 1.
    andgate inst1 (
        .out(and_out),
        .a(a),
        .b(b),
        .c(c),
        .d(1'b1),
        .e(1'b1)
    );

    // Invert the AND gate output to achieve NAND functionality.
    assign out = ~and_out;
endmodule