var searchData=
[
  ['pack_5fvoltage_9619',['Pack_Voltage',['../BQ76942_8c.html#a93f5eaf91b2556a924a41bd9ebcf79fd',1,'BQ76942.c']]],
  ['package_20type_9620',['PACKAGE TYPE',['../group__UTILS__EC__PACKAGETYPE.html',1,'']]],
  ['package_5fbase_9621',['PACKAGE_BASE',['../group__Peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'stm32f446xx.h']]],
  ['package_5fbase_5faddress_9622',['PACKAGE_BASE_ADDRESS',['../group__UTILS__LL__Private__Constants.html#gafb1d0907a8ece7931174554271a52a90',1,'stm32f4xx_ll_utils.h']]],
  ['packgain_9623',['PackGain',['../BQ76942_8h.html#aef49b97f61757fb30fdd5a25d265bf53',1,'BQ76942.h']]],
  ['packpinvoltage_9624',['PACKPinVoltage',['../BQ76942_8h.html#a0330545079d812893d079dff96890959',1,'BQ76942.h']]],
  ['par_9625',['PAR',['../structDMA__Stream__TypeDef.html#adbeac1d47cb85ab52dac71d520273947',1,'DMA_Stream_TypeDef']]],
  ['patt_9626',['PATT',['../structFMC__Bank3__TypeDef.html#a4cca3d0ef62651cc93d4070278bb5376',1,'FMC_Bank3_TypeDef']]],
  ['pchgtest_9627',['PCHGTEST',['../BQ76942_8h.html#a15e009e49962e0951aacd137963c5ae8',1,'BQ76942.h']]],
  ['pcr_9628',['PCR',['../structFMC__Bank3__TypeDef.html#ad7e74bf59532cbe667231e321bdf0de2',1,'FMC_Bank3_TypeDef']]],
  ['pcsr_9629',['PCSR',['../group__CMSIS__Core__SysTickFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113',1,'DWT_Type']]],
  ['pdsgtest_9630',['PDSGTEST',['../BQ76942_8h.html#a3a6ddfd349c98787a42ea62676109012',1,'BQ76942.h']]],
  ['pecr_9631',['PECR',['../structFMPI2C__TypeDef.html#a51b237eef8aba0ac4738ff2f39f109c5',1,'FMPI2C_TypeDef']]],
  ['pendsv_5fhandler_9632',['PendSV_Handler',['../stm32f4xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c'],['../stm32f4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c']]],
  ['pendsv_5firqn_9633',['PendSV_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32f446xx.h']]],
  ['periph_5fbase_9634',['PERIPH_BASE',['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32f446xx.h']]],
  ['periph_5fbb_5fbase_9635',['PERIPH_BB_BASE',['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32f446xx.h']]],
  ['peripheral_5fdeclaration_9636',['Peripheral_declaration',['../group__Peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_9637',['Peripheral_interrupt_number_definition',['../group__Peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_9638',['Peripheral_memory_map',['../group__Peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_9639',['Peripheral_Registers_Bits_Definition',['../group__Peripheral__Registers__Bits__Definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_9640',['Peripheral_registers_structures',['../group__Peripheral__registers__structures.html',1,'']]],
  ['pf2lvldelay_9641',['PF2LVLDelay',['../BQ76942_8h.html#ae80d7ebaabe855590b1729d96a46eec5',1,'BQ76942.h']]],
  ['pf_5fenable_9642',['PF_ENABLE',['../BQ76942_8h.html#ad7cce68357b3bd247136060e9505b2be',1,'BQ76942.h']]],
  ['pf_5fforce_5fa_9643',['PF_FORCE_A',['../BQ76942_8h.html#aaca9986392c1c92b7422f4ae29f1ed6c',1,'BQ76942.h']]],
  ['pf_5fforce_5fb_9644',['PF_FORCE_B',['../BQ76942_8h.html#a088485432f2df26818f8ba1536f8363e',1,'BQ76942.h']]],
  ['pf_5freset_9645',['PF_RESET',['../BQ76942_8h.html#a1d0c1e47a548af8f355d5ce0b3e9b93e',1,'BQ76942.h']]],
  ['pfalerta_9646',['PFAlertA',['../BQ76942_8h.html#a834e2ea66e98685e359aac1b540a8d9a',1,'BQ76942.h']]],
  ['pfalertb_9647',['PFAlertB',['../BQ76942_8h.html#abc26608813695a0b728e000dc1b18227',1,'BQ76942.h']]],
  ['pfalertc_9648',['PFAlertC',['../BQ76942_8h.html#aaf75ee03b90fa3243dd8637f574fa453',1,'BQ76942.h']]],
  ['pfalertd_9649',['PFAlertD',['../BQ76942_8h.html#ac8f5b0236c7de18ee8549cd22fd11dcb',1,'BQ76942.h']]],
  ['pfalertmaska_9650',['PFAlertMaskA',['../BQ76942_8h.html#a6d2bb0a5e675470cad6c7bd152630b84',1,'BQ76942.h']]],
  ['pfalertmaskb_9651',['PFAlertMaskB',['../BQ76942_8h.html#a7030af2c06ab9bdbdc58626d610e5a5e',1,'BQ76942.h']]],
  ['pfalertmaskc_9652',['PFAlertMaskC',['../BQ76942_8h.html#a4533640ffedc28969843f373b2e9dc1e',1,'BQ76942.h']]],
  ['pfalertmaskd_9653',['PFAlertMaskD',['../BQ76942_8h.html#ababc2c332537133006cc2d86cdde628c',1,'BQ76942.h']]],
  ['pfr_9654',['PFR',['../group__CMSIS__core__DebugFunctions.html#ga40745bb0af880c45827a653222d54117',1,'SCB_Type']]],
  ['pfstatusa_9655',['PFStatusA',['../BQ76942_8h.html#a9a49a7817f2b5b86d9174c867299a50e',1,'BQ76942.h']]],
  ['pfstatusb_9656',['PFStatusB',['../BQ76942_8h.html#a0ef45a08feb354af60b0289a730022ec',1,'BQ76942.h']]],
  ['pfstatusc_9657',['PFStatusC',['../BQ76942_8h.html#ad81dbf262a58e0334fd6b494b232b8e0',1,'BQ76942.h']]],
  ['pfstatusd_9658',['PFStatusD',['../BQ76942_8h.html#ad4c00f889e94efb2d5afed9596990cd3',1,'BQ76942.h']]],
  ['pid0_9659',['PID0',['../group__CMSIS__core__DebugFunctions.html#gab4a4cc97ad658e9c46cf17490daffb8a',1,'ITM_Type']]],
  ['pid1_9660',['PID1',['../group__CMSIS__core__DebugFunctions.html#ga89ea1d805a668d6589b22d8e678eb6a4',1,'ITM_Type']]],
  ['pid2_9661',['PID2',['../group__CMSIS__core__DebugFunctions.html#ga8471c4d77b7107cf580587509da69f38',1,'ITM_Type']]],
  ['pid3_9662',['PID3',['../group__CMSIS__core__DebugFunctions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3',1,'ITM_Type']]],
  ['pid4_9663',['PID4',['../group__CMSIS__core__DebugFunctions.html#gaad5e11dd4baf6d941bd6c7450f60a158',1,'ITM_Type']]],
  ['pid5_9664',['PID5',['../group__CMSIS__core__DebugFunctions.html#gaf9085648bf18f69b5f9d1136d45e1d37',1,'ITM_Type']]],
  ['pid6_9665',['PID6',['../group__CMSIS__core__DebugFunctions.html#gad34dbe6b1072c77d36281049c8b169f6',1,'ITM_Type']]],
  ['pid7_9666',['PID7',['../group__CMSIS__core__DebugFunctions.html#ga2bcec6803f28f30d5baf5e20e3517d3d',1,'ITM_Type']]],
  ['pir_9667',['PIR',['../structQUADSPI__TypeDef.html#a75e800640a43256743699e865edcea91',1,'QUADSPI_TypeDef']]],
  ['pllcfgr_9668',['PLLCFGR',['../structRCC__TypeDef.html#a2a7ccb4e23cb05a574f243f6278b7b26',1,'RCC_TypeDef']]],
  ['plli2scfgr_9669',['PLLI2SCFGR',['../structRCC__TypeDef.html#ac3beb02dccd9131d6ce55bb29c5fa69f',1,'RCC_TypeDef']]],
  ['pllm_9670',['PLLM',['../structLL__UTILS__PLLInitTypeDef.html#a129ade94ff1ceb47b364505f37a0e054',1,'LL_UTILS_PLLInitTypeDef']]],
  ['plln_9671',['PLLN',['../structLL__UTILS__PLLInitTypeDef.html#aef85256f3086593ffa6ee4ec043ed150',1,'LL_UTILS_PLLInitTypeDef']]],
  ['pllp_9672',['PLLP',['../structLL__UTILS__PLLInitTypeDef.html#a0075fd05dc3f068a9d485ededb5badec',1,'LL_UTILS_PLLInitTypeDef']]],
  ['pllsaicfgr_9673',['PLLSAICFGR',['../structRCC__TypeDef.html#ac4b6f819b8e4f7981b998bd75dafcbce',1,'RCC_TypeDef']]],
  ['pmc_9674',['PMC',['../structSYSCFG__TypeDef.html#ab5c47c570566cb8ff9d0436c17cc9241',1,'SYSCFG_TypeDef']]],
  ['pmem_9675',['PMEM',['../structFMC__Bank3__TypeDef.html#af34d82c290385286c11648a983ab3e71',1,'FMC_Bank3_TypeDef']]],
  ['port_9676',['PORT',['../group__CMSIS__core__DebugFunctions.html#ga1e1155191c4c76c053914ebfb0a85b21',1,'ITM_Type::PORT()'],['../group__CMSIS__core__DebugFunctions.html#ga5df0fc45ccb507deeac1b2fe9519ea86',1,'ITM_Type::PORT()'],['../group__CMSIS__core__DebugFunctions.html#gaa90d3bac71046fdc8656bfc0e63f9583',1,'ITM_Type::PORT()'],['../group__CMSIS__core__DebugFunctions.html#ga83f3d4348364d47a446e011c17255eb4',1,'ITM_Type::PORT()'],['../group__CMSIS__core__DebugFunctions.html#ga973dc73750099dc44669ae6bb78bf06a',1,'ITM_Type::PORT()'],['../group__CMSIS__core__DebugFunctions.html#ga56ce51d0104f875c3a8b1c918abe2c5c',1,'ITM_Type::PORT()']]],
  ['position_5fval_9677',['POSITION_VAL',['../group__Exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'stm32f4xx.h']]],
  ['power_9678',['POWER',['../structSDIO__TypeDef.html#a7c156bc55f6d970a846a459d57a9e940',1,'SDIO_TypeDef']]],
  ['powerconfig_9679',['PowerConfig',['../BQ76942_8h.html#acce2554c05b46912c062c331e9644e6d',1,'BQ76942.h']]],
  ['pr_9680',['PR',['../structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR()'],['../structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR()']]],
  ['prechargestartvoltage_9681',['PrechargeStartVoltage',['../BQ76942_8h.html#a9c1f0f260f6f6af23f01f6a1a4e5ec44',1,'BQ76942.h']]],
  ['prechargestopvoltage_9682',['PrechargeStopVoltage',['../BQ76942_8h.html#a9694ddb880d3524abd77a82c8f12ea40',1,'BQ76942.h']]],
  ['predischargestopdelta_9683',['PredischargeStopDelta',['../BQ76942_8h.html#a1ab4856ae2e35510d73c20df781e2957',1,'BQ76942.h']]],
  ['predischargetimeout_9684',['PredischargeTimeout',['../BQ76942_8h.html#a94d0d788ec23700cca13f5ee86a9c164',1,'BQ76942.h']]],
  ['prer_9685',['PRER',['../structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prev_5fmacwrite_9686',['PREV_MACWRITE',['../BQ76942_8h.html#a22b148f9aa80388042db7aa7e7aec884',1,'BQ76942.h']]],
  ['protectionconfiguration_9687',['ProtectionConfiguration',['../BQ76942_8h.html#a89e10cb1076325619f3edf9856a909b1',1,'BQ76942.h']]],
  ['protectionsrecoverytime_9688',['ProtectionsRecoveryTime',['../BQ76942_8h.html#a5050752f5509940e0eb9d7048ff5a59f',1,'BQ76942.h']]],
  ['prxbuffer_9689',['pRxbuffer',['../structSPI__Handle__t.html#adc70c3b455bb0cc07a8ad8c4750f5097',1,'SPI_Handle_t']]],
  ['psc_9690',['PSC',['../structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921',1,'TIM_TypeDef']]],
  ['pscr_9691',['PSCR',['../group__CMSIS__Core__SysTickFunctions.html#gad092e61fccb6752d3f4adbbd4a7e1567',1,'TPI_Type']]],
  ['psmar_9692',['PSMAR',['../structQUADSPI__TypeDef.html#a380877fcd114e30bba84898c139ca540',1,'QUADSPI_TypeDef']]],
  ['psmkr_9693',['PSMKR',['../structQUADSPI__TypeDef.html#a834e5dc7b51e2ab38570f6fcc6343b16',1,'QUADSPI_TypeDef']]],
  ['pto_5frecover_9694',['PTO_RECOVER',['../BQ76942_8h.html#a5e4906424dfa9a666bd79b35878ff8eb',1,'BQ76942.h']]],
  ['ptochargethreshold_9695',['PTOChargeThreshold',['../BQ76942_8h.html#ab1fafc907cd6e7c5ae8c78bea0f429fb',1,'BQ76942.h']]],
  ['ptodelay_9696',['PTODelay',['../BQ76942_8h.html#a10243d90d6a2326cac144cc8916eb9d9',1,'BQ76942.h']]],
  ['ptoreset_9697',['PTOReset',['../BQ76942_8h.html#acff7b0d1e00650b4b21f637f4adab8b4',1,'BQ76942.h']]],
  ['ptxbuffer_9698',['pTxbuffer',['../structSPI__Handle__t.html#a8b2fa605b11f873989fbf8a4c0719eb9',1,'SPI_Handle_t']]],
  ['pupdr_9699',['PUPDR',['../structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['pvd_5firqn_9700',['PVD_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32f446xx.h']]],
  ['pwr_9701',['PWR',['../group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'stm32f446xx.h']]],
  ['pwr_5fbase_9702',['PWR_BASE',['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fadcdc1_9703',['PWR_CR_ADCDC1',['../group__Peripheral__Registers__Bits__Definition.html#ga977b89f2739e32b704194a6995d3d33d',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fadcdc1_5fmsk_9704',['PWR_CR_ADCDC1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2b4f121622dfe445dd8c6951207f2ebf',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fadcdc1_5fpos_9705',['PWR_CR_ADCDC1_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gac27d9db3ed85c5fe64b7e68a32feceb7',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcsbf_9706',['PWR_CR_CSBF',['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk_9707',['PWR_CR_CSBF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcsbf_5fpos_9708',['PWR_CR_CSBF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcwuf_9709',['PWR_CR_CWUF',['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk_9710',['PWR_CR_CWUF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fcwuf_5fpos_9711',['PWR_CR_CWUF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fdbp_9712',['PWR_CR_DBP',['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fdbp_5fmsk_9713',['PWR_CR_DBP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fdbp_5fpos_9714',['PWR_CR_DBP_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffissr_9715',['PWR_CR_FISSR',['../group__Peripheral__Registers__Bits__Definition.html#ga36967ef7baeaedfc30f125092ee59b30',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffissr_5fmsk_9716',['PWR_CR_FISSR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe2d045025d8bce2d3719720355fcfb6',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffissr_5fpos_9717',['PWR_CR_FISSR_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga3f6f83c7a63cd6851a74b179ebe64b1f',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffmssr_9718',['PWR_CR_FMSSR',['../group__Peripheral__Registers__Bits__Definition.html#ga7a4454070b891307e331c97d342e35db',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffmssr_5fmsk_9719',['PWR_CR_FMSSR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf5920e72e4b2106ae4b1b25388823ce3',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffmssr_5fpos_9720',['PWR_CR_FMSSR_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga7a4dd962d29e9c62931ffda58f269166',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffpds_9721',['PWR_CR_FPDS',['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffpds_5fmsk_9722',['PWR_CR_FPDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga86e13d0b0eb3f05a11893752cc372677',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5ffpds_5fpos_9723',['PWR_CR_FPDS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa7d09308d258629a5feea487cf8746c3',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flpds_9724',['PWR_CR_LPDS',['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flpds_5fmsk_9725',['PWR_CR_LPDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flpds_5fpos_9726',['PWR_CR_LPDS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaeff985ca572b03cb2b8fb57d72f04163',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flplvds_9727',['PWR_CR_LPLVDS',['../group__Peripheral__Registers__Bits__Definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flplvds_5fmsk_9728',['PWR_CR_LPLVDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flplvds_5fpos_9729',['PWR_CR_LPLVDS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga665e37f571f0a5dd7094f451bb9392b3',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5flpuds_9730',['PWR_CR_LPUDS',['../group__Peripheral__Registers__Bits__Definition.html#gac1c7718e2c1a57985f79776683bb5464',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fmrlvds_9731',['PWR_CR_MRLVDS',['../group__Peripheral__Registers__Bits__Definition.html#ga40e8c390899e9e836f1c52d90b64488d',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fmrlvds_5fmsk_9732',['PWR_CR_MRLVDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6262d1ec4de8436a758f687a031d5b2a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fmrlvds_5fpos_9733',['PWR_CR_MRLVDS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa659a4863e33eb0e499271d37854b22a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fmruds_9734',['PWR_CR_MRUDS',['../group__Peripheral__Registers__Bits__Definition.html#ga59c516cad11a310e8c5b560b00220d45',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5foden_9735',['PWR_CR_ODEN',['../group__Peripheral__Registers__Bits__Definition.html#gadbb849c6c4908d6f08f4fdc28d702522',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5foden_5fmsk_9736',['PWR_CR_ODEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7236ab4e4e1983a64c8477d1b51e00a4',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5foden_5fpos_9737',['PWR_CR_ODEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaab052a815f96d2ff771d60fa0ca6fe7a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fodswen_9738',['PWR_CR_ODSWEN',['../group__Peripheral__Registers__Bits__Definition.html#gaf1e865d13e084ed53bded37c3cdea173',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fodswen_5fmsk_9739',['PWR_CR_ODSWEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2d2cb5571d8ec99b93e7e2e42bdfc2da',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fodswen_5fpos_9740',['PWR_CR_ODSWEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gac6539637fea57ffa3bbf919dbef6fd0e',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpdds_9741',['PWR_CR_PDDS',['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpdds_5fmsk_9742',['PWR_CR_PDDS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpdds_5fpos_9743',['PWR_CR_PDDS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_9744',['PWR_CR_PLS',['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5f0_9745',['PWR_CR_PLS_0',['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5f1_9746',['PWR_CR_PLS_1',['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5f2_9747',['PWR_CR_PLS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev0_9748',['PWR_CR_PLS_LEV0',['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev1_9749',['PWR_CR_PLS_LEV1',['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev2_9750',['PWR_CR_PLS_LEV2',['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev3_9751',['PWR_CR_PLS_LEV3',['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev4_9752',['PWR_CR_PLS_LEV4',['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev5_9753',['PWR_CR_PLS_LEV5',['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev6_9754',['PWR_CR_PLS_LEV6',['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5flev7_9755',['PWR_CR_PLS_LEV7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5fmsk_9756',['PWR_CR_PLS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpls_5fpos_9757',['PWR_CR_PLS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpmode_9758',['PWR_CR_PMODE',['../group__Peripheral__Registers__Bits__Definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpvde_9759',['PWR_CR_PVDE',['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpvde_5fmsk_9760',['PWR_CR_PVDE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fpvde_5fpos_9761',['PWR_CR_PVDE_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fuden_9762',['PWR_CR_UDEN',['../group__Peripheral__Registers__Bits__Definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fuden_5f0_9763',['PWR_CR_UDEN_0',['../group__Peripheral__Registers__Bits__Definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fuden_5f1_9764',['PWR_CR_UDEN_1',['../group__Peripheral__Registers__Bits__Definition.html#gab974d921fa98b211719002f5830bbae4',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fuden_5fmsk_9765',['PWR_CR_UDEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafeb0b1ddf3187f8f6761532fc97f3d55',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fuden_5fpos_9766',['PWR_CR_UDEN_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga896bad1f4b7a87089a4db2e676885c23',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fvos_9767',['PWR_CR_VOS',['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fvos_5f0_9768',['PWR_CR_VOS_0',['../group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fvos_5f1_9769',['PWR_CR_VOS_1',['../group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fvos_5fmsk_9770',['PWR_CR_VOS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'stm32f446xx.h']]],
  ['pwr_5fcr_5fvos_5fpos_9771',['PWR_CR_VOS_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbre_9772',['PWR_CSR_BRE',['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbre_5fmsk_9773',['PWR_CSR_BRE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacaed35bfe3de356d9e6def115ef87b9d',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbre_5fpos_9774',['PWR_CSR_BRE_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa593af0ab76fabc71e48dce7b04f8acf',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbrr_9775',['PWR_CSR_BRR',['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbrr_5fmsk_9776',['PWR_CSR_BRR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga06752058548d6fbcc57dbc032fdde76d',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fbrr_5fpos_9777',['PWR_CSR_BRR_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa51171d8f6200d89b50ebd63f678b7c1',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup1_9778',['PWR_CSR_EWUP1',['../group__Peripheral__Registers__Bits__Definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup1_5fmsk_9779',['PWR_CSR_EWUP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup1_5fpos_9780',['PWR_CSR_EWUP1_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup2_9781',['PWR_CSR_EWUP2',['../group__Peripheral__Registers__Bits__Definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup2_5fmsk_9782',['PWR_CSR_EWUP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fewup2_5fpos_9783',['PWR_CSR_EWUP2_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga7032dac315e9188e494f50445c365db4',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodrdy_9784',['PWR_CSR_ODRDY',['../group__Peripheral__Registers__Bits__Definition.html#gae35dfabd53bc335d95d330442cdfac6d',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodrdy_5fmsk_9785',['PWR_CSR_ODRDY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafc54e7a548601e3334e14bb69a0abcc8',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodrdy_5fpos_9786',['PWR_CSR_ODRDY_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gabd06809e712075908cf427edf03197b7',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodswrdy_9787',['PWR_CSR_ODSWRDY',['../group__Peripheral__Registers__Bits__Definition.html#gabb55eb15d71248b59e36a158039f9b54',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodswrdy_5fmsk_9788',['PWR_CSR_ODSWRDY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga94f44c9a06c902a47ce23d79e53c35c6',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fodswrdy_5fpos_9789',['PWR_CSR_ODSWRDY_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga8b6ff06bb0e6b8b952ab621bebde3078',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fpvdo_9790',['PWR_CSR_PVDO',['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk_9791',['PWR_CSR_PVDO_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fpvdo_5fpos_9792',['PWR_CSR_PVDO_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fregrdy_9793',['PWR_CSR_REGRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga017220a84cc5ab813eee18edd6309827',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fsbf_9794',['PWR_CSR_SBF',['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk_9795',['PWR_CSR_SBF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fsbf_5fpos_9796',['PWR_CSR_SBF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fudrdy_9797',['PWR_CSR_UDRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga4dceef868d2f294a08480551e881ca36',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fudrdy_5fmsk_9798',['PWR_CSR_UDRDY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga297a25e56e7b1ef056c641577f27887c',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fudrdy_5fpos_9799',['PWR_CSR_UDRDY_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gaa2d5bb25bb2887a4733732539ec6a0d2',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fudswrdy_9800',['PWR_CSR_UDSWRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga31f0172b9dcefa55d772d4cb0eed6687',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fvosrdy_9801',['PWR_CSR_VOSRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fvosrdy_5fmsk_9802',['PWR_CSR_VOSRDY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaac90d2b7cd8836e014ee405815273ba9',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fvosrdy_5fpos_9803',['PWR_CSR_VOSRDY_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gad2938c00bca7b4425b8289498e781b48',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fwuf_9804',['PWR_CSR_WUF',['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk_9805',['PWR_CSR_WUF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga506641083e85de1202465b9be1712c24',1,'stm32f446xx.h']]],
  ['pwr_5fcsr_5fwuf_5fpos_9806',['PWR_CSR_WUF_Pos',['../group__Peripheral__Registers__Bits__Definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'stm32f446xx.h']]],
  ['pwr_5ftypedef_9807',['PWR_TypeDef',['../structPWR__TypeDef.html',1,'']]]
];
