#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Feb 14 05:40:48 2019
# Process ID: 4060
# Current directory: C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent372 C:\Users\aldhubaiban\Desktop\HW4_ABDULRAHMAN_ALDHUBAIBAN\HW4_ABDULRAHMAN_ALDHUBAIBAN.xpr
# Log file: C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/vivado.log
# Journal file: C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 583.383 ; gain = 89.082
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.srcs/sources_1/new/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.srcs/sources_1/new/division.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity part2_HW4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.srcs/sources_1/new/div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ca8889c5cef9422e9b7141e87679b766 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.div [div_default]
Compiling architecture behavioral of entity xil_defaultlib.part2_HW4 [part2_hw4_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 14 05:42:27 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 52.965 ; gain = 0.844
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 14 05:42:27 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 600.164 ; gain = 0.559
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 608.117 ; gain = 9.066
run 10 us
Failure: Simulation Completed
Time: 3020 ns  Iteration: 0  Process: /testbench/line__69  File: C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.srcs/sources_1/new/div_tb.vhd
$finish called at time : 3020 ns : File "C:/Users/aldhubaiban/Desktop/HW4_ABDULRAHMAN_ALDHUBAIBAN/HW4_ABDULRAHMAN_ALDHUBAIBAN.srcs/sources_1/new/div_tb.vhd" Line 116
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 630.480 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 05:44:18 2019...
