--- verilog_rtlil
+++ uhdm_rtlil
@@ -1,7 +1,7 @@
 # Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
 autoidx 4
-attribute \src "dut.sv:2.1-16.10"
 attribute \cells_not_processed 1
+attribute \src "dut.sv:2.1-16.10"
 module \simple_counter
   attribute \src "dut.sv:3.18-3.21"
   wire input 1 \clk
@@ -10,20 +10,18 @@
   attribute \src "dut.sv:5.24-5.29"
   wire width 8 output 3 \count
   attribute \src "dut.sv:8.5-14.8"
-  wire width 8 $0\count[7:0]
+  wire width 8 $0\count
   attribute \src "dut.sv:9.13-9.19"
-  wire $logic_not$dut.sv:9$2_Y
-  attribute \src "dut.sv:12.22-12.34"
-  wire width 8 $add$dut.sv:12$3_Y
+  wire $logic_not$dut.sv:9.13-9.19$1_Y
+  wire width 8 $auto$expression.cpp:2149:import_operation$2
   attribute \src "dut.sv:9.13-9.19"
-  cell $logic_not $logic_not$dut.sv:9$2
+  cell $logic_not $logic_not$dut.sv:9.13-9.19$1
     parameter \A_SIGNED 0
     parameter \A_WIDTH 1
     parameter \Y_WIDTH 1
     connect \A \rst_n
-    connect \Y $logic_not$dut.sv:9$2_Y
+    connect \Y $logic_not$dut.sv:9.13-9.19$1_Y
   end
-  attribute \src "dut.sv:12.22-12.34"
   cell $add $add$dut.sv:12$3
     parameter \A_SIGNED 0
     parameter \B_SIGNED 0
@@ -32,24 +30,25 @@
     parameter \Y_WIDTH 8
     connect \A \count
     connect \B 1'1
-    connect \Y $add$dut.sv:12$3_Y
+    connect \Y $auto$expression.cpp:2149:import_operation$2
   end
   attribute \src "dut.sv:8.5-14.8"
   attribute \always_ff 1
+  attribute \"has_async_reset" 1
   process $proc$dut.sv:8$1
-    assign $0\count[7:0] \count
+    assign $0\count \count
     attribute \src "dut.sv:9.9-13.12"
-    switch $logic_not$dut.sv:9$2_Y
-    attribute \src "dut.sv:9.13-9.19"
+    switch $logic_not$dut.sv:9.13-9.19$1_Y
+    attribute \src "dut.sv:9.21-11.12"
       case 1'1
-        assign $0\count[7:0] 8'00000000
-    attribute \src "dut.sv:11.13-11.17"
+        assign $0\count 8'00000000
+    attribute \src "dut.sv:11.18-13.12"
       case 
-        assign $0\count[7:0] $add$dut.sv:12$3_Y
+        assign $0\count $auto$expression.cpp:2149:import_operation$2
     end
     sync posedge \clk
-      update \count $0\count[7:0]
+      update \count $0\count
     sync negedge \rst_n
-      update \count $0\count[7:0]
+      update \count $0\count
   end
 end
