// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Thu May  8 12:06:18 2025
// Host        : MSI running 64-bit major release  (build 9200)
// Command     : write_verilog C:/Users/Wyatt/Documents/Vivado/OTTER_MCU_Pipeline/OTTER_MCU.runs/impl_1/OTTER_MCU.v
// Design      : OTTER_Wrapper
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a35ticpg236-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module CathodeDriver
   (Q,
    ANODES_OBUF,
    CLK,
    \CATHODES_reg[0]_0 );
  output [6:0]Q;
  output [3:0]ANODES_OBUF;
  input CLK;
  input [15:0]\CATHODES_reg[0]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire \ANODES[2]_i_1_n_0 ;
  wire [3:0]ANODES_OBUF;
  wire \CATHODES[0]_i_2_n_0 ;
  wire \CATHODES[0]_i_3_n_0 ;
  wire \CATHODES[0]_i_4_n_0 ;
  wire \CATHODES[0]_i_5_n_0 ;
  wire \CATHODES[1]_i_2_n_0 ;
  wire \CATHODES[1]_i_3_n_0 ;
  wire \CATHODES[1]_i_4_n_0 ;
  wire \CATHODES[1]_i_5_n_0 ;
  wire \CATHODES[2]_i_2_n_0 ;
  wire \CATHODES[2]_i_3_n_0 ;
  wire \CATHODES[2]_i_4_n_0 ;
  wire \CATHODES[2]_i_5_n_0 ;
  wire \CATHODES[3]_i_2_n_0 ;
  wire \CATHODES[3]_i_3_n_0 ;
  wire \CATHODES[3]_i_4_n_0 ;
  wire \CATHODES[3]_i_5_n_0 ;
  wire \CATHODES[4]_i_2_n_0 ;
  wire \CATHODES[4]_i_3_n_0 ;
  wire \CATHODES[4]_i_4_n_0 ;
  wire \CATHODES[4]_i_5_n_0 ;
  wire \CATHODES[5]_i_2_n_0 ;
  wire \CATHODES[5]_i_3_n_0 ;
  wire \CATHODES[5]_i_4_n_0 ;
  wire \CATHODES[5]_i_5_n_0 ;
  wire \CATHODES[6]_i_2_n_0 ;
  wire \CATHODES[6]_i_3_n_0 ;
  wire \CATHODES[6]_i_4_n_0 ;
  wire \CATHODES[6]_i_5_n_0 ;
  wire [15:0]\CATHODES_reg[0]_0 ;
  wire \CATHODES_reg[0]_i_1_n_0 ;
  wire \CATHODES_reg[1]_i_1_n_0 ;
  wire \CATHODES_reg[2]_i_1_n_0 ;
  wire \CATHODES_reg[3]_i_1_n_0 ;
  wire \CATHODES_reg[4]_i_1_n_0 ;
  wire \CATHODES_reg[5]_i_1_n_0 ;
  wire \CATHODES_reg[6]_i_1_n_0 ;
  wire CLK;
  wire [6:0]Q;
  wire clear;
  wire \clk_div_counter[0]_i_3_n_0 ;
  wire \clk_div_counter[0]_i_4_n_0 ;
  wire \clk_div_counter[0]_i_5_n_0 ;
  wire \clk_div_counter[0]_i_7_n_0 ;
  wire [19:0]clk_div_counter_reg;
  wire \clk_div_counter_reg[0]_i_10_n_0 ;
  wire \clk_div_counter_reg[0]_i_10_n_1 ;
  wire \clk_div_counter_reg[0]_i_10_n_2 ;
  wire \clk_div_counter_reg[0]_i_10_n_3 ;
  wire \clk_div_counter_reg[0]_i_10_n_4 ;
  wire \clk_div_counter_reg[0]_i_10_n_5 ;
  wire \clk_div_counter_reg[0]_i_10_n_6 ;
  wire \clk_div_counter_reg[0]_i_10_n_7 ;
  wire \clk_div_counter_reg[0]_i_11_n_0 ;
  wire \clk_div_counter_reg[0]_i_11_n_1 ;
  wire \clk_div_counter_reg[0]_i_11_n_2 ;
  wire \clk_div_counter_reg[0]_i_11_n_3 ;
  wire \clk_div_counter_reg[0]_i_11_n_4 ;
  wire \clk_div_counter_reg[0]_i_11_n_5 ;
  wire \clk_div_counter_reg[0]_i_11_n_6 ;
  wire \clk_div_counter_reg[0]_i_11_n_7 ;
  wire \clk_div_counter_reg[0]_i_2_n_0 ;
  wire \clk_div_counter_reg[0]_i_2_n_1 ;
  wire \clk_div_counter_reg[0]_i_2_n_2 ;
  wire \clk_div_counter_reg[0]_i_2_n_3 ;
  wire \clk_div_counter_reg[0]_i_2_n_4 ;
  wire \clk_div_counter_reg[0]_i_2_n_5 ;
  wire \clk_div_counter_reg[0]_i_2_n_6 ;
  wire \clk_div_counter_reg[0]_i_2_n_7 ;
  wire \clk_div_counter_reg[0]_i_6_n_0 ;
  wire \clk_div_counter_reg[0]_i_6_n_1 ;
  wire \clk_div_counter_reg[0]_i_6_n_2 ;
  wire \clk_div_counter_reg[0]_i_6_n_3 ;
  wire \clk_div_counter_reg[0]_i_6_n_4 ;
  wire \clk_div_counter_reg[0]_i_6_n_5 ;
  wire \clk_div_counter_reg[0]_i_6_n_6 ;
  wire \clk_div_counter_reg[0]_i_6_n_7 ;
  wire \clk_div_counter_reg[0]_i_8_n_2 ;
  wire \clk_div_counter_reg[0]_i_8_n_3 ;
  wire \clk_div_counter_reg[0]_i_8_n_5 ;
  wire \clk_div_counter_reg[0]_i_8_n_6 ;
  wire \clk_div_counter_reg[0]_i_8_n_7 ;
  wire \clk_div_counter_reg[0]_i_9_n_0 ;
  wire \clk_div_counter_reg[0]_i_9_n_1 ;
  wire \clk_div_counter_reg[0]_i_9_n_2 ;
  wire \clk_div_counter_reg[0]_i_9_n_3 ;
  wire \clk_div_counter_reg[0]_i_9_n_4 ;
  wire \clk_div_counter_reg[0]_i_9_n_5 ;
  wire \clk_div_counter_reg[0]_i_9_n_6 ;
  wire \clk_div_counter_reg[0]_i_9_n_7 ;
  wire \clk_div_counter_reg[12]_i_1_n_0 ;
  wire \clk_div_counter_reg[12]_i_1_n_1 ;
  wire \clk_div_counter_reg[12]_i_1_n_2 ;
  wire \clk_div_counter_reg[12]_i_1_n_3 ;
  wire \clk_div_counter_reg[12]_i_1_n_4 ;
  wire \clk_div_counter_reg[12]_i_1_n_5 ;
  wire \clk_div_counter_reg[12]_i_1_n_6 ;
  wire \clk_div_counter_reg[12]_i_1_n_7 ;
  wire \clk_div_counter_reg[16]_i_1_n_1 ;
  wire \clk_div_counter_reg[16]_i_1_n_2 ;
  wire \clk_div_counter_reg[16]_i_1_n_3 ;
  wire \clk_div_counter_reg[16]_i_1_n_4 ;
  wire \clk_div_counter_reg[16]_i_1_n_5 ;
  wire \clk_div_counter_reg[16]_i_1_n_6 ;
  wire \clk_div_counter_reg[16]_i_1_n_7 ;
  wire \clk_div_counter_reg[4]_i_1_n_0 ;
  wire \clk_div_counter_reg[4]_i_1_n_1 ;
  wire \clk_div_counter_reg[4]_i_1_n_2 ;
  wire \clk_div_counter_reg[4]_i_1_n_3 ;
  wire \clk_div_counter_reg[4]_i_1_n_4 ;
  wire \clk_div_counter_reg[4]_i_1_n_5 ;
  wire \clk_div_counter_reg[4]_i_1_n_6 ;
  wire \clk_div_counter_reg[4]_i_1_n_7 ;
  wire \clk_div_counter_reg[8]_i_1_n_0 ;
  wire \clk_div_counter_reg[8]_i_1_n_1 ;
  wire \clk_div_counter_reg[8]_i_1_n_2 ;
  wire \clk_div_counter_reg[8]_i_1_n_3 ;
  wire \clk_div_counter_reg[8]_i_1_n_4 ;
  wire \clk_div_counter_reg[8]_i_1_n_5 ;
  wire \clk_div_counter_reg[8]_i_1_n_6 ;
  wire \clk_div_counter_reg[8]_i_1_n_7 ;
  wire [1:0]r_disp_digit;
  wire \r_disp_digit[0]_i_1_n_0 ;
  wire \r_disp_digit[1]_i_1_n_0 ;
  wire s_clk_500;
  wire s_clk_500_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ANODES[2]_i_1 
       (.I0(r_disp_digit[1]),
        .O(\ANODES[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[0] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(r_disp_digit[1]),
        .Q(ANODES_OBUF[0]),
        .S(r_disp_digit[0]));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[1] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(r_disp_digit[1]),
        .Q(ANODES_OBUF[1]),
        .S(\r_disp_digit[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[2] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\ANODES[2]_i_1_n_0 ),
        .Q(ANODES_OBUF[2]),
        .S(r_disp_digit[0]));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[3] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\ANODES[2]_i_1_n_0 ),
        .Q(ANODES_OBUF[3]),
        .S(\r_disp_digit[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \CATHODES[0]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [8]),
        .I2(\CATHODES_reg[0]_0 [10]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[0]_i_4_n_0 ),
        .O(\CATHODES[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \CATHODES[0]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [14]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[0]_i_5_n_0 ),
        .O(\CATHODES[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h2043)) 
    \CATHODES[0]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4025)) 
    \CATHODES[0]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [4]),
        .I2(\CATHODES_reg[0]_0 [6]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5910FFFF59100000)) 
    \CATHODES[1]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [9]),
        .I3(\CATHODES_reg[0]_0 [8]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[1]_i_4_n_0 ),
        .O(\CATHODES[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5910FFFF59100000)) 
    \CATHODES[1]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [12]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[1]_i_5_n_0 ),
        .O(\CATHODES[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0B82)) 
    \CATHODES[1]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [2]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h5190)) 
    \CATHODES[1]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \CATHODES[2]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [9]),
        .I2(\CATHODES_reg[0]_0 [10]),
        .I3(\CATHODES_reg[0]_0 [8]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[2]_i_4_n_0 ),
        .O(\CATHODES[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \CATHODES[2]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [13]),
        .I2(\CATHODES_reg[0]_0 [14]),
        .I3(\CATHODES_reg[0]_0 [12]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[2]_i_5_n_0 ),
        .O(\CATHODES[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h223A)) 
    \CATHODES[2]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5710)) 
    \CATHODES[2]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [5]),
        .I2(\CATHODES_reg[0]_0 [6]),
        .I3(\CATHODES_reg[0]_0 [4]),
        .O(\CATHODES[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC234FFFFC2340000)) 
    \CATHODES[3]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[3]_i_4_n_0 ),
        .O(\CATHODES[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC234FFFFC2340000)) 
    \CATHODES[3]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [12]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[3]_i_5_n_0 ),
        .O(\CATHODES[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8692)) 
    \CATHODES[3]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [3]),
        .O(\CATHODES[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hC234)) 
    \CATHODES[3]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \CATHODES[4]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [8]),
        .I2(\CATHODES_reg[0]_0 [9]),
        .I3(\CATHODES_reg[0]_0 [10]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[4]_i_4_n_0 ),
        .O(\CATHODES[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \CATHODES[4]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [14]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[4]_i_5_n_0 ),
        .O(\CATHODES[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hD004)) 
    \CATHODES[4]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [2]),
        .O(\CATHODES[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hA210)) 
    \CATHODES[4]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [4]),
        .I2(\CATHODES_reg[0]_0 [5]),
        .I3(\CATHODES_reg[0]_0 [6]),
        .O(\CATHODES[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB680FFFFB6800000)) 
    \CATHODES[5]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [8]),
        .I2(\CATHODES_reg[0]_0 [9]),
        .I3(\CATHODES_reg[0]_0 [10]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[5]_i_4_n_0 ),
        .O(\CATHODES[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB680FFFFB6800000)) 
    \CATHODES[5]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [14]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[5]_i_5_n_0 ),
        .O(\CATHODES[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD680)) 
    \CATHODES[5]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [2]),
        .O(\CATHODES[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h9E80)) 
    \CATHODES[5]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [5]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [6]),
        .O(\CATHODES[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \CATHODES[6]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[6]_i_4_n_0 ),
        .O(\CATHODES[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \CATHODES[6]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [12]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[6]_i_5_n_0 ),
        .O(\CATHODES[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0892)) 
    \CATHODES[6]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h2094)) 
    \CATHODES[6]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[0] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[0]_i_1 
       (.I0(\CATHODES[0]_i_2_n_0 ),
        .I1(\CATHODES[0]_i_3_n_0 ),
        .O(\CATHODES_reg[0]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[1] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[1]_i_1 
       (.I0(\CATHODES[1]_i_2_n_0 ),
        .I1(\CATHODES[1]_i_3_n_0 ),
        .O(\CATHODES_reg[1]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[2] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[2]_i_1 
       (.I0(\CATHODES[2]_i_2_n_0 ),
        .I1(\CATHODES[2]_i_3_n_0 ),
        .O(\CATHODES_reg[2]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[3] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[3]_i_1 
       (.I0(\CATHODES[3]_i_2_n_0 ),
        .I1(\CATHODES[3]_i_3_n_0 ),
        .O(\CATHODES_reg[3]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[4] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[4]_i_1 
       (.I0(\CATHODES[4]_i_2_n_0 ),
        .I1(\CATHODES[4]_i_3_n_0 ),
        .O(\CATHODES_reg[4]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[5] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[5]_i_1 
       (.I0(\CATHODES[5]_i_2_n_0 ),
        .I1(\CATHODES[5]_i_3_n_0 ),
        .O(\CATHODES_reg[5]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[6] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\CATHODES_reg[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\<const0> ));
  MUXF7 \CATHODES_reg[6]_i_1 
       (.I0(\CATHODES[6]_i_2_n_0 ),
        .I1(\CATHODES[6]_i_3_n_0 ),
        .O(\CATHODES_reg[6]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \clk_div_counter[0]_i_1 
       (.I0(\clk_div_counter[0]_i_3_n_0 ),
        .I1(\clk_div_counter[0]_i_4_n_0 ),
        .I2(\clk_div_counter[0]_i_5_n_0 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_7 ),
        .I4(\clk_div_counter_reg[0]_i_6_n_6 ),
        .O(clear));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \clk_div_counter[0]_i_3 
       (.I0(\clk_div_counter_reg[0]_i_8_n_7 ),
        .I1(\clk_div_counter_reg[0]_i_8_n_6 ),
        .I2(\clk_div_counter_reg[0]_i_9_n_5 ),
        .I3(\clk_div_counter_reg[0]_i_9_n_4 ),
        .I4(\clk_div_counter_reg[0]_i_8_n_5 ),
        .I5(clk_div_counter_reg[0]),
        .O(\clk_div_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \clk_div_counter[0]_i_4 
       (.I0(\clk_div_counter_reg[0]_i_10_n_7 ),
        .I1(\clk_div_counter_reg[0]_i_10_n_6 ),
        .I2(\clk_div_counter_reg[0]_i_6_n_5 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_4 ),
        .I4(\clk_div_counter_reg[0]_i_10_n_4 ),
        .I5(\clk_div_counter_reg[0]_i_10_n_5 ),
        .O(\clk_div_counter[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \clk_div_counter[0]_i_5 
       (.I0(\clk_div_counter_reg[0]_i_11_n_5 ),
        .I1(\clk_div_counter_reg[0]_i_11_n_4 ),
        .I2(\clk_div_counter_reg[0]_i_11_n_7 ),
        .I3(\clk_div_counter_reg[0]_i_11_n_6 ),
        .I4(\clk_div_counter_reg[0]_i_9_n_6 ),
        .I5(\clk_div_counter_reg[0]_i_9_n_7 ),
        .O(\clk_div_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_div_counter[0]_i_7 
       (.I0(clk_div_counter_reg[0]),
        .O(\clk_div_counter[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[0] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[0]_i_2_n_7 ),
        .Q(clk_div_counter_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \clk_div_counter_reg[0]_i_10 
       (.CI(\clk_div_counter_reg[0]_i_6_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_10_n_0 ,\clk_div_counter_reg[0]_i_10_n_1 ,\clk_div_counter_reg[0]_i_10_n_2 ,\clk_div_counter_reg[0]_i_10_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[0]_i_10_n_4 ,\clk_div_counter_reg[0]_i_10_n_5 ,\clk_div_counter_reg[0]_i_10_n_6 ,\clk_div_counter_reg[0]_i_10_n_7 }),
        .S(clk_div_counter_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \clk_div_counter_reg[0]_i_11 
       (.CI(\clk_div_counter_reg[0]_i_10_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_11_n_0 ,\clk_div_counter_reg[0]_i_11_n_1 ,\clk_div_counter_reg[0]_i_11_n_2 ,\clk_div_counter_reg[0]_i_11_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[0]_i_11_n_4 ,\clk_div_counter_reg[0]_i_11_n_5 ,\clk_div_counter_reg[0]_i_11_n_6 ,\clk_div_counter_reg[0]_i_11_n_7 }),
        .S(clk_div_counter_reg[12:9]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clk_div_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\clk_div_counter_reg[0]_i_2_n_0 ,\clk_div_counter_reg[0]_i_2_n_1 ,\clk_div_counter_reg[0]_i_2_n_2 ,\clk_div_counter_reg[0]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\clk_div_counter_reg[0]_i_2_n_4 ,\clk_div_counter_reg[0]_i_2_n_5 ,\clk_div_counter_reg[0]_i_2_n_6 ,\clk_div_counter_reg[0]_i_2_n_7 }),
        .S({clk_div_counter_reg[3:1],\clk_div_counter[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \clk_div_counter_reg[0]_i_6 
       (.CI(\<const0> ),
        .CO({\clk_div_counter_reg[0]_i_6_n_0 ,\clk_div_counter_reg[0]_i_6_n_1 ,\clk_div_counter_reg[0]_i_6_n_2 ,\clk_div_counter_reg[0]_i_6_n_3 }),
        .CYINIT(clk_div_counter_reg[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[0]_i_6_n_4 ,\clk_div_counter_reg[0]_i_6_n_5 ,\clk_div_counter_reg[0]_i_6_n_6 ,\clk_div_counter_reg[0]_i_6_n_7 }),
        .S(clk_div_counter_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \clk_div_counter_reg[0]_i_8 
       (.CI(\clk_div_counter_reg[0]_i_9_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_8_n_2 ,\clk_div_counter_reg[0]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[0]_i_8_n_5 ,\clk_div_counter_reg[0]_i_8_n_6 ,\clk_div_counter_reg[0]_i_8_n_7 }),
        .S({\<const0> ,clk_div_counter_reg[19:17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \clk_div_counter_reg[0]_i_9 
       (.CI(\clk_div_counter_reg[0]_i_11_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_9_n_0 ,\clk_div_counter_reg[0]_i_9_n_1 ,\clk_div_counter_reg[0]_i_9_n_2 ,\clk_div_counter_reg[0]_i_9_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[0]_i_9_n_4 ,\clk_div_counter_reg[0]_i_9_n_5 ,\clk_div_counter_reg[0]_i_9_n_6 ,\clk_div_counter_reg[0]_i_9_n_7 }),
        .S(clk_div_counter_reg[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[10] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[8]_i_1_n_5 ),
        .Q(clk_div_counter_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[11] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[8]_i_1_n_4 ),
        .Q(clk_div_counter_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[12] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[12]_i_1_n_7 ),
        .Q(clk_div_counter_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clk_div_counter_reg[12]_i_1 
       (.CI(\clk_div_counter_reg[8]_i_1_n_0 ),
        .CO({\clk_div_counter_reg[12]_i_1_n_0 ,\clk_div_counter_reg[12]_i_1_n_1 ,\clk_div_counter_reg[12]_i_1_n_2 ,\clk_div_counter_reg[12]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[12]_i_1_n_4 ,\clk_div_counter_reg[12]_i_1_n_5 ,\clk_div_counter_reg[12]_i_1_n_6 ,\clk_div_counter_reg[12]_i_1_n_7 }),
        .S(clk_div_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[13] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[12]_i_1_n_6 ),
        .Q(clk_div_counter_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[14] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[12]_i_1_n_5 ),
        .Q(clk_div_counter_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[15] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[12]_i_1_n_4 ),
        .Q(clk_div_counter_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[16] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[16]_i_1_n_7 ),
        .Q(clk_div_counter_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clk_div_counter_reg[16]_i_1 
       (.CI(\clk_div_counter_reg[12]_i_1_n_0 ),
        .CO({\clk_div_counter_reg[16]_i_1_n_1 ,\clk_div_counter_reg[16]_i_1_n_2 ,\clk_div_counter_reg[16]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[16]_i_1_n_4 ,\clk_div_counter_reg[16]_i_1_n_5 ,\clk_div_counter_reg[16]_i_1_n_6 ,\clk_div_counter_reg[16]_i_1_n_7 }),
        .S(clk_div_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[17] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[16]_i_1_n_6 ),
        .Q(clk_div_counter_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[18] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[16]_i_1_n_5 ),
        .Q(clk_div_counter_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[19] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[16]_i_1_n_4 ),
        .Q(clk_div_counter_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[1] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[0]_i_2_n_6 ),
        .Q(clk_div_counter_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[2] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[0]_i_2_n_5 ),
        .Q(clk_div_counter_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[3] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[0]_i_2_n_4 ),
        .Q(clk_div_counter_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[4] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[4]_i_1_n_7 ),
        .Q(clk_div_counter_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clk_div_counter_reg[4]_i_1 
       (.CI(\clk_div_counter_reg[0]_i_2_n_0 ),
        .CO({\clk_div_counter_reg[4]_i_1_n_0 ,\clk_div_counter_reg[4]_i_1_n_1 ,\clk_div_counter_reg[4]_i_1_n_2 ,\clk_div_counter_reg[4]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[4]_i_1_n_4 ,\clk_div_counter_reg[4]_i_1_n_5 ,\clk_div_counter_reg[4]_i_1_n_6 ,\clk_div_counter_reg[4]_i_1_n_7 }),
        .S(clk_div_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[5] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[4]_i_1_n_6 ),
        .Q(clk_div_counter_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[6] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[4]_i_1_n_5 ),
        .Q(clk_div_counter_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[7] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[4]_i_1_n_4 ),
        .Q(clk_div_counter_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[8] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[8]_i_1_n_7 ),
        .Q(clk_div_counter_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \clk_div_counter_reg[8]_i_1 
       (.CI(\clk_div_counter_reg[4]_i_1_n_0 ),
        .CO({\clk_div_counter_reg[8]_i_1_n_0 ,\clk_div_counter_reg[8]_i_1_n_1 ,\clk_div_counter_reg[8]_i_1_n_2 ,\clk_div_counter_reg[8]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\clk_div_counter_reg[8]_i_1_n_4 ,\clk_div_counter_reg[8]_i_1_n_5 ,\clk_div_counter_reg[8]_i_1_n_6 ,\clk_div_counter_reg[8]_i_1_n_7 }),
        .S(clk_div_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[9] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\clk_div_counter_reg[8]_i_1_n_6 ),
        .Q(clk_div_counter_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \r_disp_digit[0]_i_1 
       (.I0(r_disp_digit[0]),
        .O(\r_disp_digit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_disp_digit[1]_i_1 
       (.I0(r_disp_digit[0]),
        .I1(r_disp_digit[1]),
        .O(\r_disp_digit[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_disp_digit_reg[0] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\r_disp_digit[0]_i_1_n_0 ),
        .Q(r_disp_digit[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_disp_digit_reg[1] 
       (.C(s_clk_500),
        .CE(\<const1> ),
        .D(\r_disp_digit[1]_i_1_n_0 ),
        .Q(r_disp_digit[1]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000080)) 
    s_clk_500_i_1
       (.I0(\clk_div_counter[0]_i_3_n_0 ),
        .I1(\clk_div_counter[0]_i_4_n_0 ),
        .I2(\clk_div_counter[0]_i_5_n_0 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_7 ),
        .I4(\clk_div_counter_reg[0]_i_6_n_6 ),
        .I5(s_clk_500),
        .O(s_clk_500_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_clk_500_reg
       (.C(CLK),
        .CE(\<const1> ),
        .D(s_clk_500_i_1_n_0),
        .Q(s_clk_500),
        .R(\<const0> ));
endmodule

module Hazard_Gen
   (DEC_ALU_WE,
    HZ_ALU_DM_WE,
    DEC_RF_WE_reg_0,
    \ALU_packed_reg[op_code][2] ,
    \ALU_packed_reg[op_code][2]_0 ,
    D,
    \ALU_packed_reg[ALU_FUN][2] ,
    \ALU_packed_reg[ALU_FUN][0] ,
    \ALU_packed_reg[srcA_SEL][0] ,
    \ALU_packed_reg[ALU_FUN][0]_0 ,
    \ALU_packed_reg[ALU_FUN][2]_0 ,
    \ALU_packed_reg[ALU_FUN][0]_rep ,
    \ALU_packed_reg[ALU_FUN][0]_rep_0 ,
    \ALU_packed_reg[IMMED][2] ,
    \ALU_packed_reg[ALU_FUN][2]_1 ,
    \ALU_packed_reg[ALU_FUN][2]_2 ,
    \ALU_packed_reg[ALU_FUN][2]_3 ,
    \ALU_packed_reg[ALU_FUN][2]_4 ,
    \ALU_packed_reg[ALU_FUN][0]_1 ,
    \ALU_packed_reg[ALU_FUN][2]_5 ,
    \ALU_packed_reg[ALU_FUN][2]_6 ,
    \ALU_packed_reg[ALU_FUN][0]_2 ,
    \ALU_packed_reg[ALU_FUN][3] ,
    \ALU_packed_reg[ALU_FUN][0]_3 ,
    \ALU_packed_reg[ALU_FUN][2]_7 ,
    \ALU_packed_reg[ALU_FUN][1] ,
    \ALU_packed_reg[PC][0] ,
    \ALU_packed_reg[ALU_FUN][3]_0 ,
    \ALU_packed_reg[ALU_FUN][2]_8 ,
    \ALU_packed_reg[ALU_FUN][0]_4 ,
    \ALU_packed_reg[ALU_FUN][0]_5 ,
    \ALU_packed_reg[ALU_FUN][1]_0 ,
    \ALU_packed_reg[ALU_FUN][2]_9 ,
    \ALU_packed_reg[ALU_FUN][2]_10 ,
    \ALU_packed_reg[ALU_FUN][1]_1 ,
    \ALU_packed_reg[ALU_FUN][2]_11 ,
    \ALU_packed_reg[ALU_FUN][0]_6 ,
    \ALU_packed_reg[ALU_FUN][1]_2 ,
    \ALU_packed_reg[ALU_FUN][2]_12 ,
    \ALU_packed_reg[ALU_FUN][2]_13 ,
    \ALU_packed_reg[ALU_FUN][1]_3 ,
    \ALU_packed_reg[ALU_FUN][2]_14 ,
    \ALU_packed_reg[ALU_FUN][0]_7 ,
    \ALU_packed_reg[ALU_FUN][1]_4 ,
    \ALU_packed_reg[ALU_FUN][3]_1 ,
    \ALU_packed_reg[ALU_FUN][2]_15 ,
    \ALU_packed_reg[ALU_FUN][0]_8 ,
    \ALU_packed_reg[ALU_FUN][2]_16 ,
    \ALU_packed_reg[ALU_FUN][1]_5 ,
    \ALU_packed_reg[ALU_FUN][0]_9 ,
    \ALU_packed_reg[ALU_FUN][2]_17 ,
    \ALU_packed_reg[ALU_FUN][2]_18 ,
    \ALU_packed_reg[ALU_FUN][2]_19 ,
    \ALU_packed_reg[ALU_FUN][2]_20 ,
    \ALU_packed_reg[ALU_FUN][1]_6 ,
    \ALU_packed_reg[ALU_FUN][2]_21 ,
    \ALU_packed_reg[ALU_FUN][2]_22 ,
    \ALU_packed_reg[ALU_FUN][1]_7 ,
    \ALU_packed_reg[ALU_FUN][2]_23 ,
    \ALU_packed_reg[ALU_FUN][1]_8 ,
    \ALU_packed_reg[ALU_FUN][2]_24 ,
    \ALU_packed_reg[ALU_FUN][2]_25 ,
    \ALU_packed_reg[ALU_FUN][0]_10 ,
    \ALU_packed_reg[IMMED][2]_0 ,
    \ALU_packed_reg[ALU_FUN][2]_26 ,
    \ALU_packed_reg[ALU_FUN][2]_27 ,
    \ALU_packed_reg[ALU_FUN][0]_11 ,
    \ALU_packed_reg[ALU_FUN][3]_2 ,
    \ALU_packed_reg[ALU_FUN][3]_3 ,
    \ALU_packed_reg[ALU_FUN][2]_28 ,
    \ALU_packed_reg[ALU_FUN][2]_29 ,
    \ALU_packed_reg[ALU_FUN][1]_9 ,
    \ALU_packed_reg[ALU_FUN][2]_30 ,
    \ALU_packed_reg[ALU_FUN][2]_31 ,
    \ALU_packed_reg[ALU_FUN][0]_12 ,
    \ALU_packed_reg[ALU_FUN][3]_4 ,
    \ALU_packed_reg[ALU_FUN][3]_5 ,
    \ALU_packed_reg[srcA_SEL][0]_0 ,
    \ALU_packed_reg[IMMED][2]_1 ,
    \ALU_packed_reg[srcA_SEL][0]_1 ,
    \ALU_packed_reg[srcA_SEL][0]_2 ,
    \ALU_packed_reg[srcA_SEL][0]_3 ,
    \ALU_packed_reg[srcA_SEL][0]_4 ,
    \ALU_packed_reg[srcA_SEL][0]_5 ,
    \ALU_packed_reg[srcA_SEL][0]_6 ,
    \ALU_packed_reg[srcA_SEL][0]_7 ,
    \ALU_packed_reg[srcA_SEL][0]_8 ,
    \ALU_packed_reg[srcA_SEL][0]_9 ,
    \ALU_packed_reg[srcA_SEL][0]_10 ,
    \ALU_packed_reg[srcA_SEL][0]_11 ,
    \ALU_packed_reg[srcA_SEL][0]_12 ,
    \ALU_packed_reg[srcA_SEL][0]_13 ,
    \ALU_packed_reg[srcA_SEL][0]_14 ,
    \ALU_packed_reg[srcA_SEL][0]_15 ,
    \ALU_packed_reg[srcA_SEL][0]_16 ,
    \ALU_packed_reg[srcA_SEL][0]_17 ,
    \ALU_packed_reg[srcA_SEL][0]_18 ,
    \ALU_packed_reg[srcA_SEL][0]_19 ,
    \ALU_packed_reg[srcA_SEL][0]_20 ,
    \ALU_packed_reg[srcA_SEL][0]_21 ,
    \ALU_packed_reg[srcA_SEL][0]_22 ,
    \ALU_packed_reg[srcA_SEL][0]_23 ,
    \ALU_packed_reg[srcA_SEL][0]_24 ,
    PC_WE2,
    p_0_in,
    \FWA_reg[1]_0 ,
    \FWB_reg[1]_0 ,
    clk_50_BUFG,
    PC_WE_reg_0,
    \DM_packed[result][23]_i_16_0 ,
    \DM_packed[result][23]_i_23_0 ,
    \DM_packed[result][23]_i_16_1 ,
    \DM_packed[result][23]_i_16_2 ,
    \DM_packed[result][23]_i_16_3 ,
    \DM_packed[result][23]_i_23_1 ,
    \DM_packed[result][23]_i_20_0 ,
    \DM_packed[result][23]_i_20_1 ,
    \DM_packed[result][23]_i_20_2 ,
    \DM_packed[result][23]_i_20_3 ,
    \DM_packed[result][23]_i_18_0 ,
    \DM_packed[result][23]_i_18_1 ,
    \DM_packed[result][23]_i_18_2 ,
    \DM_packed[result][23]_i_18_3 ,
    \DM_packed[result][23]_i_22_0 ,
    \DM_packed[result][23]_i_22_1 ,
    \DM_packed[result][23]_i_22_2 ,
    \DM_packed[result][23]_i_22_3 ,
    \DM_packed[result][23]_i_17_0 ,
    \DM_packed[result][23]_i_17_1 ,
    \DM_packed[result][23]_i_17_2 ,
    \DM_packed[result][23]_i_17_3 ,
    \DM_packed[result][23]_i_21_0 ,
    \DM_packed[result][23]_i_21_1 ,
    \DM_packed[result][23]_i_21_2 ,
    \DM_packed[result][23]_i_21_3 ,
    \DM_packed[result][23]_i_19_0 ,
    \DM_packed[result][23]_i_19_1 ,
    \DM_packed[result][23]_i_19_2 ,
    \DM_packed[result][23]_i_19_3 ,
    \DM_packed[result][23]_i_23_2 ,
    \DM_packed[result][23]_i_23_3 ,
    \DM_packed[result][23]_i_23_4 ,
    \DM_packed[result][23]_i_23_5 ,
    ALU_fwA,
    ALU_fwB,
    Q,
    \FWB_reg[0]_0 ,
    ALU_srcB,
    ALU_srcA,
    \DM_packed_reg[result][0] ,
    \DM_packed_reg[result][0]_0 ,
    \DM_packed_reg[result][1] ,
    \PC_count_reg[0] ,
    \PC_count[2]_i_4_0 ,
    \DM_packed_reg[result][0]_1 ,
    \DM_packed_reg[result][3] ,
    \DM_packed_reg[result][2] ,
    \PC_count_reg[3] ,
    \PC_count_reg[2] ,
    \PC_count_reg[3]_0 ,
    \PC_count_reg[3]_1 ,
    \DM_packed_reg[result][3]_0 ,
    \DM_packed_reg[result][3]_1 ,
    \DM_packed_reg[result][4] ,
    \DM_packed[result][4]_i_3_0 ,
    \PC_count_reg[5] ,
    \DM_packed_reg[result][5] ,
    \DM_packed_reg[result][5]_0 ,
    \PC_count_reg[6] ,
    \DM_packed_reg[result][6] ,
    \DM_packed_reg[result][7] ,
    \PC_count[6]_i_3_0 ,
    \PC_count[10]_i_4_0 ,
    \PC_count_reg[8] ,
    \PC_count_reg[8]_0 ,
    \DM_packed_reg[result][8] ,
    \PC_count[10]_i_4_1 ,
    \PC_count[11]_i_5_0 ,
    \DM_packed_reg[result][10] ,
    \PC_count[10]_i_4_2 ,
    \PC_count[12]_i_4_0 ,
    \DM_packed_reg[result][21] ,
    \DM_packed_reg[result][22] ,
    \DM_packed_reg[result][23] ,
    \DM_packed_reg[result][24] ,
    \DM_packed_reg[result][25] ,
    \DM_packed_reg[result][26] ,
    \DM_packed_reg[result][27] ,
    \PC_count_reg[28] ,
    \DM_packed_reg[result][28] ,
    \PC_count_reg[29] ,
    \DM_packed_reg[result][29] ,
    \DM_packed_reg[result][29]_0 ,
    \PC_count_reg[1] ,
    \DM_packed_reg[result][27]_0 ,
    \DM_packed_reg[result][30] ,
    \PC_count[1]_i_3_0 ,
    \PC_count[1]_i_3_1 ,
    \PC_count[1]_i_3_2 ,
    \PC_count_reg[30] ,
    \PC_count[30]_i_4_0 ,
    \DM_packed_reg[result][30]_0 ,
    \PC_count[30]_i_4_1 ,
    \PC_count[30]_i_4_2 ,
    \DM_packed_reg[result][31] ,
    \PC_count[29]_i_12 ,
    \DM_packed_reg[result][31]_i_6_0 ,
    \DM_packed_reg[result][31]_i_6_1 ,
    \PC_count[29]_i_12_0 ,
    \PC_count[6]_i_3_1 ,
    \PC_count[7]_i_6_0 ,
    \PC_count[31]_i_4_0 ,
    \DM_packed_reg[result][31]_0 ,
    \PC_count[31]_i_4_1 ,
    \PC_count[31]_i_4_2 ,
    \DM_packed_reg[result][27]_1 ,
    \PC_count_reg[0]_0 ,
    \DM_packed[result][17]_i_8_0 ,
    \PC_count[24]_i_7_0 ,
    \PC_count[29]_i_13 ,
    \PC_count[9]_i_12_0 ,
    \PC_count[12]_i_11_0 ,
    \PC_count[4]_i_14 ,
    \DM_packed[result][0]_i_2_0 ,
    \DM_packed[result][0]_i_2_1 ,
    \DM_packed_reg[result][31]_i_6_2 ,
    \PC_count[1]_i_10_0 ,
    \PC_count[26]_i_3_0 ,
    \PC_count[25]_i_3_0 ,
    \DM_packed[result][14]_i_2_0 ,
    \PC_count[1]_i_5_0 ,
    \DM_packed[result][23]_i_9_0 ,
    \PC_count[9]_i_16 ,
    \DM_packed[result][30]_i_4 ,
    \PC_count[29]_i_13_0 ,
    \DM_packed[result][19]_i_8_0 ,
    \PC_count[6]_i_9 ,
    \PC_count[7]_i_13 ,
    \PC_count[4]_i_14_0 ,
    \PC_count[9]_i_16_0 ,
    \PC_count[6]_i_9_0 ,
    \PC_count[7]_i_13_0 ,
    \DM_packed[result][23]_i_9_1 ,
    \DM_packed[result][23]_i_9_2 ,
    \DM_packed[result][21]_i_8_0 ,
    \DM_packed[result][23]_i_9_3 ,
    \DM_packed[result][23]_i_8_0 ,
    \DM_packed_reg[result][31]_i_6_3 ,
    DI,
    \PC_count[12]_i_11_1 ,
    \PC_count[8]_i_6_0 ,
    \PC_count[12]_i_6_0 ,
    \DM_packed_reg[result][0]_i_36_0 ,
    control_flag_i_69_0,
    mem_DM_Data,
    control_flag_i_68_0,
    control_flag_i_89_0,
    control_flag_i_89_1,
    control_flag_i_2_0,
    control_flag_i_2_1,
    \FWA_reg[0]_0 ,
    \FWA_reg[0]_1 ,
    \FWB[1]_i_2_0 ,
    \FWA_reg[0]_2 ,
    \FWB[1]_i_3_0 ,
    \FWB_reg[0]_1 ,
    \FWA[1]_i_3_0 ,
    \FWA[1]_i_3_1 ,
    \FWA[1]_i_3_2 ,
    \FWA[1]_i_3_3 ,
    \FWB[1]_i_3_1 ,
    \FWB[1]_i_3_2 ,
    \FWB[1]_i_3_3 ,
    \FWB[1]_i_3_4 );
  output DEC_ALU_WE;
  output HZ_ALU_DM_WE;
  output DEC_RF_WE_reg_0;
  output \ALU_packed_reg[op_code][2] ;
  output \ALU_packed_reg[op_code][2]_0 ;
  output [31:0]D;
  output \ALU_packed_reg[ALU_FUN][2] ;
  output \ALU_packed_reg[ALU_FUN][0] ;
  output [1:0]\ALU_packed_reg[srcA_SEL][0] ;
  output \ALU_packed_reg[ALU_FUN][0]_0 ;
  output \ALU_packed_reg[ALU_FUN][2]_0 ;
  output \ALU_packed_reg[ALU_FUN][0]_rep ;
  output \ALU_packed_reg[ALU_FUN][0]_rep_0 ;
  output \ALU_packed_reg[IMMED][2] ;
  output \ALU_packed_reg[ALU_FUN][2]_1 ;
  output \ALU_packed_reg[ALU_FUN][2]_2 ;
  output \ALU_packed_reg[ALU_FUN][2]_3 ;
  output \ALU_packed_reg[ALU_FUN][2]_4 ;
  output \ALU_packed_reg[ALU_FUN][0]_1 ;
  output \ALU_packed_reg[ALU_FUN][2]_5 ;
  output \ALU_packed_reg[ALU_FUN][2]_6 ;
  output \ALU_packed_reg[ALU_FUN][0]_2 ;
  output \ALU_packed_reg[ALU_FUN][3] ;
  output \ALU_packed_reg[ALU_FUN][0]_3 ;
  output \ALU_packed_reg[ALU_FUN][2]_7 ;
  output \ALU_packed_reg[ALU_FUN][1] ;
  output \ALU_packed_reg[PC][0] ;
  output \ALU_packed_reg[ALU_FUN][3]_0 ;
  output \ALU_packed_reg[ALU_FUN][2]_8 ;
  output \ALU_packed_reg[ALU_FUN][0]_4 ;
  output \ALU_packed_reg[ALU_FUN][0]_5 ;
  output \ALU_packed_reg[ALU_FUN][1]_0 ;
  output \ALU_packed_reg[ALU_FUN][2]_9 ;
  output \ALU_packed_reg[ALU_FUN][2]_10 ;
  output \ALU_packed_reg[ALU_FUN][1]_1 ;
  output \ALU_packed_reg[ALU_FUN][2]_11 ;
  output \ALU_packed_reg[ALU_FUN][0]_6 ;
  output \ALU_packed_reg[ALU_FUN][1]_2 ;
  output \ALU_packed_reg[ALU_FUN][2]_12 ;
  output \ALU_packed_reg[ALU_FUN][2]_13 ;
  output \ALU_packed_reg[ALU_FUN][1]_3 ;
  output \ALU_packed_reg[ALU_FUN][2]_14 ;
  output \ALU_packed_reg[ALU_FUN][0]_7 ;
  output \ALU_packed_reg[ALU_FUN][1]_4 ;
  output \ALU_packed_reg[ALU_FUN][3]_1 ;
  output \ALU_packed_reg[ALU_FUN][2]_15 ;
  output \ALU_packed_reg[ALU_FUN][0]_8 ;
  output \ALU_packed_reg[ALU_FUN][2]_16 ;
  output \ALU_packed_reg[ALU_FUN][1]_5 ;
  output \ALU_packed_reg[ALU_FUN][0]_9 ;
  output \ALU_packed_reg[ALU_FUN][2]_17 ;
  output \ALU_packed_reg[ALU_FUN][2]_18 ;
  output \ALU_packed_reg[ALU_FUN][2]_19 ;
  output \ALU_packed_reg[ALU_FUN][2]_20 ;
  output \ALU_packed_reg[ALU_FUN][1]_6 ;
  output \ALU_packed_reg[ALU_FUN][2]_21 ;
  output \ALU_packed_reg[ALU_FUN][2]_22 ;
  output \ALU_packed_reg[ALU_FUN][1]_7 ;
  output \ALU_packed_reg[ALU_FUN][2]_23 ;
  output \ALU_packed_reg[ALU_FUN][1]_8 ;
  output \ALU_packed_reg[ALU_FUN][2]_24 ;
  output \ALU_packed_reg[ALU_FUN][2]_25 ;
  output \ALU_packed_reg[ALU_FUN][0]_10 ;
  output \ALU_packed_reg[IMMED][2]_0 ;
  output \ALU_packed_reg[ALU_FUN][2]_26 ;
  output \ALU_packed_reg[ALU_FUN][2]_27 ;
  output \ALU_packed_reg[ALU_FUN][0]_11 ;
  output \ALU_packed_reg[ALU_FUN][3]_2 ;
  output \ALU_packed_reg[ALU_FUN][3]_3 ;
  output \ALU_packed_reg[ALU_FUN][2]_28 ;
  output \ALU_packed_reg[ALU_FUN][2]_29 ;
  output \ALU_packed_reg[ALU_FUN][1]_9 ;
  output \ALU_packed_reg[ALU_FUN][2]_30 ;
  output \ALU_packed_reg[ALU_FUN][2]_31 ;
  output \ALU_packed_reg[ALU_FUN][0]_12 ;
  output \ALU_packed_reg[ALU_FUN][3]_4 ;
  output \ALU_packed_reg[ALU_FUN][3]_5 ;
  output \ALU_packed_reg[srcA_SEL][0]_0 ;
  output \ALU_packed_reg[IMMED][2]_1 ;
  output \ALU_packed_reg[srcA_SEL][0]_1 ;
  output \ALU_packed_reg[srcA_SEL][0]_2 ;
  output \ALU_packed_reg[srcA_SEL][0]_3 ;
  output \ALU_packed_reg[srcA_SEL][0]_4 ;
  output \ALU_packed_reg[srcA_SEL][0]_5 ;
  output \ALU_packed_reg[srcA_SEL][0]_6 ;
  output \ALU_packed_reg[srcA_SEL][0]_7 ;
  output \ALU_packed_reg[srcA_SEL][0]_8 ;
  output \ALU_packed_reg[srcA_SEL][0]_9 ;
  output \ALU_packed_reg[srcA_SEL][0]_10 ;
  output \ALU_packed_reg[srcA_SEL][0]_11 ;
  output \ALU_packed_reg[srcA_SEL][0]_12 ;
  output \ALU_packed_reg[srcA_SEL][0]_13 ;
  output \ALU_packed_reg[srcA_SEL][0]_14 ;
  output \ALU_packed_reg[srcA_SEL][0]_15 ;
  output \ALU_packed_reg[srcA_SEL][0]_16 ;
  output \ALU_packed_reg[srcA_SEL][0]_17 ;
  output \ALU_packed_reg[srcA_SEL][0]_18 ;
  output \ALU_packed_reg[srcA_SEL][0]_19 ;
  output \ALU_packed_reg[srcA_SEL][0]_20 ;
  output \ALU_packed_reg[srcA_SEL][0]_21 ;
  output \ALU_packed_reg[srcA_SEL][0]_22 ;
  output \ALU_packed_reg[srcA_SEL][0]_23 ;
  output \ALU_packed_reg[srcA_SEL][0]_24 ;
  output PC_WE2;
  output p_0_in;
  output [1:0]\FWA_reg[1]_0 ;
  output [1:0]\FWB_reg[1]_0 ;
  input clk_50_BUFG;
  input PC_WE_reg_0;
  input \DM_packed[result][23]_i_16_0 ;
  input \DM_packed[result][23]_i_23_0 ;
  input \DM_packed[result][23]_i_16_1 ;
  input \DM_packed[result][23]_i_16_2 ;
  input \DM_packed[result][23]_i_16_3 ;
  input \DM_packed[result][23]_i_23_1 ;
  input \DM_packed[result][23]_i_20_0 ;
  input \DM_packed[result][23]_i_20_1 ;
  input \DM_packed[result][23]_i_20_2 ;
  input \DM_packed[result][23]_i_20_3 ;
  input \DM_packed[result][23]_i_18_0 ;
  input \DM_packed[result][23]_i_18_1 ;
  input \DM_packed[result][23]_i_18_2 ;
  input \DM_packed[result][23]_i_18_3 ;
  input \DM_packed[result][23]_i_22_0 ;
  input \DM_packed[result][23]_i_22_1 ;
  input \DM_packed[result][23]_i_22_2 ;
  input \DM_packed[result][23]_i_22_3 ;
  input \DM_packed[result][23]_i_17_0 ;
  input \DM_packed[result][23]_i_17_1 ;
  input \DM_packed[result][23]_i_17_2 ;
  input \DM_packed[result][23]_i_17_3 ;
  input \DM_packed[result][23]_i_21_0 ;
  input \DM_packed[result][23]_i_21_1 ;
  input \DM_packed[result][23]_i_21_2 ;
  input \DM_packed[result][23]_i_21_3 ;
  input \DM_packed[result][23]_i_19_0 ;
  input \DM_packed[result][23]_i_19_1 ;
  input \DM_packed[result][23]_i_19_2 ;
  input \DM_packed[result][23]_i_19_3 ;
  input \DM_packed[result][23]_i_23_2 ;
  input \DM_packed[result][23]_i_23_3 ;
  input \DM_packed[result][23]_i_23_4 ;
  input \DM_packed[result][23]_i_23_5 ;
  input [31:0]ALU_fwA;
  input [31:0]ALU_fwB;
  input [6:0]Q;
  input [6:0]\FWB_reg[0]_0 ;
  input [31:0]ALU_srcB;
  input [31:0]ALU_srcA;
  input \DM_packed_reg[result][0] ;
  input \DM_packed_reg[result][0]_0 ;
  input \DM_packed_reg[result][1] ;
  input \PC_count_reg[0] ;
  input \PC_count[2]_i_4_0 ;
  input \DM_packed_reg[result][0]_1 ;
  input \DM_packed_reg[result][3] ;
  input \DM_packed_reg[result][2] ;
  input \PC_count_reg[3] ;
  input \PC_count_reg[2] ;
  input \PC_count_reg[3]_0 ;
  input \PC_count_reg[3]_1 ;
  input \DM_packed_reg[result][3]_0 ;
  input \DM_packed_reg[result][3]_1 ;
  input \DM_packed_reg[result][4] ;
  input \DM_packed[result][4]_i_3_0 ;
  input \PC_count_reg[5] ;
  input \DM_packed_reg[result][5] ;
  input \DM_packed_reg[result][5]_0 ;
  input \PC_count_reg[6] ;
  input \DM_packed_reg[result][6] ;
  input \DM_packed_reg[result][7] ;
  input \PC_count[6]_i_3_0 ;
  input \PC_count[10]_i_4_0 ;
  input \PC_count_reg[8] ;
  input \PC_count_reg[8]_0 ;
  input \DM_packed_reg[result][8] ;
  input \PC_count[10]_i_4_1 ;
  input \PC_count[11]_i_5_0 ;
  input \DM_packed_reg[result][10] ;
  input \PC_count[10]_i_4_2 ;
  input \PC_count[12]_i_4_0 ;
  input \DM_packed_reg[result][21] ;
  input \DM_packed_reg[result][22] ;
  input \DM_packed_reg[result][23] ;
  input \DM_packed_reg[result][24] ;
  input \DM_packed_reg[result][25] ;
  input \DM_packed_reg[result][26] ;
  input \DM_packed_reg[result][27] ;
  input \PC_count_reg[28] ;
  input \DM_packed_reg[result][28] ;
  input \PC_count_reg[29] ;
  input \DM_packed_reg[result][29] ;
  input \DM_packed_reg[result][29]_0 ;
  input \PC_count_reg[1] ;
  input \DM_packed_reg[result][27]_0 ;
  input \DM_packed_reg[result][30] ;
  input \PC_count[1]_i_3_0 ;
  input \PC_count[1]_i_3_1 ;
  input \PC_count[1]_i_3_2 ;
  input \PC_count_reg[30] ;
  input \PC_count[30]_i_4_0 ;
  input \DM_packed_reg[result][30]_0 ;
  input \PC_count[30]_i_4_1 ;
  input \PC_count[30]_i_4_2 ;
  input \DM_packed_reg[result][31] ;
  input \PC_count[29]_i_12 ;
  input \DM_packed_reg[result][31]_i_6_0 ;
  input \DM_packed_reg[result][31]_i_6_1 ;
  input \PC_count[29]_i_12_0 ;
  input \PC_count[6]_i_3_1 ;
  input \PC_count[7]_i_6_0 ;
  input \PC_count[31]_i_4_0 ;
  input \DM_packed_reg[result][31]_0 ;
  input \PC_count[31]_i_4_1 ;
  input \PC_count[31]_i_4_2 ;
  input \DM_packed_reg[result][27]_1 ;
  input \PC_count_reg[0]_0 ;
  input \DM_packed[result][17]_i_8_0 ;
  input \PC_count[24]_i_7_0 ;
  input \PC_count[29]_i_13 ;
  input \PC_count[9]_i_12_0 ;
  input \PC_count[12]_i_11_0 ;
  input \PC_count[4]_i_14 ;
  input \DM_packed[result][0]_i_2_0 ;
  input \DM_packed[result][0]_i_2_1 ;
  input [1:0]\DM_packed_reg[result][31]_i_6_2 ;
  input \PC_count[1]_i_10_0 ;
  input \PC_count[26]_i_3_0 ;
  input \PC_count[25]_i_3_0 ;
  input \DM_packed[result][14]_i_2_0 ;
  input \PC_count[1]_i_5_0 ;
  input \DM_packed[result][23]_i_9_0 ;
  input \PC_count[9]_i_16 ;
  input \DM_packed[result][30]_i_4 ;
  input \PC_count[29]_i_13_0 ;
  input \DM_packed[result][19]_i_8_0 ;
  input \PC_count[6]_i_9 ;
  input \PC_count[7]_i_13 ;
  input \PC_count[4]_i_14_0 ;
  input \PC_count[9]_i_16_0 ;
  input \PC_count[6]_i_9_0 ;
  input \PC_count[7]_i_13_0 ;
  input \DM_packed[result][23]_i_9_1 ;
  input \DM_packed[result][23]_i_9_2 ;
  input \DM_packed[result][21]_i_8_0 ;
  input \DM_packed[result][23]_i_9_3 ;
  input \DM_packed[result][23]_i_8_0 ;
  input \DM_packed_reg[result][31]_i_6_3 ;
  input [3:0]DI;
  input [3:0]\PC_count[12]_i_11_1 ;
  input [3:0]\PC_count[8]_i_6_0 ;
  input [3:0]\PC_count[12]_i_6_0 ;
  input [0:0]\DM_packed_reg[result][0]_i_36_0 ;
  input [2:0]control_flag_i_69_0;
  input [5:0]mem_DM_Data;
  input control_flag_i_68_0;
  input control_flag_i_89_0;
  input control_flag_i_89_1;
  input [1:0]control_flag_i_2_0;
  input control_flag_i_2_1;
  input \FWA_reg[0]_0 ;
  input \FWA_reg[0]_1 ;
  input [4:0]\FWB[1]_i_2_0 ;
  input \FWA_reg[0]_2 ;
  input [4:0]\FWB[1]_i_3_0 ;
  input \FWB_reg[0]_1 ;
  input \FWA[1]_i_3_0 ;
  input \FWA[1]_i_3_1 ;
  input \FWA[1]_i_3_2 ;
  input \FWA[1]_i_3_3 ;
  input \FWB[1]_i_3_1 ;
  input \FWB[1]_i_3_2 ;
  input \FWB[1]_i_3_3 ;
  input \FWB[1]_i_3_4 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]\ALU/data0 ;
  wire [31:0]\ALU/data1 ;
  wire [0:0]\ALU/data5 ;
  wire \ALU/data8 ;
  wire \ALU/data9 ;
  wire [31:0]ALU_fwA;
  wire [31:0]ALU_fwB;
  wire \ALU_packed_reg[ALU_FUN][0] ;
  wire \ALU_packed_reg[ALU_FUN][0]_0 ;
  wire \ALU_packed_reg[ALU_FUN][0]_1 ;
  wire \ALU_packed_reg[ALU_FUN][0]_10 ;
  wire \ALU_packed_reg[ALU_FUN][0]_11 ;
  wire \ALU_packed_reg[ALU_FUN][0]_12 ;
  wire \ALU_packed_reg[ALU_FUN][0]_2 ;
  wire \ALU_packed_reg[ALU_FUN][0]_3 ;
  wire \ALU_packed_reg[ALU_FUN][0]_4 ;
  wire \ALU_packed_reg[ALU_FUN][0]_5 ;
  wire \ALU_packed_reg[ALU_FUN][0]_6 ;
  wire \ALU_packed_reg[ALU_FUN][0]_7 ;
  wire \ALU_packed_reg[ALU_FUN][0]_8 ;
  wire \ALU_packed_reg[ALU_FUN][0]_9 ;
  wire \ALU_packed_reg[ALU_FUN][0]_rep ;
  wire \ALU_packed_reg[ALU_FUN][0]_rep_0 ;
  wire \ALU_packed_reg[ALU_FUN][1] ;
  wire \ALU_packed_reg[ALU_FUN][1]_0 ;
  wire \ALU_packed_reg[ALU_FUN][1]_1 ;
  wire \ALU_packed_reg[ALU_FUN][1]_2 ;
  wire \ALU_packed_reg[ALU_FUN][1]_3 ;
  wire \ALU_packed_reg[ALU_FUN][1]_4 ;
  wire \ALU_packed_reg[ALU_FUN][1]_5 ;
  wire \ALU_packed_reg[ALU_FUN][1]_6 ;
  wire \ALU_packed_reg[ALU_FUN][1]_7 ;
  wire \ALU_packed_reg[ALU_FUN][1]_8 ;
  wire \ALU_packed_reg[ALU_FUN][1]_9 ;
  wire \ALU_packed_reg[ALU_FUN][2] ;
  wire \ALU_packed_reg[ALU_FUN][2]_0 ;
  wire \ALU_packed_reg[ALU_FUN][2]_1 ;
  wire \ALU_packed_reg[ALU_FUN][2]_10 ;
  wire \ALU_packed_reg[ALU_FUN][2]_11 ;
  wire \ALU_packed_reg[ALU_FUN][2]_12 ;
  wire \ALU_packed_reg[ALU_FUN][2]_13 ;
  wire \ALU_packed_reg[ALU_FUN][2]_14 ;
  wire \ALU_packed_reg[ALU_FUN][2]_15 ;
  wire \ALU_packed_reg[ALU_FUN][2]_16 ;
  wire \ALU_packed_reg[ALU_FUN][2]_17 ;
  wire \ALU_packed_reg[ALU_FUN][2]_18 ;
  wire \ALU_packed_reg[ALU_FUN][2]_19 ;
  wire \ALU_packed_reg[ALU_FUN][2]_2 ;
  wire \ALU_packed_reg[ALU_FUN][2]_20 ;
  wire \ALU_packed_reg[ALU_FUN][2]_21 ;
  wire \ALU_packed_reg[ALU_FUN][2]_22 ;
  wire \ALU_packed_reg[ALU_FUN][2]_23 ;
  wire \ALU_packed_reg[ALU_FUN][2]_24 ;
  wire \ALU_packed_reg[ALU_FUN][2]_25 ;
  wire \ALU_packed_reg[ALU_FUN][2]_26 ;
  wire \ALU_packed_reg[ALU_FUN][2]_27 ;
  wire \ALU_packed_reg[ALU_FUN][2]_28 ;
  wire \ALU_packed_reg[ALU_FUN][2]_29 ;
  wire \ALU_packed_reg[ALU_FUN][2]_3 ;
  wire \ALU_packed_reg[ALU_FUN][2]_30 ;
  wire \ALU_packed_reg[ALU_FUN][2]_31 ;
  wire \ALU_packed_reg[ALU_FUN][2]_4 ;
  wire \ALU_packed_reg[ALU_FUN][2]_5 ;
  wire \ALU_packed_reg[ALU_FUN][2]_6 ;
  wire \ALU_packed_reg[ALU_FUN][2]_7 ;
  wire \ALU_packed_reg[ALU_FUN][2]_8 ;
  wire \ALU_packed_reg[ALU_FUN][2]_9 ;
  wire \ALU_packed_reg[ALU_FUN][3] ;
  wire \ALU_packed_reg[ALU_FUN][3]_0 ;
  wire \ALU_packed_reg[ALU_FUN][3]_1 ;
  wire \ALU_packed_reg[ALU_FUN][3]_2 ;
  wire \ALU_packed_reg[ALU_FUN][3]_3 ;
  wire \ALU_packed_reg[ALU_FUN][3]_4 ;
  wire \ALU_packed_reg[ALU_FUN][3]_5 ;
  wire \ALU_packed_reg[IMMED][2] ;
  wire \ALU_packed_reg[IMMED][2]_0 ;
  wire \ALU_packed_reg[IMMED][2]_1 ;
  wire \ALU_packed_reg[PC][0] ;
  wire \ALU_packed_reg[op_code][2] ;
  wire \ALU_packed_reg[op_code][2]_0 ;
  wire [1:0]\ALU_packed_reg[srcA_SEL][0] ;
  wire \ALU_packed_reg[srcA_SEL][0]_0 ;
  wire \ALU_packed_reg[srcA_SEL][0]_1 ;
  wire \ALU_packed_reg[srcA_SEL][0]_10 ;
  wire \ALU_packed_reg[srcA_SEL][0]_11 ;
  wire \ALU_packed_reg[srcA_SEL][0]_12 ;
  wire \ALU_packed_reg[srcA_SEL][0]_13 ;
  wire \ALU_packed_reg[srcA_SEL][0]_14 ;
  wire \ALU_packed_reg[srcA_SEL][0]_15 ;
  wire \ALU_packed_reg[srcA_SEL][0]_16 ;
  wire \ALU_packed_reg[srcA_SEL][0]_17 ;
  wire \ALU_packed_reg[srcA_SEL][0]_18 ;
  wire \ALU_packed_reg[srcA_SEL][0]_19 ;
  wire \ALU_packed_reg[srcA_SEL][0]_2 ;
  wire \ALU_packed_reg[srcA_SEL][0]_20 ;
  wire \ALU_packed_reg[srcA_SEL][0]_21 ;
  wire \ALU_packed_reg[srcA_SEL][0]_22 ;
  wire \ALU_packed_reg[srcA_SEL][0]_23 ;
  wire \ALU_packed_reg[srcA_SEL][0]_24 ;
  wire \ALU_packed_reg[srcA_SEL][0]_3 ;
  wire \ALU_packed_reg[srcA_SEL][0]_4 ;
  wire \ALU_packed_reg[srcA_SEL][0]_5 ;
  wire \ALU_packed_reg[srcA_SEL][0]_6 ;
  wire \ALU_packed_reg[srcA_SEL][0]_7 ;
  wire \ALU_packed_reg[srcA_SEL][0]_8 ;
  wire \ALU_packed_reg[srcA_SEL][0]_9 ;
  wire [31:0]ALU_srcA;
  wire [31:0]ALU_srcB;
  wire \Branch_Decoder/br_eq ;
  wire \Branch_Decoder/br_lt ;
  wire \Branch_Decoder/br_ltu ;
  wire [31:0]D;
  wire DEC_ALU_WE;
  wire DEC_RF_WE_i_1_n_0;
  wire DEC_RF_WE_reg_0;
  wire [3:0]DI;
  wire \DM_packed[result][0]_i_10_n_0 ;
  wire \DM_packed[result][0]_i_11_n_0 ;
  wire \DM_packed[result][0]_i_12_n_0 ;
  wire \DM_packed[result][0]_i_13_n_0 ;
  wire \DM_packed[result][0]_i_14_n_0 ;
  wire \DM_packed[result][0]_i_15_n_0 ;
  wire \DM_packed[result][0]_i_16_n_0 ;
  wire \DM_packed[result][0]_i_17_n_0 ;
  wire \DM_packed[result][0]_i_19_n_0 ;
  wire \DM_packed[result][0]_i_20_n_0 ;
  wire \DM_packed[result][0]_i_21_n_0 ;
  wire \DM_packed[result][0]_i_22_n_0 ;
  wire \DM_packed[result][0]_i_23_n_0 ;
  wire \DM_packed[result][0]_i_24_n_0 ;
  wire \DM_packed[result][0]_i_25_n_0 ;
  wire \DM_packed[result][0]_i_26_n_0 ;
  wire \DM_packed[result][0]_i_28_n_0 ;
  wire \DM_packed[result][0]_i_29_n_0 ;
  wire \DM_packed[result][0]_i_2_0 ;
  wire \DM_packed[result][0]_i_2_1 ;
  wire \DM_packed[result][0]_i_2_n_0 ;
  wire \DM_packed[result][0]_i_30_n_0 ;
  wire \DM_packed[result][0]_i_31_n_0 ;
  wire \DM_packed[result][0]_i_32_n_0 ;
  wire \DM_packed[result][0]_i_33_n_0 ;
  wire \DM_packed[result][0]_i_34_n_0 ;
  wire \DM_packed[result][0]_i_35_n_0 ;
  wire \DM_packed[result][0]_i_37_n_0 ;
  wire \DM_packed[result][0]_i_38_n_0 ;
  wire \DM_packed[result][0]_i_39_n_0 ;
  wire \DM_packed[result][0]_i_3_n_0 ;
  wire \DM_packed[result][0]_i_40_n_0 ;
  wire \DM_packed[result][0]_i_42_n_0 ;
  wire \DM_packed[result][0]_i_43_n_0 ;
  wire \DM_packed[result][0]_i_44_n_0 ;
  wire \DM_packed[result][0]_i_45_n_0 ;
  wire \DM_packed[result][0]_i_46_n_0 ;
  wire \DM_packed[result][0]_i_47_n_0 ;
  wire \DM_packed[result][0]_i_48_n_0 ;
  wire \DM_packed[result][0]_i_49_n_0 ;
  wire \DM_packed[result][0]_i_4_n_0 ;
  wire \DM_packed[result][0]_i_51_n_0 ;
  wire \DM_packed[result][0]_i_52_n_0 ;
  wire \DM_packed[result][0]_i_53_n_0 ;
  wire \DM_packed[result][0]_i_54_n_0 ;
  wire \DM_packed[result][0]_i_55_n_0 ;
  wire \DM_packed[result][0]_i_56_n_0 ;
  wire \DM_packed[result][0]_i_58_n_0 ;
  wire \DM_packed[result][0]_i_59_n_0 ;
  wire \DM_packed[result][0]_i_5_n_0 ;
  wire \DM_packed[result][0]_i_60_n_0 ;
  wire \DM_packed[result][0]_i_61_n_0 ;
  wire \DM_packed[result][0]_i_62_n_0 ;
  wire \DM_packed[result][0]_i_63_n_0 ;
  wire \DM_packed[result][0]_i_64_n_0 ;
  wire \DM_packed[result][0]_i_65_n_0 ;
  wire \DM_packed[result][0]_i_66_n_0 ;
  wire \DM_packed[result][0]_i_67_n_0 ;
  wire \DM_packed[result][0]_i_68_n_0 ;
  wire \DM_packed[result][10]_i_2_n_0 ;
  wire \DM_packed[result][10]_i_3_n_0 ;
  wire \DM_packed[result][10]_i_5_n_0 ;
  wire \DM_packed[result][11]_i_2_n_0 ;
  wire \DM_packed[result][11]_i_3_n_0 ;
  wire \DM_packed[result][11]_i_4_n_0 ;
  wire \DM_packed[result][12]_i_2_n_0 ;
  wire \DM_packed[result][12]_i_3_n_0 ;
  wire \DM_packed[result][12]_i_4_n_0 ;
  wire \DM_packed[result][12]_i_5_n_0 ;
  wire \DM_packed[result][12]_i_6_n_0 ;
  wire \DM_packed[result][13]_i_2_n_0 ;
  wire \DM_packed[result][13]_i_3_n_0 ;
  wire \DM_packed[result][13]_i_4_n_0 ;
  wire \DM_packed[result][14]_i_12_n_0 ;
  wire \DM_packed[result][14]_i_13_n_0 ;
  wire \DM_packed[result][14]_i_14_n_0 ;
  wire \DM_packed[result][14]_i_15_n_0 ;
  wire \DM_packed[result][14]_i_2_0 ;
  wire \DM_packed[result][14]_i_2_n_0 ;
  wire \DM_packed[result][14]_i_3_n_0 ;
  wire \DM_packed[result][14]_i_4_n_0 ;
  wire \DM_packed[result][14]_i_5_n_0 ;
  wire \DM_packed[result][15]_i_2_n_0 ;
  wire \DM_packed[result][15]_i_3_n_0 ;
  wire \DM_packed[result][15]_i_4_n_0 ;
  wire \DM_packed[result][15]_i_5_n_0 ;
  wire \DM_packed[result][15]_i_6_n_0 ;
  wire \DM_packed[result][16]_i_2_n_0 ;
  wire \DM_packed[result][16]_i_3_n_0 ;
  wire \DM_packed[result][16]_i_4_n_0 ;
  wire \DM_packed[result][16]_i_5_n_0 ;
  wire \DM_packed[result][16]_i_6_n_0 ;
  wire \DM_packed[result][16]_i_7_n_0 ;
  wire \DM_packed[result][17]_i_13_n_0 ;
  wire \DM_packed[result][17]_i_14_n_0 ;
  wire \DM_packed[result][17]_i_2_n_0 ;
  wire \DM_packed[result][17]_i_3_n_0 ;
  wire \DM_packed[result][17]_i_4_n_0 ;
  wire \DM_packed[result][17]_i_5_n_0 ;
  wire \DM_packed[result][17]_i_6_n_0 ;
  wire \DM_packed[result][17]_i_7_n_0 ;
  wire \DM_packed[result][17]_i_8_0 ;
  wire \DM_packed[result][17]_i_8_n_0 ;
  wire \DM_packed[result][17]_i_9_n_0 ;
  wire \DM_packed[result][18]_i_2_n_0 ;
  wire \DM_packed[result][18]_i_3_n_0 ;
  wire \DM_packed[result][18]_i_4_n_0 ;
  wire \DM_packed[result][18]_i_5_n_0 ;
  wire \DM_packed[result][18]_i_6_n_0 ;
  wire \DM_packed[result][18]_i_7_n_0 ;
  wire \DM_packed[result][18]_i_8_n_0 ;
  wire \DM_packed[result][18]_i_9_n_0 ;
  wire \DM_packed[result][19]_i_10_n_0 ;
  wire \DM_packed[result][19]_i_14_n_0 ;
  wire \DM_packed[result][19]_i_15_n_0 ;
  wire \DM_packed[result][19]_i_16_n_0 ;
  wire \DM_packed[result][19]_i_17_n_0 ;
  wire \DM_packed[result][19]_i_18_n_0 ;
  wire \DM_packed[result][19]_i_19_n_0 ;
  wire \DM_packed[result][19]_i_20_n_0 ;
  wire \DM_packed[result][19]_i_21_n_0 ;
  wire \DM_packed[result][19]_i_24_n_0 ;
  wire \DM_packed[result][19]_i_25_n_0 ;
  wire \DM_packed[result][19]_i_26_n_0 ;
  wire \DM_packed[result][19]_i_27_n_0 ;
  wire \DM_packed[result][19]_i_2_n_0 ;
  wire \DM_packed[result][19]_i_3_n_0 ;
  wire \DM_packed[result][19]_i_4_n_0 ;
  wire \DM_packed[result][19]_i_5_n_0 ;
  wire \DM_packed[result][19]_i_6_n_0 ;
  wire \DM_packed[result][19]_i_7_n_0 ;
  wire \DM_packed[result][19]_i_8_0 ;
  wire \DM_packed[result][19]_i_8_n_0 ;
  wire \DM_packed[result][1]_i_2_n_0 ;
  wire \DM_packed[result][1]_i_3_n_0 ;
  wire \DM_packed[result][20]_i_10_n_0 ;
  wire \DM_packed[result][20]_i_13_n_0 ;
  wire \DM_packed[result][20]_i_14_n_0 ;
  wire \DM_packed[result][20]_i_15_n_0 ;
  wire \DM_packed[result][20]_i_2_n_0 ;
  wire \DM_packed[result][20]_i_3_n_0 ;
  wire \DM_packed[result][20]_i_4_n_0 ;
  wire \DM_packed[result][20]_i_5_n_0 ;
  wire \DM_packed[result][20]_i_6_n_0 ;
  wire \DM_packed[result][20]_i_7_n_0 ;
  wire \DM_packed[result][20]_i_8_n_0 ;
  wire \DM_packed[result][20]_i_9_n_0 ;
  wire \DM_packed[result][21]_i_12_n_0 ;
  wire \DM_packed[result][21]_i_13_n_0 ;
  wire \DM_packed[result][21]_i_14_n_0 ;
  wire \DM_packed[result][21]_i_2_n_0 ;
  wire \DM_packed[result][21]_i_3_n_0 ;
  wire \DM_packed[result][21]_i_4_n_0 ;
  wire \DM_packed[result][21]_i_5_n_0 ;
  wire \DM_packed[result][21]_i_6_n_0 ;
  wire \DM_packed[result][21]_i_7_n_0 ;
  wire \DM_packed[result][21]_i_8_0 ;
  wire \DM_packed[result][21]_i_8_n_0 ;
  wire \DM_packed[result][21]_i_9_n_0 ;
  wire \DM_packed[result][22]_i_13_n_0 ;
  wire \DM_packed[result][22]_i_14_n_0 ;
  wire \DM_packed[result][22]_i_2_n_0 ;
  wire \DM_packed[result][22]_i_3_n_0 ;
  wire \DM_packed[result][22]_i_4_n_0 ;
  wire \DM_packed[result][22]_i_5_n_0 ;
  wire \DM_packed[result][22]_i_6_n_0 ;
  wire \DM_packed[result][22]_i_7_n_0 ;
  wire \DM_packed[result][22]_i_8_n_0 ;
  wire \DM_packed[result][22]_i_9_n_0 ;
  wire \DM_packed[result][23]_i_15_n_0 ;
  wire \DM_packed[result][23]_i_16_0 ;
  wire \DM_packed[result][23]_i_16_1 ;
  wire \DM_packed[result][23]_i_16_2 ;
  wire \DM_packed[result][23]_i_16_3 ;
  wire \DM_packed[result][23]_i_16_n_0 ;
  wire \DM_packed[result][23]_i_17_0 ;
  wire \DM_packed[result][23]_i_17_1 ;
  wire \DM_packed[result][23]_i_17_2 ;
  wire \DM_packed[result][23]_i_17_3 ;
  wire \DM_packed[result][23]_i_17_n_0 ;
  wire \DM_packed[result][23]_i_18_0 ;
  wire \DM_packed[result][23]_i_18_1 ;
  wire \DM_packed[result][23]_i_18_2 ;
  wire \DM_packed[result][23]_i_18_3 ;
  wire \DM_packed[result][23]_i_18_n_0 ;
  wire \DM_packed[result][23]_i_19_0 ;
  wire \DM_packed[result][23]_i_19_1 ;
  wire \DM_packed[result][23]_i_19_2 ;
  wire \DM_packed[result][23]_i_19_3 ;
  wire \DM_packed[result][23]_i_19_n_0 ;
  wire \DM_packed[result][23]_i_20_0 ;
  wire \DM_packed[result][23]_i_20_1 ;
  wire \DM_packed[result][23]_i_20_2 ;
  wire \DM_packed[result][23]_i_20_3 ;
  wire \DM_packed[result][23]_i_20_n_0 ;
  wire \DM_packed[result][23]_i_21_0 ;
  wire \DM_packed[result][23]_i_21_1 ;
  wire \DM_packed[result][23]_i_21_2 ;
  wire \DM_packed[result][23]_i_21_3 ;
  wire \DM_packed[result][23]_i_21_n_0 ;
  wire \DM_packed[result][23]_i_22_0 ;
  wire \DM_packed[result][23]_i_22_1 ;
  wire \DM_packed[result][23]_i_22_2 ;
  wire \DM_packed[result][23]_i_22_3 ;
  wire \DM_packed[result][23]_i_22_n_0 ;
  wire \DM_packed[result][23]_i_23_0 ;
  wire \DM_packed[result][23]_i_23_1 ;
  wire \DM_packed[result][23]_i_23_2 ;
  wire \DM_packed[result][23]_i_23_3 ;
  wire \DM_packed[result][23]_i_23_4 ;
  wire \DM_packed[result][23]_i_23_5 ;
  wire \DM_packed[result][23]_i_23_n_0 ;
  wire \DM_packed[result][23]_i_24_n_0 ;
  wire \DM_packed[result][23]_i_25_n_0 ;
  wire \DM_packed[result][23]_i_26_n_0 ;
  wire \DM_packed[result][23]_i_27_n_0 ;
  wire \DM_packed[result][23]_i_2_n_0 ;
  wire \DM_packed[result][23]_i_32_n_0 ;
  wire \DM_packed[result][23]_i_33_n_0 ;
  wire \DM_packed[result][23]_i_34_n_0 ;
  wire \DM_packed[result][23]_i_35_n_0 ;
  wire \DM_packed[result][23]_i_36_n_0 ;
  wire \DM_packed[result][23]_i_38_n_0 ;
  wire \DM_packed[result][23]_i_3_n_0 ;
  wire \DM_packed[result][23]_i_40_n_0 ;
  wire \DM_packed[result][23]_i_42_n_0 ;
  wire \DM_packed[result][23]_i_44_n_0 ;
  wire \DM_packed[result][23]_i_46_n_0 ;
  wire \DM_packed[result][23]_i_48_n_0 ;
  wire \DM_packed[result][23]_i_4_n_0 ;
  wire \DM_packed[result][23]_i_50_n_0 ;
  wire \DM_packed[result][23]_i_5_n_0 ;
  wire \DM_packed[result][23]_i_6_n_0 ;
  wire \DM_packed[result][23]_i_7_n_0 ;
  wire \DM_packed[result][23]_i_8_0 ;
  wire \DM_packed[result][23]_i_8_n_0 ;
  wire \DM_packed[result][23]_i_9_0 ;
  wire \DM_packed[result][23]_i_9_1 ;
  wire \DM_packed[result][23]_i_9_2 ;
  wire \DM_packed[result][23]_i_9_3 ;
  wire \DM_packed[result][23]_i_9_n_0 ;
  wire \DM_packed[result][24]_i_2_n_0 ;
  wire \DM_packed[result][24]_i_3_n_0 ;
  wire \DM_packed[result][24]_i_4_n_0 ;
  wire \DM_packed[result][25]_i_2_n_0 ;
  wire \DM_packed[result][25]_i_3_n_0 ;
  wire \DM_packed[result][26]_i_2_n_0 ;
  wire \DM_packed[result][26]_i_3_n_0 ;
  wire \DM_packed[result][26]_i_4_n_0 ;
  wire \DM_packed[result][26]_i_5_n_0 ;
  wire \DM_packed[result][27]_i_10_n_0 ;
  wire \DM_packed[result][27]_i_11_n_0 ;
  wire \DM_packed[result][27]_i_12_n_0 ;
  wire \DM_packed[result][27]_i_2_n_0 ;
  wire \DM_packed[result][27]_i_3_n_0 ;
  wire \DM_packed[result][27]_i_4_n_0 ;
  wire \DM_packed[result][27]_i_9_n_0 ;
  wire \DM_packed[result][28]_i_2_n_0 ;
  wire \DM_packed[result][28]_i_3_n_0 ;
  wire \DM_packed[result][28]_i_4_n_0 ;
  wire \DM_packed[result][29]_i_2_n_0 ;
  wire \DM_packed[result][29]_i_3_n_0 ;
  wire \DM_packed[result][2]_i_2_n_0 ;
  wire \DM_packed[result][30]_i_3_n_0 ;
  wire \DM_packed[result][30]_i_4 ;
  wire \DM_packed[result][31]_i_10_n_0 ;
  wire \DM_packed[result][31]_i_11_n_0 ;
  wire \DM_packed[result][31]_i_12_n_0 ;
  wire \DM_packed[result][31]_i_2_n_0 ;
  wire \DM_packed[result][31]_i_4_n_0 ;
  wire \DM_packed[result][31]_i_7_n_0 ;
  wire \DM_packed[result][31]_i_9_n_0 ;
  wire \DM_packed[result][3]_i_10_n_0 ;
  wire \DM_packed[result][3]_i_11_n_0 ;
  wire \DM_packed[result][3]_i_2_n_0 ;
  wire \DM_packed[result][3]_i_3_n_0 ;
  wire \DM_packed[result][3]_i_4_n_0 ;
  wire \DM_packed[result][3]_i_8_n_0 ;
  wire \DM_packed[result][3]_i_9_n_0 ;
  wire \DM_packed[result][4]_i_3_0 ;
  wire \DM_packed[result][4]_i_3_n_0 ;
  wire \DM_packed[result][5]_i_2_n_0 ;
  wire \DM_packed[result][5]_i_3_n_0 ;
  wire \DM_packed[result][5]_i_5_n_0 ;
  wire \DM_packed[result][6]_i_2_n_0 ;
  wire \DM_packed[result][6]_i_3_n_0 ;
  wire \DM_packed[result][6]_i_4_n_0 ;
  wire \DM_packed[result][7]_i_10_n_0 ;
  wire \DM_packed[result][7]_i_11_n_0 ;
  wire \DM_packed[result][7]_i_12_n_0 ;
  wire \DM_packed[result][7]_i_2_n_0 ;
  wire \DM_packed[result][7]_i_3_n_0 ;
  wire \DM_packed[result][7]_i_4_n_0 ;
  wire \DM_packed[result][7]_i_9_n_0 ;
  wire \DM_packed[result][8]_i_14_n_0 ;
  wire \DM_packed[result][8]_i_15_n_0 ;
  wire \DM_packed[result][8]_i_16_n_0 ;
  wire \DM_packed[result][8]_i_17_n_0 ;
  wire \DM_packed[result][8]_i_2_n_0 ;
  wire \DM_packed[result][8]_i_3_n_0 ;
  wire \DM_packed[result][9]_i_2_n_0 ;
  wire \DM_packed[result][9]_i_3_n_0 ;
  wire \DM_packed_reg[result][0] ;
  wire \DM_packed_reg[result][0]_0 ;
  wire \DM_packed_reg[result][0]_1 ;
  wire \DM_packed_reg[result][0]_i_18_n_0 ;
  wire \DM_packed_reg[result][0]_i_18_n_1 ;
  wire \DM_packed_reg[result][0]_i_18_n_2 ;
  wire \DM_packed_reg[result][0]_i_18_n_3 ;
  wire \DM_packed_reg[result][0]_i_27_n_0 ;
  wire \DM_packed_reg[result][0]_i_27_n_1 ;
  wire \DM_packed_reg[result][0]_i_27_n_2 ;
  wire \DM_packed_reg[result][0]_i_27_n_3 ;
  wire [0:0]\DM_packed_reg[result][0]_i_36_0 ;
  wire \DM_packed_reg[result][0]_i_36_n_0 ;
  wire \DM_packed_reg[result][0]_i_36_n_1 ;
  wire \DM_packed_reg[result][0]_i_36_n_2 ;
  wire \DM_packed_reg[result][0]_i_36_n_3 ;
  wire \DM_packed_reg[result][0]_i_41_n_0 ;
  wire \DM_packed_reg[result][0]_i_41_n_1 ;
  wire \DM_packed_reg[result][0]_i_41_n_2 ;
  wire \DM_packed_reg[result][0]_i_41_n_3 ;
  wire \DM_packed_reg[result][0]_i_50_n_0 ;
  wire \DM_packed_reg[result][0]_i_50_n_1 ;
  wire \DM_packed_reg[result][0]_i_50_n_2 ;
  wire \DM_packed_reg[result][0]_i_50_n_3 ;
  wire \DM_packed_reg[result][0]_i_7_n_1 ;
  wire \DM_packed_reg[result][0]_i_7_n_2 ;
  wire \DM_packed_reg[result][0]_i_7_n_3 ;
  wire \DM_packed_reg[result][0]_i_8_n_1 ;
  wire \DM_packed_reg[result][0]_i_8_n_2 ;
  wire \DM_packed_reg[result][0]_i_8_n_3 ;
  wire \DM_packed_reg[result][0]_i_9_n_0 ;
  wire \DM_packed_reg[result][0]_i_9_n_1 ;
  wire \DM_packed_reg[result][0]_i_9_n_2 ;
  wire \DM_packed_reg[result][0]_i_9_n_3 ;
  wire \DM_packed_reg[result][10] ;
  wire \DM_packed_reg[result][14]_i_6_n_0 ;
  wire \DM_packed_reg[result][14]_i_6_n_1 ;
  wire \DM_packed_reg[result][14]_i_6_n_2 ;
  wire \DM_packed_reg[result][14]_i_6_n_3 ;
  wire \DM_packed_reg[result][19]_i_13_n_0 ;
  wire \DM_packed_reg[result][19]_i_13_n_1 ;
  wire \DM_packed_reg[result][19]_i_13_n_2 ;
  wire \DM_packed_reg[result][19]_i_13_n_3 ;
  wire \DM_packed_reg[result][19]_i_9_n_0 ;
  wire \DM_packed_reg[result][19]_i_9_n_1 ;
  wire \DM_packed_reg[result][19]_i_9_n_2 ;
  wire \DM_packed_reg[result][19]_i_9_n_3 ;
  wire \DM_packed_reg[result][1] ;
  wire \DM_packed_reg[result][21] ;
  wire \DM_packed_reg[result][22] ;
  wire \DM_packed_reg[result][23] ;
  wire \DM_packed_reg[result][23]_i_10_n_0 ;
  wire \DM_packed_reg[result][23]_i_10_n_1 ;
  wire \DM_packed_reg[result][23]_i_10_n_2 ;
  wire \DM_packed_reg[result][23]_i_10_n_3 ;
  wire \DM_packed_reg[result][23]_i_14_n_0 ;
  wire \DM_packed_reg[result][23]_i_14_n_1 ;
  wire \DM_packed_reg[result][23]_i_14_n_2 ;
  wire \DM_packed_reg[result][23]_i_14_n_3 ;
  wire \DM_packed_reg[result][24] ;
  wire \DM_packed_reg[result][25] ;
  wire \DM_packed_reg[result][26] ;
  wire \DM_packed_reg[result][27] ;
  wire \DM_packed_reg[result][27]_0 ;
  wire \DM_packed_reg[result][27]_1 ;
  wire \DM_packed_reg[result][27]_i_5_n_0 ;
  wire \DM_packed_reg[result][27]_i_5_n_1 ;
  wire \DM_packed_reg[result][27]_i_5_n_2 ;
  wire \DM_packed_reg[result][27]_i_5_n_3 ;
  wire \DM_packed_reg[result][28] ;
  wire \DM_packed_reg[result][29] ;
  wire \DM_packed_reg[result][29]_0 ;
  wire \DM_packed_reg[result][2] ;
  wire \DM_packed_reg[result][30] ;
  wire \DM_packed_reg[result][30]_0 ;
  wire \DM_packed_reg[result][31] ;
  wire \DM_packed_reg[result][31]_0 ;
  wire \DM_packed_reg[result][31]_i_6_0 ;
  wire \DM_packed_reg[result][31]_i_6_1 ;
  wire [1:0]\DM_packed_reg[result][31]_i_6_2 ;
  wire \DM_packed_reg[result][31]_i_6_3 ;
  wire \DM_packed_reg[result][31]_i_6_n_1 ;
  wire \DM_packed_reg[result][31]_i_6_n_2 ;
  wire \DM_packed_reg[result][31]_i_6_n_3 ;
  wire \DM_packed_reg[result][3] ;
  wire \DM_packed_reg[result][3]_0 ;
  wire \DM_packed_reg[result][3]_1 ;
  wire \DM_packed_reg[result][3]_i_5_n_0 ;
  wire \DM_packed_reg[result][3]_i_5_n_1 ;
  wire \DM_packed_reg[result][3]_i_5_n_2 ;
  wire \DM_packed_reg[result][3]_i_5_n_3 ;
  wire \DM_packed_reg[result][4] ;
  wire \DM_packed_reg[result][5] ;
  wire \DM_packed_reg[result][5]_0 ;
  wire \DM_packed_reg[result][6] ;
  wire \DM_packed_reg[result][7] ;
  wire \DM_packed_reg[result][7]_i_6_n_0 ;
  wire \DM_packed_reg[result][7]_i_6_n_1 ;
  wire \DM_packed_reg[result][7]_i_6_n_2 ;
  wire \DM_packed_reg[result][7]_i_6_n_3 ;
  wire \DM_packed_reg[result][8] ;
  wire \DM_packed_reg[result][8]_i_6_n_0 ;
  wire \DM_packed_reg[result][8]_i_6_n_1 ;
  wire \DM_packed_reg[result][8]_i_6_n_2 ;
  wire \DM_packed_reg[result][8]_i_6_n_3 ;
  wire FWA1;
  wire FWA19_out;
  wire FWA2;
  wire \FWA[0]_i_1_n_0 ;
  wire \FWA[0]_i_2_n_0 ;
  wire \FWA[1]_i_1_n_0 ;
  wire \FWA[1]_i_3_0 ;
  wire \FWA[1]_i_3_1 ;
  wire \FWA[1]_i_3_2 ;
  wire \FWA[1]_i_3_3 ;
  wire \FWA[1]_i_4_n_0 ;
  wire \FWA[1]_i_5_n_0 ;
  wire \FWA[1]_i_7_n_0 ;
  wire \FWA[1]_i_8_n_0 ;
  wire \FWA_reg[0]_0 ;
  wire \FWA_reg[0]_1 ;
  wire \FWA_reg[0]_2 ;
  wire [1:0]\FWA_reg[1]_0 ;
  wire FWB1;
  wire FWB17_out;
  wire FWB2;
  wire \FWB[0]_i_1_n_0 ;
  wire \FWB[1]_i_1_n_0 ;
  wire [4:0]\FWB[1]_i_2_0 ;
  wire [4:0]\FWB[1]_i_3_0 ;
  wire \FWB[1]_i_3_1 ;
  wire \FWB[1]_i_3_2 ;
  wire \FWB[1]_i_3_3 ;
  wire \FWB[1]_i_3_4 ;
  wire \FWB[1]_i_4_n_0 ;
  wire \FWB[1]_i_5_n_0 ;
  wire \FWB[1]_i_7_n_0 ;
  wire \FWB[1]_i_8_n_0 ;
  wire [6:0]\FWB_reg[0]_0 ;
  wire \FWB_reg[0]_1 ;
  wire [1:0]\FWB_reg[1]_0 ;
  wire HZ_ALU_DM_WE;
  wire [1:1]PC_SEL;
  wire PC_WE2;
  wire PC_WE_i_5_n_0;
  wire PC_WE_reg_0;
  wire \PC_count[0]_i_10_n_0 ;
  wire \PC_count[0]_i_11_n_0 ;
  wire \PC_count[0]_i_14_n_0 ;
  wire \PC_count[0]_i_15_n_0 ;
  wire \PC_count[0]_i_17_n_0 ;
  wire \PC_count[0]_i_18_n_0 ;
  wire \PC_count[0]_i_19_n_0 ;
  wire \PC_count[0]_i_20_n_0 ;
  wire \PC_count[0]_i_21_n_0 ;
  wire \PC_count[0]_i_22_n_0 ;
  wire \PC_count[0]_i_23_n_0 ;
  wire \PC_count[10]_i_10_n_0 ;
  wire \PC_count[10]_i_11_n_0 ;
  wire \PC_count[10]_i_14_n_0 ;
  wire \PC_count[10]_i_4_0 ;
  wire \PC_count[10]_i_4_1 ;
  wire \PC_count[10]_i_4_2 ;
  wire \PC_count[10]_i_6_n_0 ;
  wire \PC_count[10]_i_7_n_0 ;
  wire \PC_count[10]_i_8_n_0 ;
  wire \PC_count[10]_i_9_n_0 ;
  wire \PC_count[11]_i_12_n_0 ;
  wire \PC_count[11]_i_13_n_0 ;
  wire \PC_count[11]_i_15_n_0 ;
  wire \PC_count[11]_i_22_n_0 ;
  wire \PC_count[11]_i_23_n_0 ;
  wire \PC_count[11]_i_24_n_0 ;
  wire \PC_count[11]_i_25_n_0 ;
  wire \PC_count[11]_i_5_0 ;
  wire \PC_count[11]_i_6_n_0 ;
  wire \PC_count[11]_i_7_n_0 ;
  wire \PC_count[11]_i_8_n_0 ;
  wire \PC_count[11]_i_9_n_0 ;
  wire \PC_count[12]_i_10_n_0 ;
  wire \PC_count[12]_i_11_0 ;
  wire [3:0]\PC_count[12]_i_11_1 ;
  wire \PC_count[12]_i_11_n_0 ;
  wire \PC_count[12]_i_14_n_0 ;
  wire \PC_count[12]_i_15_n_0 ;
  wire \PC_count[12]_i_16_n_0 ;
  wire \PC_count[12]_i_4_0 ;
  wire [3:0]\PC_count[12]_i_6_0 ;
  wire \PC_count[12]_i_6_n_0 ;
  wire \PC_count[12]_i_7_n_0 ;
  wire \PC_count[12]_i_8_n_0 ;
  wire \PC_count[12]_i_9_n_0 ;
  wire \PC_count[13]_i_12_n_0 ;
  wire \PC_count[13]_i_13_n_0 ;
  wire \PC_count[13]_i_14_n_0 ;
  wire \PC_count[13]_i_16_n_0 ;
  wire \PC_count[13]_i_6_n_0 ;
  wire \PC_count[13]_i_7_n_0 ;
  wire \PC_count[13]_i_8_n_0 ;
  wire \PC_count[13]_i_9_n_0 ;
  wire \PC_count[14]_i_10_n_0 ;
  wire \PC_count[14]_i_11_n_0 ;
  wire \PC_count[14]_i_17_n_0 ;
  wire \PC_count[14]_i_18_n_0 ;
  wire \PC_count[14]_i_19_n_0 ;
  wire \PC_count[14]_i_6_n_0 ;
  wire \PC_count[14]_i_7_n_0 ;
  wire \PC_count[14]_i_8_n_0 ;
  wire \PC_count[14]_i_9_n_0 ;
  wire \PC_count[15]_i_10_n_0 ;
  wire \PC_count[15]_i_11_n_0 ;
  wire \PC_count[15]_i_12_n_0 ;
  wire \PC_count[15]_i_13_n_0 ;
  wire \PC_count[15]_i_15_n_0 ;
  wire \PC_count[15]_i_16_n_0 ;
  wire \PC_count[15]_i_17_n_0 ;
  wire \PC_count[15]_i_18_n_0 ;
  wire \PC_count[15]_i_19_n_0 ;
  wire \PC_count[15]_i_20_n_0 ;
  wire \PC_count[15]_i_21_n_0 ;
  wire \PC_count[15]_i_22_n_0 ;
  wire \PC_count[15]_i_23_n_0 ;
  wire \PC_count[15]_i_24_n_0 ;
  wire \PC_count[15]_i_25_n_0 ;
  wire \PC_count[15]_i_26_n_0 ;
  wire \PC_count[15]_i_27_n_0 ;
  wire \PC_count[15]_i_28_n_0 ;
  wire \PC_count[15]_i_29_n_0 ;
  wire \PC_count[15]_i_30_n_0 ;
  wire \PC_count[15]_i_35_n_0 ;
  wire \PC_count[15]_i_36_n_0 ;
  wire \PC_count[15]_i_37_n_0 ;
  wire \PC_count[15]_i_38_n_0 ;
  wire \PC_count[15]_i_6_n_0 ;
  wire \PC_count[15]_i_7_n_0 ;
  wire \PC_count[15]_i_8_n_0 ;
  wire \PC_count[15]_i_9_n_0 ;
  wire \PC_count[1]_i_10_0 ;
  wire \PC_count[1]_i_10_n_0 ;
  wire \PC_count[1]_i_11_n_0 ;
  wire \PC_count[1]_i_3_0 ;
  wire \PC_count[1]_i_3_1 ;
  wire \PC_count[1]_i_3_2 ;
  wire \PC_count[1]_i_5_0 ;
  wire \PC_count[1]_i_6_n_0 ;
  wire \PC_count[1]_i_7_n_0 ;
  wire \PC_count[24]_i_10_n_0 ;
  wire \PC_count[24]_i_4_n_0 ;
  wire \PC_count[24]_i_5_n_0 ;
  wire \PC_count[24]_i_6_n_0 ;
  wire \PC_count[24]_i_7_0 ;
  wire \PC_count[24]_i_7_n_0 ;
  wire \PC_count[24]_i_8_n_0 ;
  wire \PC_count[24]_i_9_n_0 ;
  wire \PC_count[25]_i_12_n_0 ;
  wire \PC_count[25]_i_13_n_0 ;
  wire \PC_count[25]_i_16_n_0 ;
  wire \PC_count[25]_i_17_n_0 ;
  wire \PC_count[25]_i_3_0 ;
  wire \PC_count[25]_i_6_n_0 ;
  wire \PC_count[25]_i_7_n_0 ;
  wire \PC_count[25]_i_8_n_0 ;
  wire \PC_count[25]_i_9_n_0 ;
  wire \PC_count[26]_i_10_n_0 ;
  wire \PC_count[26]_i_11_n_0 ;
  wire \PC_count[26]_i_12_n_0 ;
  wire \PC_count[26]_i_13_n_0 ;
  wire \PC_count[26]_i_3_0 ;
  wire \PC_count[26]_i_6_n_0 ;
  wire \PC_count[26]_i_7_n_0 ;
  wire \PC_count[26]_i_8_n_0 ;
  wire \PC_count[26]_i_9_n_0 ;
  wire \PC_count[27]_i_10_n_0 ;
  wire \PC_count[27]_i_15_n_0 ;
  wire \PC_count[27]_i_16_n_0 ;
  wire \PC_count[27]_i_17_n_0 ;
  wire \PC_count[27]_i_5_n_0 ;
  wire \PC_count[27]_i_8_n_0 ;
  wire \PC_count[27]_i_9_n_0 ;
  wire \PC_count[28]_i_10_n_0 ;
  wire \PC_count[28]_i_14_n_0 ;
  wire \PC_count[28]_i_15_n_0 ;
  wire \PC_count[28]_i_16_n_0 ;
  wire \PC_count[28]_i_17_n_0 ;
  wire \PC_count[28]_i_7_n_0 ;
  wire \PC_count[28]_i_8_n_0 ;
  wire \PC_count[28]_i_9_n_0 ;
  wire \PC_count[29]_i_10_n_0 ;
  wire \PC_count[29]_i_11_n_0 ;
  wire \PC_count[29]_i_12 ;
  wire \PC_count[29]_i_12_0 ;
  wire \PC_count[29]_i_13 ;
  wire \PC_count[29]_i_13_0 ;
  wire \PC_count[29]_i_16_n_0 ;
  wire \PC_count[29]_i_20_n_0 ;
  wire \PC_count[29]_i_6_n_0 ;
  wire \PC_count[29]_i_7_n_0 ;
  wire \PC_count[29]_i_9_n_0 ;
  wire \PC_count[2]_i_10_n_0 ;
  wire \PC_count[2]_i_12_n_0 ;
  wire \PC_count[2]_i_13_n_0 ;
  wire \PC_count[2]_i_18_n_0 ;
  wire \PC_count[2]_i_4_0 ;
  wire \PC_count[2]_i_6_n_0 ;
  wire \PC_count[2]_i_7_n_0 ;
  wire \PC_count[30]_i_10_n_0 ;
  wire \PC_count[30]_i_11_n_0 ;
  wire \PC_count[30]_i_20_n_0 ;
  wire \PC_count[30]_i_4_0 ;
  wire \PC_count[30]_i_4_1 ;
  wire \PC_count[30]_i_4_2 ;
  wire \PC_count[30]_i_8_n_0 ;
  wire \PC_count[30]_i_9_n_0 ;
  wire \PC_count[31]_i_10_n_0 ;
  wire \PC_count[31]_i_12_n_0 ;
  wire \PC_count[31]_i_20_n_0 ;
  wire \PC_count[31]_i_21_n_0 ;
  wire \PC_count[31]_i_22_n_0 ;
  wire \PC_count[31]_i_23_n_0 ;
  wire \PC_count[31]_i_24_n_0 ;
  wire \PC_count[31]_i_26_n_0 ;
  wire \PC_count[31]_i_34_n_0 ;
  wire \PC_count[31]_i_35_n_0 ;
  wire \PC_count[31]_i_36_n_0 ;
  wire \PC_count[31]_i_37_n_0 ;
  wire \PC_count[31]_i_38_n_0 ;
  wire \PC_count[31]_i_40_n_0 ;
  wire \PC_count[31]_i_4_0 ;
  wire \PC_count[31]_i_4_1 ;
  wire \PC_count[31]_i_4_2 ;
  wire \PC_count[31]_i_8_n_0 ;
  wire \PC_count[31]_i_9_n_0 ;
  wire \PC_count[3]_i_14_n_0 ;
  wire \PC_count[3]_i_18_n_0 ;
  wire \PC_count[3]_i_19_n_0 ;
  wire \PC_count[3]_i_20_n_0 ;
  wire \PC_count[3]_i_21_n_0 ;
  wire \PC_count[3]_i_22_n_0 ;
  wire \PC_count[3]_i_6_n_0 ;
  wire \PC_count[3]_i_7_n_0 ;
  wire \PC_count[3]_i_8_n_0 ;
  wire \PC_count[4]_i_13_n_0 ;
  wire \PC_count[4]_i_14 ;
  wire \PC_count[4]_i_14_0 ;
  wire \PC_count[4]_i_6_n_0 ;
  wire \PC_count[4]_i_7_n_0 ;
  wire \PC_count[5]_i_10_n_0 ;
  wire \PC_count[5]_i_13_n_0 ;
  wire \PC_count[5]_i_14_n_0 ;
  wire \PC_count[5]_i_6_n_0 ;
  wire \PC_count[5]_i_7_n_0 ;
  wire \PC_count[5]_i_8_n_0 ;
  wire \PC_count[6]_i_3_0 ;
  wire \PC_count[6]_i_3_1 ;
  wire \PC_count[6]_i_4_n_0 ;
  wire \PC_count[6]_i_5_n_0 ;
  wire \PC_count[6]_i_6_n_0 ;
  wire \PC_count[6]_i_7_n_0 ;
  wire \PC_count[6]_i_8_n_0 ;
  wire \PC_count[6]_i_9 ;
  wire \PC_count[6]_i_9_0 ;
  wire \PC_count[7]_i_11_n_0 ;
  wire \PC_count[7]_i_12_n_0 ;
  wire \PC_count[7]_i_13 ;
  wire \PC_count[7]_i_13_0 ;
  wire \PC_count[7]_i_14_n_0 ;
  wire \PC_count[7]_i_15_n_0 ;
  wire \PC_count[7]_i_16_n_0 ;
  wire \PC_count[7]_i_17_n_0 ;
  wire \PC_count[7]_i_4_n_0 ;
  wire \PC_count[7]_i_5_n_0 ;
  wire \PC_count[7]_i_6_0 ;
  wire \PC_count[7]_i_6_n_0 ;
  wire \PC_count[7]_i_8_n_0 ;
  wire \PC_count[7]_i_9_n_0 ;
  wire \PC_count[8]_i_12_n_0 ;
  wire [3:0]\PC_count[8]_i_6_0 ;
  wire \PC_count[8]_i_6_n_0 ;
  wire \PC_count[8]_i_7_n_0 ;
  wire \PC_count[8]_i_9_n_0 ;
  wire \PC_count[9]_i_10_n_0 ;
  wire \PC_count[9]_i_11_n_0 ;
  wire \PC_count[9]_i_12_0 ;
  wire \PC_count[9]_i_12_n_0 ;
  wire \PC_count[9]_i_14_n_0 ;
  wire \PC_count[9]_i_16 ;
  wire \PC_count[9]_i_16_0 ;
  wire \PC_count[9]_i_6_n_0 ;
  wire \PC_count[9]_i_7_n_0 ;
  wire \PC_count_reg[0] ;
  wire \PC_count_reg[0]_0 ;
  wire \PC_count_reg[11]_i_14_n_0 ;
  wire \PC_count_reg[11]_i_14_n_1 ;
  wire \PC_count_reg[11]_i_14_n_2 ;
  wire \PC_count_reg[11]_i_14_n_3 ;
  wire \PC_count_reg[15]_i_14_n_0 ;
  wire \PC_count_reg[15]_i_14_n_1 ;
  wire \PC_count_reg[15]_i_14_n_2 ;
  wire \PC_count_reg[15]_i_14_n_3 ;
  wire \PC_count_reg[1] ;
  wire \PC_count_reg[28] ;
  wire \PC_count_reg[29] ;
  wire \PC_count_reg[2] ;
  wire \PC_count_reg[30] ;
  wire \PC_count_reg[31]_i_19_n_0 ;
  wire \PC_count_reg[31]_i_19_n_1 ;
  wire \PC_count_reg[31]_i_19_n_2 ;
  wire \PC_count_reg[31]_i_19_n_3 ;
  wire \PC_count_reg[31]_i_7_n_1 ;
  wire \PC_count_reg[31]_i_7_n_2 ;
  wire \PC_count_reg[31]_i_7_n_3 ;
  wire \PC_count_reg[3] ;
  wire \PC_count_reg[3]_0 ;
  wire \PC_count_reg[3]_1 ;
  wire \PC_count_reg[3]_i_13_n_0 ;
  wire \PC_count_reg[3]_i_13_n_1 ;
  wire \PC_count_reg[3]_i_13_n_2 ;
  wire \PC_count_reg[3]_i_13_n_3 ;
  wire \PC_count_reg[5] ;
  wire \PC_count_reg[6] ;
  wire \PC_count_reg[7]_i_10_n_0 ;
  wire \PC_count_reg[7]_i_10_n_1 ;
  wire \PC_count_reg[7]_i_10_n_2 ;
  wire \PC_count_reg[7]_i_10_n_3 ;
  wire \PC_count_reg[8] ;
  wire \PC_count_reg[8]_0 ;
  wire [6:0]Q;
  wire clk_50_BUFG;
  wire control_flag1_out;
  wire control_flag_i_100_n_0;
  wire control_flag_i_101_n_0;
  wire control_flag_i_102_n_0;
  wire control_flag_i_103_n_0;
  wire control_flag_i_112_n_0;
  wire control_flag_i_113_n_0;
  wire control_flag_i_114_n_0;
  wire control_flag_i_115_n_0;
  wire control_flag_i_116_n_0;
  wire control_flag_i_117_n_0;
  wire control_flag_i_118_n_0;
  wire control_flag_i_12_n_0;
  wire control_flag_i_13_n_0;
  wire control_flag_i_14_n_0;
  wire control_flag_i_15_n_0;
  wire control_flag_i_16_n_0;
  wire control_flag_i_17_n_0;
  wire control_flag_i_18_n_0;
  wire control_flag_i_19_n_0;
  wire control_flag_i_21_n_0;
  wire control_flag_i_22_n_0;
  wire control_flag_i_23_n_0;
  wire control_flag_i_25_n_0;
  wire control_flag_i_26_n_0;
  wire control_flag_i_27_n_0;
  wire control_flag_i_28_n_0;
  wire control_flag_i_29_n_0;
  wire [1:0]control_flag_i_2_0;
  wire control_flag_i_2_1;
  wire control_flag_i_30_n_0;
  wire control_flag_i_31_n_0;
  wire control_flag_i_33_n_0;
  wire control_flag_i_34_n_0;
  wire control_flag_i_35_n_0;
  wire control_flag_i_36_n_0;
  wire control_flag_i_37_n_0;
  wire control_flag_i_38_n_0;
  wire control_flag_i_39_n_0;
  wire control_flag_i_40_n_0;
  wire control_flag_i_4_n_0;
  wire control_flag_i_50_n_0;
  wire control_flag_i_51_n_0;
  wire control_flag_i_52_n_0;
  wire control_flag_i_53_n_0;
  wire control_flag_i_55_n_0;
  wire control_flag_i_56_n_0;
  wire control_flag_i_57_n_0;
  wire control_flag_i_58_n_0;
  wire control_flag_i_59_n_0;
  wire control_flag_i_5_n_0;
  wire control_flag_i_60_n_0;
  wire control_flag_i_61_n_0;
  wire control_flag_i_63_n_0;
  wire control_flag_i_64_n_0;
  wire control_flag_i_65_n_0;
  wire control_flag_i_66_n_0;
  wire control_flag_i_67_n_0;
  wire control_flag_i_68_0;
  wire control_flag_i_68_n_0;
  wire [2:0]control_flag_i_69_0;
  wire control_flag_i_69_n_0;
  wire control_flag_i_6_n_0;
  wire control_flag_i_70_n_0;
  wire control_flag_i_79_n_0;
  wire control_flag_i_7_n_0;
  wire control_flag_i_80_n_0;
  wire control_flag_i_81_n_0;
  wire control_flag_i_82_n_0;
  wire control_flag_i_83_n_0;
  wire control_flag_i_84_n_0;
  wire control_flag_i_85_n_0;
  wire control_flag_i_87_n_0;
  wire control_flag_i_88_n_0;
  wire control_flag_i_89_0;
  wire control_flag_i_89_1;
  wire control_flag_i_89_n_0;
  wire control_flag_i_90_n_0;
  wire control_flag_i_91_n_0;
  wire control_flag_i_92_n_0;
  wire control_flag_i_93_n_0;
  wire control_flag_i_94_n_0;
  wire control_flag_i_95_n_0;
  wire control_flag_i_96_n_0;
  wire control_flag_i_97_n_0;
  wire control_flag_i_98_n_0;
  wire control_flag_i_99_n_0;
  wire control_flag_reg_i_10_n_1;
  wire control_flag_reg_i_10_n_2;
  wire control_flag_reg_i_10_n_3;
  wire control_flag_reg_i_11_n_0;
  wire control_flag_reg_i_11_n_1;
  wire control_flag_reg_i_11_n_2;
  wire control_flag_reg_i_11_n_3;
  wire control_flag_reg_i_20_n_0;
  wire control_flag_reg_i_20_n_1;
  wire control_flag_reg_i_20_n_2;
  wire control_flag_reg_i_20_n_3;
  wire control_flag_reg_i_24_n_0;
  wire control_flag_reg_i_24_n_1;
  wire control_flag_reg_i_24_n_2;
  wire control_flag_reg_i_24_n_3;
  wire control_flag_reg_i_32_n_0;
  wire control_flag_reg_i_32_n_1;
  wire control_flag_reg_i_32_n_2;
  wire control_flag_reg_i_32_n_3;
  wire control_flag_reg_i_49_n_0;
  wire control_flag_reg_i_49_n_1;
  wire control_flag_reg_i_49_n_2;
  wire control_flag_reg_i_49_n_3;
  wire control_flag_reg_i_54_n_0;
  wire control_flag_reg_i_54_n_1;
  wire control_flag_reg_i_54_n_2;
  wire control_flag_reg_i_54_n_3;
  wire control_flag_reg_i_62_n_0;
  wire control_flag_reg_i_62_n_1;
  wire control_flag_reg_i_62_n_2;
  wire control_flag_reg_i_62_n_3;
  wire control_flag_reg_i_86_n_0;
  wire control_flag_reg_i_86_n_1;
  wire control_flag_reg_i_86_n_2;
  wire control_flag_reg_i_86_n_3;
  wire control_flag_reg_i_8_n_1;
  wire control_flag_reg_i_8_n_2;
  wire control_flag_reg_i_8_n_3;
  wire control_flag_reg_i_9_n_2;
  wire control_flag_reg_i_9_n_3;
  wire control_flag_reg_n_0;
  wire [5:0]mem_DM_Data;
  wire p_0_in;

  LUT1 #(
    .INIT(2'h1)) 
    \ALU_packed[DM_WE]_i_1 
       (.I0(DEC_ALU_WE),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    DEC_RF_WE_i_1
       (.I0(control_flag_reg_n_0),
        .O(DEC_RF_WE_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    DEC_RF_WE_reg
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(DEC_RF_WE_i_1_n_0),
        .Q(HZ_ALU_DM_WE),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DM_packed[op_code][6]_i_1 
       (.I0(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg_0));
  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \DM_packed[result][0]_i_1 
       (.I0(\DM_packed[result][0]_i_2_n_0 ),
        .I1(\DM_packed[result][0]_i_3_n_0 ),
        .I2(\DM_packed[result][0]_i_4_n_0 ),
        .I3(\DM_packed[result][0]_i_5_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    \DM_packed[result][0]_i_10 
       (.I0(ALU_srcB[30]),
        .I1(ALU_srcA[30]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[31]),
        .O(\DM_packed[result][0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_11 
       (.I0(ALU_srcB[28]),
        .I1(ALU_srcA[28]),
        .I2(ALU_srcA[29]),
        .I3(ALU_srcB[29]),
        .O(\DM_packed[result][0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_12 
       (.I0(ALU_srcB[26]),
        .I1(ALU_srcA[26]),
        .I2(ALU_srcA[27]),
        .I3(ALU_srcB[27]),
        .O(\DM_packed[result][0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_13 
       (.I0(ALU_srcB[24]),
        .I1(ALU_srcA[24]),
        .I2(ALU_srcA[25]),
        .I3(ALU_srcB[25]),
        .O(\DM_packed[result][0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \DM_packed[result][0]_i_14 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[30]),
        .I2(\PC_count[31]_i_24_n_0 ),
        .O(\DM_packed[result][0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_15 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[29]),
        .I2(ALU_srcA[28]),
        .I3(ALU_srcB[28]),
        .O(\DM_packed[result][0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_16 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[27]),
        .I2(ALU_srcA[26]),
        .I3(ALU_srcB[26]),
        .O(\DM_packed[result][0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_17 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[25]),
        .I2(ALU_srcA[24]),
        .I3(ALU_srcB[24]),
        .O(\DM_packed[result][0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_19 
       (.I0(ALU_srcB[30]),
        .I1(ALU_srcA[30]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[31]),
        .O(\DM_packed[result][0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE233E2CC00000000)) 
    \DM_packed[result][0]_i_2 
       (.I0(\PC_count[0]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count[1]_i_7_n_0 ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcA[0]),
        .I5(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_20 
       (.I0(ALU_srcB[28]),
        .I1(ALU_srcA[28]),
        .I2(ALU_srcA[29]),
        .I3(ALU_srcB[29]),
        .O(\DM_packed[result][0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_21 
       (.I0(ALU_srcB[26]),
        .I1(ALU_srcA[26]),
        .I2(ALU_srcA[27]),
        .I3(ALU_srcB[27]),
        .O(\DM_packed[result][0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_22 
       (.I0(ALU_srcB[24]),
        .I1(ALU_srcA[24]),
        .I2(ALU_srcA[25]),
        .I3(ALU_srcB[25]),
        .O(\DM_packed[result][0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \DM_packed[result][0]_i_23 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[30]),
        .I2(\PC_count[31]_i_24_n_0 ),
        .O(\DM_packed[result][0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_24 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[29]),
        .I2(ALU_srcA[28]),
        .I3(ALU_srcB[28]),
        .O(\DM_packed[result][0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_25 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[27]),
        .I2(ALU_srcA[26]),
        .I3(ALU_srcB[26]),
        .O(\DM_packed[result][0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_26 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[25]),
        .I2(ALU_srcA[24]),
        .I3(ALU_srcB[24]),
        .O(\DM_packed[result][0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_28 
       (.I0(ALU_srcB[22]),
        .I1(ALU_srcA[22]),
        .I2(ALU_srcA[23]),
        .I3(ALU_srcB[23]),
        .O(\DM_packed[result][0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_29 
       (.I0(ALU_srcB[20]),
        .I1(ALU_srcA[20]),
        .I2(ALU_srcA[21]),
        .I3(ALU_srcB[21]),
        .O(\DM_packed[result][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000008080000FF08)) 
    \DM_packed[result][0]_i_3 
       (.I0(\DM_packed[result][31]_i_7_n_0 ),
        .I1(\DM_packed_reg[result][0]_1 ),
        .I2(\ALU_packed_reg[PC][0] ),
        .I3(\ALU/data0 [0]),
        .I4(\DM_packed_reg[result][1] ),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_30 
       (.I0(ALU_srcB[18]),
        .I1(ALU_srcA[18]),
        .I2(ALU_srcA[19]),
        .I3(ALU_srcB[19]),
        .O(\DM_packed[result][0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_31 
       (.I0(ALU_srcB[16]),
        .I1(ALU_srcA[16]),
        .I2(ALU_srcA[17]),
        .I3(ALU_srcB[17]),
        .O(\DM_packed[result][0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_32 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[23]),
        .I2(ALU_srcA[22]),
        .I3(ALU_srcB[22]),
        .O(\DM_packed[result][0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_33 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcB[21]),
        .I2(ALU_srcA[20]),
        .I3(ALU_srcB[20]),
        .O(\DM_packed[result][0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_34 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[19]),
        .I2(ALU_srcA[18]),
        .I3(ALU_srcB[18]),
        .O(\DM_packed[result][0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_35 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[17]),
        .I2(ALU_srcA[16]),
        .I3(ALU_srcB[16]),
        .O(\DM_packed[result][0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_37 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[23]),
        .I2(ALU_srcA[22]),
        .I3(ALU_srcB[22]),
        .O(\DM_packed[result][0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_38 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcB[21]),
        .I2(ALU_srcA[20]),
        .I3(ALU_srcB[20]),
        .O(\DM_packed[result][0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_39 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[19]),
        .I2(ALU_srcA[18]),
        .I3(ALU_srcB[18]),
        .O(\DM_packed[result][0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAAAAAAAAAAAAA)) 
    \DM_packed[result][0]_i_4 
       (.I0(\PC_count[0]_i_11_n_0 ),
        .I1(\PC_count[1]_i_7_n_0 ),
        .I2(ALU_srcB[0]),
        .I3(\PC_count[0]_i_10_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_40 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[17]),
        .I2(ALU_srcA[16]),
        .I3(ALU_srcB[16]),
        .O(\DM_packed[result][0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_42 
       (.I0(ALU_srcB[14]),
        .I1(ALU_srcA[14]),
        .I2(ALU_srcA[15]),
        .I3(ALU_srcB[15]),
        .O(\DM_packed[result][0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_43 
       (.I0(ALU_srcB[12]),
        .I1(ALU_srcA[12]),
        .I2(ALU_srcA[13]),
        .I3(ALU_srcB[13]),
        .O(\DM_packed[result][0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_44 
       (.I0(ALU_srcB[10]),
        .I1(ALU_srcA[10]),
        .I2(ALU_srcA[11]),
        .I3(ALU_srcB[11]),
        .O(\DM_packed[result][0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_45 
       (.I0(ALU_srcB[8]),
        .I1(ALU_srcA[8]),
        .I2(ALU_srcA[9]),
        .I3(ALU_srcB[9]),
        .O(\DM_packed[result][0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_46 
       (.I0(ALU_srcA[15]),
        .I1(ALU_srcB[15]),
        .I2(ALU_srcA[14]),
        .I3(ALU_srcB[14]),
        .O(\DM_packed[result][0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_47 
       (.I0(ALU_srcA[13]),
        .I1(ALU_srcB[13]),
        .I2(ALU_srcA[12]),
        .I3(ALU_srcB[12]),
        .O(\DM_packed[result][0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_48 
       (.I0(ALU_srcA[11]),
        .I1(ALU_srcB[11]),
        .I2(ALU_srcA[10]),
        .I3(ALU_srcB[10]),
        .O(\DM_packed[result][0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_49 
       (.I0(ALU_srcA[9]),
        .I1(ALU_srcB[9]),
        .I2(ALU_srcA[8]),
        .I3(ALU_srcB[8]),
        .O(\DM_packed[result][0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFA0C0CFA0A)) 
    \DM_packed[result][0]_i_5 
       (.I0(\ALU/data8 ),
        .I1(\ALU/data9 ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(ALU_srcA[0]),
        .I4(\PC_count_reg[0] ),
        .I5(ALU_srcB[0]),
        .O(\DM_packed[result][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_51 
       (.I0(ALU_srcA[15]),
        .I1(ALU_srcB[15]),
        .I2(ALU_srcA[14]),
        .I3(ALU_srcB[14]),
        .O(\DM_packed[result][0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_52 
       (.I0(ALU_srcA[13]),
        .I1(ALU_srcB[13]),
        .I2(ALU_srcA[12]),
        .I3(ALU_srcB[12]),
        .O(\DM_packed[result][0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_53 
       (.I0(ALU_srcA[11]),
        .I1(ALU_srcB[11]),
        .I2(ALU_srcA[10]),
        .I3(ALU_srcB[10]),
        .O(\DM_packed[result][0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_54 
       (.I0(ALU_srcA[9]),
        .I1(ALU_srcB[9]),
        .I2(ALU_srcA[8]),
        .I3(ALU_srcB[8]),
        .O(\DM_packed[result][0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_55 
       (.I0(ALU_srcB[6]),
        .I1(ALU_srcA[6]),
        .I2(ALU_srcA[7]),
        .I3(ALU_srcB[7]),
        .O(\DM_packed[result][0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_56 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[4]),
        .I2(ALU_srcA[5]),
        .I3(ALU_srcB[5]),
        .O(\DM_packed[result][0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_58 
       (.I0(ALU_srcB[0]),
        .I1(ALU_srcA[0]),
        .I2(ALU_srcA[1]),
        .I3(ALU_srcB[1]),
        .O(\DM_packed[result][0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_59 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[7]),
        .I2(ALU_srcA[6]),
        .I3(ALU_srcB[6]),
        .O(\DM_packed[result][0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_60 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[5]),
        .I2(ALU_srcA[4]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_61 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[2]),
        .I3(ALU_srcB[2]),
        .O(\DM_packed[result][0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_62 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[1]),
        .I2(ALU_srcA[0]),
        .I3(ALU_srcB[0]),
        .O(\DM_packed[result][0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_63 
       (.I0(ALU_srcB[6]),
        .I1(ALU_srcA[6]),
        .I2(ALU_srcA[7]),
        .I3(ALU_srcB[7]),
        .O(\DM_packed[result][0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_64 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[4]),
        .I2(ALU_srcA[5]),
        .I3(ALU_srcB[5]),
        .O(\DM_packed[result][0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_65 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[7]),
        .I2(ALU_srcA[6]),
        .I3(ALU_srcB[6]),
        .O(\DM_packed[result][0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_66 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[5]),
        .I2(ALU_srcA[4]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_67 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[2]),
        .I3(ALU_srcB[2]),
        .O(\DM_packed[result][0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \DM_packed[result][0]_i_68 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[1]),
        .I2(ALU_srcA[0]),
        .I3(ALU_srcB[0]),
        .O(\DM_packed[result][0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \DM_packed[result][10]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_9 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][10]_i_2_n_0 ),
        .I3(\DM_packed[result][10]_i_3_n_0 ),
        .I4(\ALU_packed_reg[ALU_FUN][2]_10 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \DM_packed[result][10]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\DM_packed[result][12]_i_5_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed_reg[result][10] ),
        .I5(\DM_packed[result][10]_i_5_n_0 ),
        .O(\DM_packed[result][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888AA8)) 
    \DM_packed[result][10]_i_3 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[10]_i_10_n_0 ),
        .I2(ALU_srcA[10]),
        .I3(ALU_srcB[10]),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[10]_i_8_n_0 ),
        .O(\DM_packed[result][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \DM_packed[result][10]_i_5 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\DM_packed[result][11]_i_4_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][13]_i_4_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [10]),
        .O(\DM_packed[result][10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \DM_packed[result][11]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_11 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][11]_i_2_n_0 ),
        .I3(\DM_packed[result][11]_i_3_n_0 ),
        .I4(\ALU_packed_reg[ALU_FUN][0]_6 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \DM_packed[result][11]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\DM_packed[result][13]_i_4_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][11]_i_4_n_0 ),
        .I5(\PC_count[11]_i_8_n_0 ),
        .O(\DM_packed[result][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][11]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[11]),
        .I3(ALU_srcB[11]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \DM_packed[result][11]_i_4 
       (.I0(ALU_srcA[4]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[0]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcA[8]),
        .I5(\DM_packed_reg[result][31]_0 ),
        .O(\DM_packed[result][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \DM_packed[result][12]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_12 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][12]_i_2_n_0 ),
        .I3(\DM_packed[result][12]_i_3_n_0 ),
        .I4(\ALU_packed_reg[ALU_FUN][2]_13 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \DM_packed[result][12]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\DM_packed[result][12]_i_4_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][12]_i_5_n_0 ),
        .I5(\DM_packed[result][12]_i_6_n_0 ),
        .O(\DM_packed[result][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888AA8)) 
    \DM_packed[result][12]_i_3 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[12]_i_10_n_0 ),
        .I2(ALU_srcA[12]),
        .I3(ALU_srcB[12]),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[12]_i_8_n_0 ),
        .O(\DM_packed[result][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \DM_packed[result][12]_i_4 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[3]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcA[11]),
        .I5(\DM_packed_reg[result][31]_0 ),
        .O(\DM_packed[result][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \DM_packed[result][12]_i_5 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[1]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcA[9]),
        .I5(\DM_packed_reg[result][31]_0 ),
        .O(\DM_packed[result][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \DM_packed[result][12]_i_6 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\DM_packed[result][13]_i_4_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][15]_i_6_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [12]),
        .O(\DM_packed[result][12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \DM_packed[result][13]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_14 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][13]_i_2_n_0 ),
        .I3(\DM_packed[result][13]_i_3_n_0 ),
        .I4(\ALU_packed_reg[ALU_FUN][0]_7 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \DM_packed[result][13]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\DM_packed[result][15]_i_6_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][13]_i_4_n_0 ),
        .I5(\PC_count[13]_i_8_n_0 ),
        .O(\DM_packed[result][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][13]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[13]),
        .I3(ALU_srcB[13]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \DM_packed[result][13]_i_4 
       (.I0(ALU_srcA[6]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[2]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcA[10]),
        .I5(\DM_packed_reg[result][31]_0 ),
        .O(\DM_packed[result][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \DM_packed[result][14]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][3]_1 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][14]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][14]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_15 ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][14]_i_12 
       (.I0(ALU_srcA[15]),
        .I1(ALU_srcB[15]),
        .O(\DM_packed[result][14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][14]_i_13 
       (.I0(ALU_srcA[14]),
        .I1(ALU_srcB[14]),
        .O(\DM_packed[result][14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][14]_i_14 
       (.I0(ALU_srcA[13]),
        .I1(ALU_srcB[13]),
        .O(\DM_packed[result][14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][14]_i_15 
       (.I0(ALU_srcA[12]),
        .I1(ALU_srcB[12]),
        .O(\DM_packed[result][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][14]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed[result][14]_i_4_n_0 ),
        .I4(\DM_packed[result][14]_i_5_n_0 ),
        .I5(\ALU/data0 [14]),
        .O(\DM_packed[result][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABBAABBAABBA)) 
    \DM_packed[result][14]_i_3 
       (.I0(\PC_count[14]_i_10_n_0 ),
        .I1(\PC_count_reg[0] ),
        .I2(ALU_srcB[14]),
        .I3(ALU_srcA[14]),
        .I4(\PC_count[15]_i_13_n_0 ),
        .I5(\PC_count[31]_i_12_n_0 ),
        .O(\DM_packed[result][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][14]_i_4 
       (.I0(\DM_packed[result][14]_i_2_0 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_6 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[srcA_SEL][0]_7 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][20]_i_14_n_0 ),
        .O(\DM_packed[result][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][14]_i_5 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I1(\DM_packed[result][19]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[srcA_SEL][0]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][21]_i_13_n_0 ),
        .O(\DM_packed[result][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \DM_packed[result][15]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_16 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][15]_i_2_n_0 ),
        .I3(\DM_packed[result][15]_i_3_n_0 ),
        .I4(\DM_packed[result][15]_i_4_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][15]_i_10 
       (.I0(ALU_srcA[0]),
        .I1(ALU_fwA[8]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[4]_i_14 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \DM_packed[result][15]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\DM_packed[result][15]_i_5_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][15]_i_6_n_0 ),
        .I5(\PC_count[15]_i_9_n_0 ),
        .O(\DM_packed[result][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][15]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[15]),
        .I3(ALU_srcB[15]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][15]_i_4 
       (.I0(\PC_count[15]_i_13_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count[15]_i_12_n_0 ),
        .I3(ALU_srcA[15]),
        .I4(ALU_srcB[15]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \DM_packed[result][15]_i_5 
       (.I0(ALU_srcA[2]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(ALU_srcA[10]),
        .I3(\DM_packed_reg[result][31]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][21]_i_13_n_0 ),
        .O(\DM_packed[result][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \DM_packed[result][15]_i_6 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[4]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcA[12]),
        .I5(\DM_packed_reg[result][31]_0 ),
        .O(\DM_packed[result][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][16]_i_1 
       (.I0(\DM_packed[result][16]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][16]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][16]_i_4_n_0 ),
        .I5(\DM_packed[result][16]_i_5_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][16]_i_10 
       (.I0(ALU_srcA[1]),
        .I1(ALU_fwA[9]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[9]_i_16 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_7 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][16]_i_2 
       (.I0(\DM_packed[result][16]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\PC_count[15]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed[result][17]_i_7_n_0 ),
        .O(\DM_packed[result][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][16]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][16]_i_7_n_0 ),
        .I4(\DM_packed[result][17]_i_8_n_0 ),
        .I5(\ALU/data0 [16]),
        .O(\DM_packed[result][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][16]_i_4 
       (.I0(\PC_count[15]_i_12_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed[result][17]_i_9_n_0 ),
        .I3(ALU_srcA[16]),
        .I4(ALU_srcB[16]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][16]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[16]),
        .I3(ALU_srcB[16]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][16]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [16]),
        .I2(ALU_srcA[16]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][16]_i_7 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_7 ),
        .I1(\DM_packed[result][20]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[srcA_SEL][0]_6 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][22]_i_14_n_0 ),
        .O(\DM_packed[result][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][17]_i_1 
       (.I0(\DM_packed[result][17]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][17]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][17]_i_4_n_0 ),
        .I5(\DM_packed[result][17]_i_5_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][17]_i_12 
       (.I0(ALU_srcA[2]),
        .I1(ALU_fwA[10]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[6]_i_9 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][17]_i_13 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcA[21]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][17]_i_14 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcA[17]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][17]_i_2 
       (.I0(\DM_packed[result][17]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][17]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed[result][18]_i_7_n_0 ),
        .O(\DM_packed[result][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][17]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][17]_i_8_n_0 ),
        .I4(\DM_packed[result][18]_i_8_n_0 ),
        .I5(\ALU/data0 [17]),
        .O(\DM_packed[result][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][17]_i_4 
       (.I0(\DM_packed[result][17]_i_9_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed[result][18]_i_9_n_0 ),
        .I3(ALU_srcA[17]),
        .I4(ALU_srcB[17]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][17]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[17]),
        .I3(ALU_srcB[17]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][17]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [17]),
        .I2(ALU_srcA[17]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][17]_i_7 
       (.I0(\DM_packed[result][19]_i_14_n_0 ),
        .I1(\PC_count[15]_i_17_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_15_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_16_n_0 ),
        .O(\DM_packed[result][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][17]_i_8 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_0 ),
        .I1(\DM_packed[result][21]_i_13_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][19]_i_15_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_16_n_0 ),
        .O(\DM_packed[result][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][17]_i_9 
       (.I0(\DM_packed[result][19]_i_20_n_0 ),
        .I1(\DM_packed[result][19]_i_21_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][17]_i_13_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][17]_i_14_n_0 ),
        .O(\DM_packed[result][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][18]_i_1 
       (.I0(\DM_packed[result][18]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][18]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][18]_i_4_n_0 ),
        .I5(\DM_packed[result][18]_i_5_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][18]_i_12 
       (.I0(ALU_srcA[3]),
        .I1(ALU_fwA[11]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[7]_i_13 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_6 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][18]_i_2 
       (.I0(\DM_packed[result][18]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][18]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed[result][19]_i_7_n_0 ),
        .O(\DM_packed[result][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][18]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][18]_i_8_n_0 ),
        .I4(\DM_packed[result][19]_i_8_n_0 ),
        .I5(\ALU/data0 [18]),
        .O(\DM_packed[result][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][18]_i_4 
       (.I0(\DM_packed[result][18]_i_9_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed[result][19]_i_10_n_0 ),
        .I3(ALU_srcA[18]),
        .I4(ALU_srcB[18]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][18]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[18]),
        .I3(ALU_srcB[18]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][18]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [18]),
        .I2(ALU_srcA[18]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][18]_i_7 
       (.I0(\DM_packed[result][20]_i_13_n_0 ),
        .I1(\PC_count[15]_i_21_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_19_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_20_n_0 ),
        .O(\DM_packed[result][18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][18]_i_8 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_6 ),
        .I1(\DM_packed[result][22]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][20]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_20_n_0 ),
        .O(\DM_packed[result][18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][18]_i_9 
       (.I0(\DM_packed[result][20]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[15]_i_25_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[15]_i_26_n_0 ),
        .O(\DM_packed[result][18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][19]_i_1 
       (.I0(\DM_packed[result][19]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][19]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][19]_i_4_n_0 ),
        .I5(\DM_packed[result][19]_i_5_n_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][19]_i_10 
       (.I0(\DM_packed[result][21]_i_14_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][19]_i_20_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\DM_packed[result][19]_i_21_n_0 ),
        .O(\DM_packed[result][19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \DM_packed[result][19]_i_14 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[3]),
        .O(\DM_packed[result][19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][19]_i_15 
       (.I0(ALU_srcA[4]),
        .I1(ALU_fwA[12]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[4]_i_14_0 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][19]_i_16 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[19]),
        .O(\DM_packed[result][19]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][19]_i_17 
       (.I0(ALU_srcA[18]),
        .I1(ALU_srcB[18]),
        .O(\DM_packed[result][19]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][19]_i_18 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[17]),
        .O(\DM_packed[result][19]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][19]_i_19 
       (.I0(ALU_srcA[16]),
        .I1(ALU_srcB[16]),
        .O(\DM_packed[result][19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][19]_i_2 
       (.I0(\DM_packed[result][19]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][19]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed[result][20]_i_6_n_0 ),
        .O(\DM_packed[result][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][19]_i_20 
       (.I0(ALU_srcA[31]),
        .I1(ALU_srcA[23]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][19]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][19]_i_21 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcA[19]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\DM_packed[result][19]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][19]_i_24 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[19]),
        .O(\DM_packed[result][19]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][19]_i_25 
       (.I0(ALU_srcA[18]),
        .I1(ALU_srcB[18]),
        .O(\DM_packed[result][19]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][19]_i_26 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[17]),
        .O(\DM_packed[result][19]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][19]_i_27 
       (.I0(ALU_srcA[16]),
        .I1(ALU_srcB[16]),
        .O(\DM_packed[result][19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][19]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][19]_i_8_n_0 ),
        .I4(\DM_packed[result][20]_i_8_n_0 ),
        .I5(\ALU/data0 [19]),
        .O(\DM_packed[result][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][19]_i_4 
       (.I0(\DM_packed[result][19]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed[result][20]_i_10_n_0 ),
        .I3(ALU_srcA[19]),
        .I4(ALU_srcB[19]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][19]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[19]),
        .I3(ALU_srcB[19]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][19]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [19]),
        .I2(ALU_srcA[19]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][19]_i_7 
       (.I0(\DM_packed[result][21]_i_12_n_0 ),
        .I1(\PC_count[15]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][19]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_17_n_0 ),
        .O(\DM_packed[result][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][19]_i_8 
       (.I0(\DM_packed[result][19]_i_15_n_0 ),
        .I1(\DM_packed[result][23]_i_16_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][21]_i_13_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_18_n_0 ),
        .O(\DM_packed[result][19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30303030BBB8B8B8)) 
    \DM_packed[result][1]_i_1 
       (.I0(\DM_packed[result][1]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\ALU_packed_reg[ALU_FUN][0] ),
        .I3(\DM_packed[result][1]_i_3_n_0 ),
        .I4(\DM_packed_reg[result][1] ),
        .I5(\DM_packed_reg[result][0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \DM_packed[result][1]_i_2 
       (.I0(ALU_srcB[0]),
        .I1(\PC_count_reg[0] ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count[1]_i_7_n_0 ),
        .I4(\PC_count[2]_i_7_n_0 ),
        .I5(\PC_count[1]_i_6_n_0 ),
        .O(\DM_packed[result][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][1]_i_3 
       (.I0(\PC_count[1]_i_7_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count[2]_i_12_n_0 ),
        .I3(ALU_srcA[1]),
        .I4(ALU_srcB[1]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F2F2F2F2F20)) 
    \DM_packed[result][20]_i_1 
       (.I0(\DM_packed[result][20]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(\DM_packed_reg[result][0]_0 ),
        .I3(\DM_packed[result][20]_i_3_n_0 ),
        .I4(\DM_packed[result][20]_i_4_n_0 ),
        .I5(\DM_packed[result][20]_i_5_n_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DM_packed[result][20]_i_10 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_5 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][20]_i_15_n_0 ),
        .O(\DM_packed[result][20]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \DM_packed[result][20]_i_13 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[3]),
        .O(\DM_packed[result][20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][20]_i_14 
       (.I0(ALU_srcA[5]),
        .I1(ALU_fwA[13]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[9]_i_16_0 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \DM_packed[result][20]_i_15 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[28]),
        .I3(ALU_srcA[20]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \DM_packed[result][20]_i_2 
       (.I0(ALU_srcB[0]),
        .I1(\DM_packed_reg[result][2] ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\DM_packed[result][20]_i_6_n_0 ),
        .I4(\DM_packed[result][21]_i_7_n_0 ),
        .I5(\DM_packed[result][20]_i_7_n_0 ),
        .O(\DM_packed[result][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][20]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][20]_i_8_n_0 ),
        .I4(\DM_packed[result][21]_i_8_n_0 ),
        .I5(\ALU/data0 [20]),
        .O(\DM_packed[result][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \DM_packed[result][20]_i_4 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\DM_packed[result][20]_i_9_n_0 ),
        .I2(\DM_packed[result][21]_i_9_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\DM_packed_reg[result][2] ),
        .I5(\DM_packed[result][20]_i_10_n_0 ),
        .O(\DM_packed[result][20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][20]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[20]),
        .I3(ALU_srcB[20]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][20]_i_6 
       (.I0(\DM_packed[result][22]_i_13_n_0 ),
        .I1(\PC_count[15]_i_19_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][20]_i_13_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_21_n_0 ),
        .O(\DM_packed[result][20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \DM_packed[result][20]_i_7 
       (.I0(ALU_srcA[20]),
        .I1(\ALU/data1 [20]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][20]_i_8 
       (.I0(\DM_packed[result][20]_i_14_n_0 ),
        .I1(\DM_packed[result][23]_i_20_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][22]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_22_n_0 ),
        .O(\DM_packed[result][20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \DM_packed[result][20]_i_9 
       (.I0(\DM_packed_reg[result][2] ),
        .I1(ALU_srcB[20]),
        .I2(ALU_srcA[20]),
        .O(\DM_packed[result][20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][21]_i_1 
       (.I0(\DM_packed[result][21]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][21]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][21]_i_4_n_0 ),
        .I5(\DM_packed[result][21]_i_5_n_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \DM_packed[result][21]_i_12 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[3]),
        .O(\DM_packed[result][21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][21]_i_13 
       (.I0(ALU_srcA[6]),
        .I1(ALU_fwA[14]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[6]_i_9_0 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \DM_packed[result][21]_i_14 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[29]),
        .I3(ALU_srcA[21]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][21]_i_2 
       (.I0(\DM_packed[result][21]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][21]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed[result][22]_i_6_n_0 ),
        .O(\DM_packed[result][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][21]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][21]_i_8_n_0 ),
        .I4(\DM_packed[result][22]_i_8_n_0 ),
        .I5(\ALU/data0 [21]),
        .O(\DM_packed[result][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][21]_i_4 
       (.I0(\DM_packed[result][21]_i_9_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][21] ),
        .I3(ALU_srcA[21]),
        .I4(ALU_srcB[21]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][21]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[21]),
        .I3(ALU_srcB[21]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][21]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [21]),
        .I2(ALU_srcA[21]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][21]_i_7 
       (.I0(\DM_packed[result][23]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][21]_i_12_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[15]_i_15_n_0 ),
        .O(\DM_packed[result][21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][21]_i_8 
       (.I0(\DM_packed[result][21]_i_13_n_0 ),
        .I1(\DM_packed[result][23]_i_18_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][23]_i_16_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_17_n_0 ),
        .O(\DM_packed[result][21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DM_packed[result][21]_i_9 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_4 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][21]_i_14_n_0 ),
        .O(\DM_packed[result][21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F2F2F2F2F20)) 
    \DM_packed[result][22]_i_1 
       (.I0(\DM_packed[result][22]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(\DM_packed_reg[result][0]_0 ),
        .I3(\DM_packed[result][22]_i_3_n_0 ),
        .I4(\DM_packed[result][22]_i_4_n_0 ),
        .I5(\DM_packed[result][22]_i_5_n_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF0E2)) 
    \DM_packed[result][22]_i_13 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[3]),
        .O(\DM_packed[result][22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFC0C)) 
    \DM_packed[result][22]_i_14 
       (.I0(ALU_srcA[7]),
        .I1(ALU_fwA[15]),
        .I2(\DM_packed[result][23]_i_23_1 ),
        .I3(\PC_count[7]_i_13_0 ),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\DM_packed[result][22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \DM_packed[result][22]_i_15 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[30]),
        .I3(ALU_srcA[22]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \DM_packed[result][22]_i_2 
       (.I0(ALU_srcB[0]),
        .I1(\DM_packed_reg[result][2] ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\DM_packed[result][22]_i_6_n_0 ),
        .I4(\DM_packed[result][23]_i_7_n_0 ),
        .I5(\DM_packed[result][22]_i_7_n_0 ),
        .O(\DM_packed[result][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][22]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][22]_i_8_n_0 ),
        .I4(\DM_packed[result][23]_i_8_n_0 ),
        .I5(\ALU/data0 [22]),
        .O(\DM_packed[result][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \DM_packed[result][22]_i_4 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\DM_packed[result][22]_i_9_n_0 ),
        .I2(\DM_packed_reg[result][22] ),
        .I3(ALU_srcB[0]),
        .I4(\DM_packed_reg[result][2] ),
        .I5(\DM_packed_reg[result][21] ),
        .O(\DM_packed[result][22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][22]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[22]),
        .I3(ALU_srcB[22]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][22]_i_6 
       (.I0(\PC_count[24]_i_8_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][22]_i_13_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[15]_i_19_n_0 ),
        .O(\DM_packed[result][22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \DM_packed[result][22]_i_7 
       (.I0(ALU_srcA[22]),
        .I1(\ALU/data1 [22]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][22]_i_8 
       (.I0(\DM_packed[result][22]_i_14_n_0 ),
        .I1(\DM_packed[result][23]_i_22_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][23]_i_20_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_21_n_0 ),
        .O(\DM_packed[result][22]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \DM_packed[result][22]_i_9 
       (.I0(\DM_packed_reg[result][2] ),
        .I1(ALU_srcB[22]),
        .I2(ALU_srcA[22]),
        .O(\DM_packed[result][22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][23]_i_1 
       (.I0(\DM_packed[result][23]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][23]_i_3_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][23]_i_4_n_0 ),
        .I5(\DM_packed[result][23]_i_5_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \DM_packed[result][23]_i_15 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[23]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[3]),
        .O(\DM_packed[result][23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_16 
       (.I0(\DM_packed[result][23]_i_36_n_0 ),
        .I1(\DM_packed[result][17]_i_8_0 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[0]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[16]),
        .O(\DM_packed[result][23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_17 
       (.I0(\DM_packed[result][23]_i_38_n_0 ),
        .I1(\DM_packed[result][21]_i_8_0 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[4]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[20]),
        .O(\DM_packed[result][23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_18 
       (.I0(\DM_packed[result][23]_i_40_n_0 ),
        .I1(\DM_packed[result][19]_i_8_0 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[2]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[18]),
        .O(\DM_packed[result][23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_19 
       (.I0(\DM_packed[result][23]_i_42_n_0 ),
        .I1(\DM_packed[result][23]_i_8_0 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[6]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[22]),
        .O(\DM_packed[result][23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \DM_packed[result][23]_i_2 
       (.I0(\DM_packed[result][23]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][23]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[24]_i_5_n_0 ),
        .O(\DM_packed[result][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_20 
       (.I0(\DM_packed[result][23]_i_44_n_0 ),
        .I1(\DM_packed[result][23]_i_9_0 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[1]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[17]),
        .O(\DM_packed[result][23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_21 
       (.I0(\DM_packed[result][23]_i_46_n_0 ),
        .I1(\DM_packed[result][23]_i_9_3 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[5]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[21]),
        .O(\DM_packed[result][23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_22 
       (.I0(\DM_packed[result][23]_i_48_n_0 ),
        .I1(\DM_packed[result][23]_i_9_2 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[3]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[19]),
        .O(\DM_packed[result][23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0F00EFEF0F00E0E0)) 
    \DM_packed[result][23]_i_23 
       (.I0(\DM_packed[result][23]_i_50_n_0 ),
        .I1(\DM_packed[result][23]_i_9_1 ),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[7]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[23]),
        .O(\DM_packed[result][23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][23]_i_24 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[23]),
        .O(\DM_packed[result][23]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][23]_i_25 
       (.I0(ALU_srcA[22]),
        .I1(ALU_srcB[22]),
        .O(\DM_packed[result][23]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][23]_i_26 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcB[21]),
        .O(\DM_packed[result][23]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][23]_i_27 
       (.I0(ALU_srcA[20]),
        .I1(ALU_srcB[20]),
        .O(\DM_packed[result][23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \DM_packed[result][23]_i_28 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcA[23]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_4 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][23]_i_3 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\DM_packed[result][23]_i_8_n_0 ),
        .I4(\DM_packed[result][23]_i_9_n_0 ),
        .I5(\ALU/data0 [23]),
        .O(\DM_packed[result][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][23]_i_32 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[23]),
        .O(\DM_packed[result][23]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][23]_i_33 
       (.I0(ALU_srcA[22]),
        .I1(ALU_srcB[22]),
        .O(\DM_packed[result][23]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][23]_i_34 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcB[21]),
        .O(\DM_packed[result][23]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \DM_packed[result][23]_i_35 
       (.I0(ALU_srcA[20]),
        .I1(ALU_srcB[20]),
        .O(\DM_packed[result][23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_36 
       (.I0(\DM_packed[result][23]_i_16_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_16_1 ),
        .I3(\DM_packed[result][23]_i_16_2 ),
        .I4(\DM_packed[result][23]_i_16_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_38 
       (.I0(\DM_packed[result][23]_i_17_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_17_1 ),
        .I3(\DM_packed[result][23]_i_17_2 ),
        .I4(\DM_packed[result][23]_i_17_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][23]_i_4 
       (.I0(\DM_packed_reg[result][22] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][23] ),
        .I3(ALU_srcA[23]),
        .I4(ALU_srcB[23]),
        .I5(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_40 
       (.I0(\DM_packed[result][23]_i_18_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_18_1 ),
        .I3(\DM_packed[result][23]_i_18_2 ),
        .I4(\DM_packed[result][23]_i_18_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_42 
       (.I0(\DM_packed[result][23]_i_19_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_19_1 ),
        .I3(\DM_packed[result][23]_i_19_2 ),
        .I4(\DM_packed[result][23]_i_19_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_44 
       (.I0(\DM_packed[result][23]_i_20_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_20_1 ),
        .I3(\DM_packed[result][23]_i_20_2 ),
        .I4(\DM_packed[result][23]_i_20_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_46 
       (.I0(\DM_packed[result][23]_i_21_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_21_1 ),
        .I3(\DM_packed[result][23]_i_21_2 ),
        .I4(\DM_packed[result][23]_i_21_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_48 
       (.I0(\DM_packed[result][23]_i_22_0 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_22_1 ),
        .I3(\DM_packed[result][23]_i_22_2 ),
        .I4(\DM_packed[result][23]_i_22_3 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][23]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[23]),
        .I3(ALU_srcB[23]),
        .I4(\DM_packed_reg[result][2] ),
        .O(\DM_packed[result][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEA)) 
    \DM_packed[result][23]_i_50 
       (.I0(\DM_packed[result][23]_i_23_2 ),
        .I1(\DM_packed[result][23]_i_23_0 ),
        .I2(\DM_packed[result][23]_i_23_3 ),
        .I3(\DM_packed[result][23]_i_23_4 ),
        .I4(\DM_packed[result][23]_i_23_5 ),
        .I5(\DM_packed[result][23]_i_23_1 ),
        .O(\DM_packed[result][23]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \DM_packed[result][23]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [23]),
        .I2(ALU_srcA[23]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\DM_packed[result][23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DM_packed[result][23]_i_7 
       (.I0(\PC_count[25]_i_12_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][23]_i_15_n_0 ),
        .O(\DM_packed[result][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][23]_i_8 
       (.I0(\DM_packed[result][23]_i_16_n_0 ),
        .I1(\DM_packed[result][23]_i_17_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][23]_i_18_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_19_n_0 ),
        .O(\DM_packed[result][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][23]_i_9 
       (.I0(\DM_packed[result][23]_i_20_n_0 ),
        .I1(\DM_packed[result][23]_i_21_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][23]_i_22_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][23]_i_23_n_0 ),
        .O(\DM_packed[result][23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][24]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_17 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][24]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][24]_i_3_n_0 ),
        .I5(\DM_packed[result][24]_i_4_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \DM_packed[result][24]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[24]_i_6_n_0 ),
        .I2(\ALU_packed_reg[PC][0] ),
        .I3(\PC_count[25]_i_9_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [24]),
        .O(\DM_packed[result][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][24]_i_3 
       (.I0(\DM_packed_reg[result][23] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][24] ),
        .I3(ALU_srcA[24]),
        .I4(ALU_srcB[24]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][24]_i_4 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[24]),
        .I3(ALU_srcB[24]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][25]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_19 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][25]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][25]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_20 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][25]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[25]_i_9_n_0 ),
        .I4(\DM_packed[result][26]_i_5_n_0 ),
        .I5(\ALU/data0 [25]),
        .O(\DM_packed[result][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \DM_packed[result][25]_i_3 
       (.I0(\DM_packed_reg[result][24] ),
        .I1(ALU_srcB[25]),
        .I2(ALU_srcA[25]),
        .I3(\DM_packed_reg[result][25] ),
        .I4(\PC_count_reg[0] ),
        .I5(ALU_srcB[0]),
        .O(\DM_packed[result][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \DM_packed[result][26]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_21 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][26]_i_2_n_0 ),
        .I3(\DM_packed[result][26]_i_3_n_0 ),
        .I4(\DM_packed[result][26]_i_4_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][26]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed[result][26]_i_5_n_0 ),
        .I4(\PC_count[27]_i_8_n_0 ),
        .I5(\ALU/data0 [26]),
        .O(\DM_packed[result][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][26]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[26]),
        .I3(ALU_srcB[26]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][26]_i_4 
       (.I0(\DM_packed_reg[result][25] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][26] ),
        .I3(ALU_srcA[26]),
        .I4(ALU_srcB[26]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DM_packed[result][26]_i_5 
       (.I0(\PC_count[26]_i_11_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[28]_i_15_n_0 ),
        .O(\DM_packed[result][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \DM_packed[result][27]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_23 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][27]_i_2_n_0 ),
        .I3(\DM_packed[result][27]_i_3_n_0 ),
        .I4(\DM_packed[result][27]_i_4_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(D[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][27]_i_10 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[26]),
        .O(\DM_packed[result][27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][27]_i_11 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[25]),
        .O(\DM_packed[result][27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][27]_i_12 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[24]),
        .O(\DM_packed[result][27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][27]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[27]_i_8_n_0 ),
        .I4(\DM_packed[result][28]_i_4_n_0 ),
        .I5(\ALU/data0 [27]),
        .O(\DM_packed[result][27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][27]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[27]),
        .I3(ALU_srcB[27]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][27]_i_4 
       (.I0(\DM_packed_reg[result][26] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][27] ),
        .I3(ALU_srcA[27]),
        .I4(ALU_srcB[27]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][27]_i_9 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[27]),
        .O(\DM_packed[result][27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \DM_packed[result][28]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_24 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][28]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][28]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_25 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][28]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed[result][28]_i_4_n_0 ),
        .I4(\PC_count_reg[28] ),
        .I5(\ALU/data0 [28]),
        .O(\DM_packed[result][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][28]_i_3 
       (.I0(\DM_packed_reg[result][27] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][28] ),
        .I3(ALU_srcA[28]),
        .I4(ALU_srcB[28]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DM_packed[result][28]_i_4 
       (.I0(\PC_count[28]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[IMMED][2]_0 ),
        .O(\DM_packed[result][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][29]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_26 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][29]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][29]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_27 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][29]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count_reg[28] ),
        .I4(\DM_packed_reg[result][29]_0 ),
        .I5(\ALU/data0 [29]),
        .O(\DM_packed[result][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][29]_i_3 
       (.I0(\DM_packed_reg[result][28] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][29] ),
        .I3(ALU_srcA[29]),
        .I4(ALU_srcB[29]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8B8B8)) 
    \DM_packed[result][2]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\ALU_packed_reg[ALU_FUN][0]_rep ),
        .I3(\DM_packed[result][2]_i_2_n_0 ),
        .I4(\DM_packed_reg[result][1] ),
        .I5(\DM_packed_reg[result][0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \DM_packed[result][2]_i_2 
       (.I0(\PC_count[2]_i_12_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[2]),
        .I3(\ALU_packed_reg[IMMED][2] ),
        .I4(\DM_packed_reg[result][2] ),
        .I5(ALU_srcB[0]),
        .O(\DM_packed[result][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \DM_packed[result][30]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_28 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed_reg[result][30] ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][30]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_29 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][30]_i_3 
       (.I0(\DM_packed_reg[result][29] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][30]_0 ),
        .I3(ALU_srcA[30]),
        .I4(ALU_srcB[30]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][31]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_30 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][31]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][31]_i_4_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_31 ),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][31]_i_10 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[30]),
        .O(\DM_packed[result][31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][31]_i_11 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[29]),
        .O(\DM_packed[result][31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][31]_i_12 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[28]),
        .O(\DM_packed[result][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][31]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count_reg[30] ),
        .I4(\DM_packed_reg[result][31] ),
        .I5(\ALU/data0 [31]),
        .O(\DM_packed[result][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF40FF0000)) 
    \DM_packed[result][31]_i_4 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\DM_packed[result][31]_i_7_n_0 ),
        .I2(\DM_packed_reg[result][31]_0 ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[31]),
        .O(\DM_packed[result][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D0D3DCDF)) 
    \DM_packed[result][31]_i_7 
       (.I0(\DM_packed_reg[result][31]_i_6_2 [0]),
        .I1(\DM_packed_reg[result][31]_i_6_0 ),
        .I2(\DM_packed_reg[result][31]_i_6_1 ),
        .I3(ALU_fwB[1]),
        .I4(\PC_count[1]_i_10_0 ),
        .I5(ALU_srcB[2]),
        .O(\DM_packed[result][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA655A65AA6A5A6AA)) 
    \DM_packed[result][31]_i_9 
       (.I0(ALU_srcA[31]),
        .I1(\DM_packed_reg[result][31]_i_6_2 [1]),
        .I2(\DM_packed_reg[result][31]_i_6_0 ),
        .I3(\DM_packed_reg[result][31]_i_6_1 ),
        .I4(ALU_fwB[31]),
        .I5(\DM_packed_reg[result][31]_i_6_3 ),
        .O(\DM_packed[result][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \DM_packed[result][3]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_1 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][3]_i_2_n_0 ),
        .I3(\DM_packed[result][3]_i_3_n_0 ),
        .I4(\DM_packed[result][3]_i_4_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][3]_i_10 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[1]),
        .O(\DM_packed[result][3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][3]_i_11 
       (.I0(ALU_srcA[0]),
        .I1(ALU_srcB[0]),
        .O(\DM_packed[result][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][3]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count_reg[3] ),
        .I4(\DM_packed_reg[result][3]_0 ),
        .I5(\ALU/data0 [3]),
        .O(\DM_packed[result][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][3]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[3]),
        .I3(ALU_srcB[3]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][3]_i_4 
       (.I0(\ALU_packed_reg[IMMED][2] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][3]_1 ),
        .I3(ALU_srcA[3]),
        .I4(ALU_srcB[3]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][3]_i_8 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[3]),
        .O(\DM_packed[result][3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][3]_i_9 
       (.I0(ALU_srcA[2]),
        .I1(ALU_srcB[2]),
        .O(\DM_packed[result][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][4]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_3 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed_reg[result][4] ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][4]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_4 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \DM_packed[result][4]_i_3 
       (.I0(\DM_packed_reg[result][3]_1 ),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[4]),
        .I3(\DM_packed[result][5]_i_5_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(ALU_srcB[0]),
        .O(\DM_packed[result][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \DM_packed[result][5]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_5 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][5]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][5]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_6 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][5]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed_reg[result][5] ),
        .I4(\DM_packed_reg[result][5]_0 ),
        .I5(\ALU/data0 [5]),
        .O(\DM_packed[result][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E200FFFF00)) 
    \DM_packed[result][5]_i_3 
       (.I0(\DM_packed[result][5]_i_5_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[5] ),
        .I3(ALU_srcA[5]),
        .I4(ALU_srcB[5]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][5]_i_5 
       (.I0(\DM_packed[result][4]_i_3_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[5]_i_14_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[5]_i_13_n_0 ),
        .O(\DM_packed[result][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \DM_packed[result][6]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][3] ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][6]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][6]_i_3_n_0 ),
        .I5(\DM_packed[result][6]_i_4_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][6]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed_reg[result][5]_0 ),
        .I4(\DM_packed_reg[result][6] ),
        .I5(\ALU/data0 [6]),
        .O(\DM_packed[result][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \DM_packed[result][6]_i_3 
       (.I0(\PC_count_reg[5] ),
        .I1(ALU_srcB[6]),
        .I2(ALU_srcA[6]),
        .I3(\PC_count_reg[6] ),
        .I4(\PC_count_reg[0] ),
        .I5(ALU_srcB[0]),
        .O(\DM_packed[result][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][6]_i_4 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[6]),
        .I3(ALU_srcB[6]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \DM_packed[result][7]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][2]_7 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][7]_i_2_n_0 ),
        .I3(\DM_packed[result][7]_i_3_n_0 ),
        .I4(\DM_packed[result][7]_i_4_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][7]_i_10 
       (.I0(ALU_srcA[6]),
        .I1(ALU_srcB[6]),
        .O(\DM_packed[result][7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][7]_i_11 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[5]),
        .O(\DM_packed[result][7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][7]_i_12 
       (.I0(ALU_srcA[4]),
        .I1(ALU_srcB[4]),
        .O(\DM_packed[result][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][7]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed_reg[result][6] ),
        .I4(\DM_packed_reg[result][7] ),
        .I5(\ALU/data0 [7]),
        .O(\DM_packed[result][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \DM_packed[result][7]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[7]),
        .I3(ALU_srcB[7]),
        .I4(\PC_count_reg[0] ),
        .O(\DM_packed[result][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFFFF2)) 
    \DM_packed[result][7]_i_4 
       (.I0(\PC_count_reg[6] ),
        .I1(\ALU_packed_reg[PC][0] ),
        .I2(\PC_count[7]_i_8_n_0 ),
        .I3(ALU_srcA[7]),
        .I4(ALU_srcB[7]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][7]_i_9 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[7]),
        .O(\DM_packed[result][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \DM_packed[result][8]_i_1 
       (.I0(\ALU_packed_reg[ALU_FUN][3]_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\DM_packed[result][8]_i_2_n_0 ),
        .I3(\DM_packed_reg[result][3] ),
        .I4(\DM_packed[result][8]_i_3_n_0 ),
        .I5(\ALU_packed_reg[ALU_FUN][2]_8 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][8]_i_14 
       (.I0(ALU_srcA[11]),
        .I1(ALU_srcB[11]),
        .O(\DM_packed[result][8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][8]_i_15 
       (.I0(ALU_srcA[10]),
        .I1(ALU_srcB[10]),
        .O(\DM_packed[result][8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][8]_i_16 
       (.I0(ALU_srcA[9]),
        .I1(ALU_srcB[9]),
        .O(\DM_packed[result][8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DM_packed[result][8]_i_17 
       (.I0(ALU_srcA[8]),
        .I1(ALU_srcB[8]),
        .O(\DM_packed[result][8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \DM_packed[result][8]_i_2 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed_reg[result][7] ),
        .I4(\DM_packed_reg[result][8] ),
        .I5(\ALU/data0 [8]),
        .O(\DM_packed[result][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABBAABBAABBA)) 
    \DM_packed[result][8]_i_3 
       (.I0(\PC_count_reg[8] ),
        .I1(\PC_count_reg[0] ),
        .I2(ALU_srcB[8]),
        .I3(ALU_srcA[8]),
        .I4(\PC_count_reg[8]_0 ),
        .I5(\PC_count[31]_i_12_n_0 ),
        .O(\DM_packed[result][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30303030BBB8B8B8)) 
    \DM_packed[result][9]_i_1 
       (.I0(\DM_packed[result][9]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][0]_0 ),
        .I2(\ALU_packed_reg[ALU_FUN][0]_5 ),
        .I3(\DM_packed[result][9]_i_3_n_0 ),
        .I4(\DM_packed_reg[result][1] ),
        .I5(\DM_packed_reg[result][0] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \DM_packed[result][9]_i_2 
       (.I0(ALU_srcB[0]),
        .I1(\PC_count_reg[0] ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count[9]_i_7_n_0 ),
        .I4(\PC_count[10]_i_7_n_0 ),
        .I5(\PC_count[9]_i_6_n_0 ),
        .O(\DM_packed[result][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2FFFFF2)) 
    \DM_packed[result][9]_i_3 
       (.I0(\PC_count_reg[8]_0 ),
        .I1(\ALU_packed_reg[PC][0] ),
        .I2(\PC_count[9]_i_12_n_0 ),
        .I3(ALU_srcA[9]),
        .I4(ALU_srcB[9]),
        .I5(\PC_count_reg[0] ),
        .O(\DM_packed[result][9]_i_3_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_18 
       (.CI(\DM_packed_reg[result][0]_i_36_n_0 ),
        .CO({\DM_packed_reg[result][0]_i_18_n_0 ,\DM_packed_reg[result][0]_i_18_n_1 ,\DM_packed_reg[result][0]_i_18_n_2 ,\DM_packed_reg[result][0]_i_18_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_28_n_0 ,\DM_packed[result][0]_i_29_n_0 ,\DM_packed[result][0]_i_30_n_0 ,\DM_packed[result][0]_i_31_n_0 }),
        .S({\DM_packed[result][0]_i_37_n_0 ,\DM_packed[result][0]_i_38_n_0 ,\DM_packed[result][0]_i_39_n_0 ,\DM_packed[result][0]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_27 
       (.CI(\DM_packed_reg[result][0]_i_41_n_0 ),
        .CO({\DM_packed_reg[result][0]_i_27_n_0 ,\DM_packed_reg[result][0]_i_27_n_1 ,\DM_packed_reg[result][0]_i_27_n_2 ,\DM_packed_reg[result][0]_i_27_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_42_n_0 ,\DM_packed[result][0]_i_43_n_0 ,\DM_packed[result][0]_i_44_n_0 ,\DM_packed[result][0]_i_45_n_0 }),
        .S({\DM_packed[result][0]_i_46_n_0 ,\DM_packed[result][0]_i_47_n_0 ,\DM_packed[result][0]_i_48_n_0 ,\DM_packed[result][0]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_36 
       (.CI(\DM_packed_reg[result][0]_i_50_n_0 ),
        .CO({\DM_packed_reg[result][0]_i_36_n_0 ,\DM_packed_reg[result][0]_i_36_n_1 ,\DM_packed_reg[result][0]_i_36_n_2 ,\DM_packed_reg[result][0]_i_36_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_42_n_0 ,\DM_packed[result][0]_i_43_n_0 ,\DM_packed[result][0]_i_44_n_0 ,\DM_packed[result][0]_i_45_n_0 }),
        .S({\DM_packed[result][0]_i_51_n_0 ,\DM_packed[result][0]_i_52_n_0 ,\DM_packed[result][0]_i_53_n_0 ,\DM_packed[result][0]_i_54_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_41 
       (.CI(\<const0> ),
        .CO({\DM_packed_reg[result][0]_i_41_n_0 ,\DM_packed_reg[result][0]_i_41_n_1 ,\DM_packed_reg[result][0]_i_41_n_2 ,\DM_packed_reg[result][0]_i_41_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_55_n_0 ,\DM_packed[result][0]_i_56_n_0 ,\DM_packed_reg[result][0]_i_36_0 ,\DM_packed[result][0]_i_58_n_0 }),
        .S({\DM_packed[result][0]_i_59_n_0 ,\DM_packed[result][0]_i_60_n_0 ,\DM_packed[result][0]_i_61_n_0 ,\DM_packed[result][0]_i_62_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_50 
       (.CI(\<const0> ),
        .CO({\DM_packed_reg[result][0]_i_50_n_0 ,\DM_packed_reg[result][0]_i_50_n_1 ,\DM_packed_reg[result][0]_i_50_n_2 ,\DM_packed_reg[result][0]_i_50_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_63_n_0 ,\DM_packed[result][0]_i_64_n_0 ,\DM_packed_reg[result][0]_i_36_0 ,\DM_packed[result][0]_i_58_n_0 }),
        .S({\DM_packed[result][0]_i_65_n_0 ,\DM_packed[result][0]_i_66_n_0 ,\DM_packed[result][0]_i_67_n_0 ,\DM_packed[result][0]_i_68_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_7 
       (.CI(\DM_packed_reg[result][0]_i_9_n_0 ),
        .CO({\ALU/data8 ,\DM_packed_reg[result][0]_i_7_n_1 ,\DM_packed_reg[result][0]_i_7_n_2 ,\DM_packed_reg[result][0]_i_7_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_10_n_0 ,\DM_packed[result][0]_i_11_n_0 ,\DM_packed[result][0]_i_12_n_0 ,\DM_packed[result][0]_i_13_n_0 }),
        .S({\DM_packed[result][0]_i_14_n_0 ,\DM_packed[result][0]_i_15_n_0 ,\DM_packed[result][0]_i_16_n_0 ,\DM_packed[result][0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_8 
       (.CI(\DM_packed_reg[result][0]_i_18_n_0 ),
        .CO({\ALU/data9 ,\DM_packed_reg[result][0]_i_8_n_1 ,\DM_packed_reg[result][0]_i_8_n_2 ,\DM_packed_reg[result][0]_i_8_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_19_n_0 ,\DM_packed[result][0]_i_20_n_0 ,\DM_packed[result][0]_i_21_n_0 ,\DM_packed[result][0]_i_22_n_0 }),
        .S({\DM_packed[result][0]_i_23_n_0 ,\DM_packed[result][0]_i_24_n_0 ,\DM_packed[result][0]_i_25_n_0 ,\DM_packed[result][0]_i_26_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DM_packed_reg[result][0]_i_9 
       (.CI(\DM_packed_reg[result][0]_i_27_n_0 ),
        .CO({\DM_packed_reg[result][0]_i_9_n_0 ,\DM_packed_reg[result][0]_i_9_n_1 ,\DM_packed_reg[result][0]_i_9_n_2 ,\DM_packed_reg[result][0]_i_9_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\DM_packed[result][0]_i_28_n_0 ,\DM_packed[result][0]_i_29_n_0 ,\DM_packed[result][0]_i_30_n_0 ,\DM_packed[result][0]_i_31_n_0 }),
        .S({\DM_packed[result][0]_i_32_n_0 ,\DM_packed[result][0]_i_33_n_0 ,\DM_packed[result][0]_i_34_n_0 ,\DM_packed[result][0]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][14]_i_6 
       (.CI(\DM_packed_reg[result][8]_i_6_n_0 ),
        .CO({\DM_packed_reg[result][14]_i_6_n_0 ,\DM_packed_reg[result][14]_i_6_n_1 ,\DM_packed_reg[result][14]_i_6_n_2 ,\DM_packed_reg[result][14]_i_6_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\PC_count[12]_i_11_1 ),
        .O(\ALU/data0 [15:12]),
        .S({\DM_packed[result][14]_i_12_n_0 ,\DM_packed[result][14]_i_13_n_0 ,\DM_packed[result][14]_i_14_n_0 ,\DM_packed[result][14]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][19]_i_13 
       (.CI(\PC_count_reg[15]_i_14_n_0 ),
        .CO({\DM_packed_reg[result][19]_i_13_n_0 ,\DM_packed_reg[result][19]_i_13_n_1 ,\DM_packed_reg[result][19]_i_13_n_2 ,\DM_packed_reg[result][19]_i_13_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[19:16]),
        .O(\ALU/data1 [19:16]),
        .S({\DM_packed[result][19]_i_24_n_0 ,\DM_packed[result][19]_i_25_n_0 ,\DM_packed[result][19]_i_26_n_0 ,\DM_packed[result][19]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][19]_i_9 
       (.CI(\DM_packed_reg[result][14]_i_6_n_0 ),
        .CO({\DM_packed_reg[result][19]_i_9_n_0 ,\DM_packed_reg[result][19]_i_9_n_1 ,\DM_packed_reg[result][19]_i_9_n_2 ,\DM_packed_reg[result][19]_i_9_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[19:16]),
        .O(\ALU/data0 [19:16]),
        .S({\DM_packed[result][19]_i_16_n_0 ,\DM_packed[result][19]_i_17_n_0 ,\DM_packed[result][19]_i_18_n_0 ,\DM_packed[result][19]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][23]_i_10 
       (.CI(\DM_packed_reg[result][19]_i_9_n_0 ),
        .CO({\DM_packed_reg[result][23]_i_10_n_0 ,\DM_packed_reg[result][23]_i_10_n_1 ,\DM_packed_reg[result][23]_i_10_n_2 ,\DM_packed_reg[result][23]_i_10_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[23:20]),
        .O(\ALU/data0 [23:20]),
        .S({\DM_packed[result][23]_i_24_n_0 ,\DM_packed[result][23]_i_25_n_0 ,\DM_packed[result][23]_i_26_n_0 ,\DM_packed[result][23]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][23]_i_14 
       (.CI(\DM_packed_reg[result][19]_i_13_n_0 ),
        .CO({\DM_packed_reg[result][23]_i_14_n_0 ,\DM_packed_reg[result][23]_i_14_n_1 ,\DM_packed_reg[result][23]_i_14_n_2 ,\DM_packed_reg[result][23]_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[23:20]),
        .O(\ALU/data1 [23:20]),
        .S({\DM_packed[result][23]_i_32_n_0 ,\DM_packed[result][23]_i_33_n_0 ,\DM_packed[result][23]_i_34_n_0 ,\DM_packed[result][23]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][27]_i_5 
       (.CI(\DM_packed_reg[result][23]_i_10_n_0 ),
        .CO({\DM_packed_reg[result][27]_i_5_n_0 ,\DM_packed_reg[result][27]_i_5_n_1 ,\DM_packed_reg[result][27]_i_5_n_2 ,\DM_packed_reg[result][27]_i_5_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[27:24]),
        .O(\ALU/data0 [27:24]),
        .S({\DM_packed[result][27]_i_9_n_0 ,\DM_packed[result][27]_i_10_n_0 ,\DM_packed[result][27]_i_11_n_0 ,\DM_packed[result][27]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][31]_i_6 
       (.CI(\DM_packed_reg[result][27]_i_5_n_0 ),
        .CO({\DM_packed_reg[result][31]_i_6_n_1 ,\DM_packed_reg[result][31]_i_6_n_2 ,\DM_packed_reg[result][31]_i_6_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,ALU_srcA[30:28]}),
        .O({\ALU/data0 [31],\ALU_packed_reg[srcA_SEL][0] [1],\ALU/data0 [29:28]}),
        .S({\DM_packed[result][31]_i_9_n_0 ,\DM_packed[result][31]_i_10_n_0 ,\DM_packed[result][31]_i_11_n_0 ,\DM_packed[result][31]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][3]_i_5 
       (.CI(\<const0> ),
        .CO({\DM_packed_reg[result][3]_i_5_n_0 ,\DM_packed_reg[result][3]_i_5_n_1 ,\DM_packed_reg[result][3]_i_5_n_2 ,\DM_packed_reg[result][3]_i_5_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[3:0]),
        .O(\ALU/data0 [3:0]),
        .S({\DM_packed[result][3]_i_8_n_0 ,\DM_packed[result][3]_i_9_n_0 ,\DM_packed[result][3]_i_10_n_0 ,\DM_packed[result][3]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][7]_i_6 
       (.CI(\DM_packed_reg[result][3]_i_5_n_0 ),
        .CO({\DM_packed_reg[result][7]_i_6_n_0 ,\DM_packed_reg[result][7]_i_6_n_1 ,\DM_packed_reg[result][7]_i_6_n_2 ,\DM_packed_reg[result][7]_i_6_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[7:4]),
        .O({\ALU/data0 [7:5],\ALU_packed_reg[srcA_SEL][0] [0]}),
        .S({\DM_packed[result][7]_i_9_n_0 ,\DM_packed[result][7]_i_10_n_0 ,\DM_packed[result][7]_i_11_n_0 ,\DM_packed[result][7]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DM_packed_reg[result][8]_i_6 
       (.CI(\DM_packed_reg[result][7]_i_6_n_0 ),
        .CO({\DM_packed_reg[result][8]_i_6_n_0 ,\DM_packed_reg[result][8]_i_6_n_1 ,\DM_packed_reg[result][8]_i_6_n_2 ,\DM_packed_reg[result][8]_i_6_n_3 }),
        .CYINIT(\<const0> ),
        .DI(DI),
        .O(\ALU/data0 [11:8]),
        .S({\DM_packed[result][8]_i_14_n_0 ,\DM_packed[result][8]_i_15_n_0 ,\DM_packed[result][8]_i_16_n_0 ,\DM_packed[result][8]_i_17_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \FWA[0]_i_1 
       (.I0(\FWB_reg[0]_0 [5]),
        .I1(\FWB_reg[0]_0 [6]),
        .I2(\FWB_reg[0]_0 [0]),
        .I3(\FWA[0]_i_2_n_0 ),
        .I4(FWA1),
        .I5(FWA19_out),
        .O(\FWA[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FWA[0]_i_2 
       (.I0(\FWB_reg[0]_0 [3]),
        .I1(\FWB_reg[0]_0 [4]),
        .I2(\FWB_reg[0]_0 [2]),
        .I3(\FWB_reg[0]_0 [1]),
        .O(\FWA[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FWA[1]_i_1 
       (.I0(FWA19_out),
        .I1(FWA1),
        .O(\FWA[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \FWA[1]_i_2 
       (.I0(\FWA_reg[0]_0 ),
        .I1(\FWA_reg[0]_1 ),
        .I2(\FWB[1]_i_2_0 [3]),
        .I3(\FWA[1]_i_4_n_0 ),
        .I4(\FWA[1]_i_5_n_0 ),
        .I5(FWA2),
        .O(FWA19_out));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \FWA[1]_i_3 
       (.I0(\FWA_reg[0]_2 ),
        .I1(\FWA_reg[0]_1 ),
        .I2(\FWB[1]_i_3_0 [3]),
        .I3(\FWA[1]_i_7_n_0 ),
        .I4(\FWA[1]_i_8_n_0 ),
        .I5(FWA2),
        .O(FWA1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FWA[1]_i_4 
       (.I0(\FWA[1]_i_3_0 ),
        .I1(\FWB[1]_i_2_0 [0]),
        .I2(\FWB[1]_i_2_0 [2]),
        .I3(\FWA[1]_i_3_1 ),
        .I4(\FWB[1]_i_2_0 [1]),
        .I5(\FWA[1]_i_3_2 ),
        .O(\FWA[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FWA[1]_i_5 
       (.I0(\FWB[1]_i_2_0 [4]),
        .I1(\FWA[1]_i_3_3 ),
        .O(\FWA[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FWA[1]_i_6 
       (.I0(\FWA[1]_i_3_1 ),
        .I1(\FWA[1]_i_3_0 ),
        .I2(\FWA[1]_i_3_2 ),
        .I3(\FWA_reg[0]_1 ),
        .I4(\FWA[1]_i_3_3 ),
        .O(FWA2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FWA[1]_i_7 
       (.I0(\FWA[1]_i_3_0 ),
        .I1(\FWB[1]_i_3_0 [0]),
        .I2(\FWB[1]_i_3_0 [2]),
        .I3(\FWA[1]_i_3_1 ),
        .I4(\FWB[1]_i_3_0 [1]),
        .I5(\FWA[1]_i_3_2 ),
        .O(\FWA[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FWA[1]_i_8 
       (.I0(\FWB[1]_i_3_0 [4]),
        .I1(\FWA[1]_i_3_3 ),
        .O(\FWA[1]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FWA_reg[0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\FWA[0]_i_1_n_0 ),
        .Q(\FWA_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FWA_reg[1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\FWA[1]_i_1_n_0 ),
        .Q(\FWA_reg[1]_0 [1]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    \FWB[0]_i_1 
       (.I0(\FWB_reg[0]_0 [5]),
        .I1(\FWB_reg[0]_0 [6]),
        .I2(\FWB_reg[0]_0 [0]),
        .I3(\FWA[0]_i_2_n_0 ),
        .I4(FWB1),
        .I5(FWB17_out),
        .O(\FWB[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FWB[1]_i_1 
       (.I0(FWB17_out),
        .I1(FWB1),
        .O(\FWB[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \FWB[1]_i_2 
       (.I0(\FWA_reg[0]_0 ),
        .I1(\FWB_reg[0]_1 ),
        .I2(\FWB[1]_i_2_0 [3]),
        .I3(\FWB[1]_i_4_n_0 ),
        .I4(\FWB[1]_i_5_n_0 ),
        .I5(FWB2),
        .O(FWB17_out));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \FWB[1]_i_3 
       (.I0(\FWA_reg[0]_2 ),
        .I1(\FWB_reg[0]_1 ),
        .I2(\FWB[1]_i_3_0 [3]),
        .I3(\FWB[1]_i_7_n_0 ),
        .I4(\FWB[1]_i_8_n_0 ),
        .I5(FWB2),
        .O(FWB1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FWB[1]_i_4 
       (.I0(\FWB[1]_i_3_1 ),
        .I1(\FWB[1]_i_2_0 [0]),
        .I2(\FWB[1]_i_2_0 [2]),
        .I3(\FWB[1]_i_3_2 ),
        .I4(\FWB[1]_i_2_0 [1]),
        .I5(\FWB[1]_i_3_3 ),
        .O(\FWB[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FWB[1]_i_5 
       (.I0(\FWB[1]_i_2_0 [4]),
        .I1(\FWB[1]_i_3_4 ),
        .O(\FWB[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FWB[1]_i_6 
       (.I0(\FWB[1]_i_3_2 ),
        .I1(\FWB[1]_i_3_1 ),
        .I2(\FWB[1]_i_3_3 ),
        .I3(\FWB_reg[0]_1 ),
        .I4(\FWB[1]_i_3_4 ),
        .O(FWB2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FWB[1]_i_7 
       (.I0(\FWB[1]_i_3_1 ),
        .I1(\FWB[1]_i_3_0 [0]),
        .I2(\FWB[1]_i_3_0 [2]),
        .I3(\FWB[1]_i_3_2 ),
        .I4(\FWB[1]_i_3_0 [1]),
        .I5(\FWB[1]_i_3_3 ),
        .O(\FWB[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FWB[1]_i_8 
       (.I0(\FWB[1]_i_3_0 [4]),
        .I1(\FWB[1]_i_3_4 ),
        .O(\FWB[1]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FWB_reg[0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\FWB[0]_i_1_n_0 ),
        .Q(\FWB_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FWB_reg[1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\FWB[1]_i_1_n_0 ),
        .Q(\FWB_reg[1]_0 [1]),
        .R(\<const0> ));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h0010)) 
    PC_WE_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(PC_WE_i_5_n_0),
        .O(PC_WE2));
  LUT4 #(
    .INIT(16'hFEFF)) 
    PC_WE_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(PC_WE_i_5_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    PC_WE_reg
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_WE_reg_0),
        .Q(DEC_ALU_WE),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \PC_count[0]_i_10 
       (.I0(ALU_srcB[2]),
        .I1(\DM_packed[result][0]_i_2_0 ),
        .I2(\PC_count[4]_i_13_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[2]_i_13_n_0 ),
        .O(\PC_count[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[0]_i_11 
       (.I0(ALU_srcA[0]),
        .I1(\ALU/data1 [0]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \PC_count[0]_i_14 
       (.I0(\PC_count[0]_i_17_n_0 ),
        .I1(\PC_count[0]_i_18_n_0 ),
        .I2(\PC_count[0]_i_19_n_0 ),
        .I3(\PC_count[0]_i_20_n_0 ),
        .I4(ALU_srcB[1]),
        .I5(ALU_srcB[2]),
        .O(\PC_count[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \PC_count[0]_i_15 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_3 ),
        .I1(\PC_count[0]_i_21_n_0 ),
        .I2(\PC_count[0]_i_22_n_0 ),
        .I3(\PC_count[0]_i_23_n_0 ),
        .I4(ALU_srcB[1]),
        .I5(ALU_srcB[2]),
        .O(\PC_count[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[0]_i_17 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcA[5]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \PC_count[0]_i_18 
       (.I0(\PC_count[9]_i_16_0 ),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(ALU_fwA[13]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[29]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[0]_i_19 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcA[1]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \PC_count[0]_i_20 
       (.I0(\PC_count[9]_i_16 ),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(ALU_fwA[9]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[25]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \PC_count[0]_i_21 
       (.I0(\PC_count[4]_i_14_0 ),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(ALU_fwA[12]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[28]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[0]_i_22 
       (.I0(ALU_srcA[16]),
        .I1(ALU_srcA[0]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \PC_count[0]_i_23 
       (.I0(\PC_count[4]_i_14 ),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(ALU_fwA[8]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[24]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEEAAAAAAEEA)) 
    \PC_count[0]_i_4 
       (.I0(\DM_packed[result][0]_i_3_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(ALU_srcA[0]),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data5 ),
        .O(\ALU_packed_reg[ALU_FUN][2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88800080)) 
    \PC_count[0]_i_5 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count_reg[0]_0 ),
        .I2(\PC_count[0]_i_10_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count[1]_i_7_n_0 ),
        .I5(\PC_count[0]_i_11_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[0]_i_6 
       (.I0(\DM_packed_reg[result][0]_0 ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(\DM_packed[result][0]_i_5_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_4 ));
  LUT6 #(
    .INIT(64'hEFEFAFA0EFE0AFA0)) 
    \PC_count[0]_i_8 
       (.I0(\PC_count[0]_i_14_n_0 ),
        .I1(\PC_count[3]_i_14_n_0 ),
        .I2(ALU_srcB[0]),
        .I3(\PC_count[0]_i_15_n_0 ),
        .I4(ALU_srcB[1]),
        .I5(\PC_count[2]_i_13_n_0 ),
        .O(\ALU/data5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[10]_i_10 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[11]_i_5_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[13]_i_16_n_0 ),
        .O(\PC_count[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \PC_count[10]_i_11 
       (.I0(\ALU/data0 [10]),
        .I1(\PC_count[10]_i_4_2 ),
        .I2(\PC_count[10]_i_4_1 ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcB[0]),
        .O(\PC_count[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[10]_i_14 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[18]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[26]),
        .I5(ALU_srcA[10]),
        .O(\PC_count[10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[10]_i_21 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[10]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[6]_i_9 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_17 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[10]_i_3 
       (.I0(\PC_count[10]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[10]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[11]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_9 ));
  LUT6 #(
    .INIT(64'h0000FEFE0000FF00)) 
    \PC_count[10]_i_4 
       (.I0(\PC_count[10]_i_8_n_0 ),
        .I1(\PC_count[10]_i_9_n_0 ),
        .I2(\PC_count[10]_i_10_n_0 ),
        .I3(\PC_count[10]_i_11_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[10]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[10]),
        .I3(ALU_srcB[10]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_10 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[10]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [10]),
        .I2(ALU_srcA[10]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[10]_i_7 
       (.I0(\PC_count[15]_i_22_n_0 ),
        .I1(\PC_count[12]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[14]_i_17_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[10]_i_14_n_0 ),
        .O(\PC_count[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[10]_i_8 
       (.I0(\PC_count[10]_i_4_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[12]_i_15_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[10]_i_9 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[10]),
        .I2(ALU_srcA[10]),
        .O(\PC_count[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[11]_i_12 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[12]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[14]_i_18_n_0 ),
        .O(\PC_count[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[11]_i_13 
       (.I0(\PC_count[11]_i_5_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[13]_i_16_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[11]_i_15 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[19]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[27]),
        .I5(ALU_srcA[11]),
        .O(\PC_count[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[11]_i_22 
       (.I0(ALU_srcA[11]),
        .I1(ALU_srcB[11]),
        .O(\PC_count[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[11]_i_23 
       (.I0(ALU_srcA[10]),
        .I1(ALU_srcB[10]),
        .O(\PC_count[11]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[11]_i_24 
       (.I0(ALU_srcA[9]),
        .I1(ALU_srcB[9]),
        .O(\PC_count[11]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[11]_i_25 
       (.I0(ALU_srcA[8]),
        .I1(ALU_srcB[8]),
        .O(\PC_count[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[11]_i_3 
       (.I0(\PC_count[11]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[11]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[12]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_11 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[11]_i_33 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[11]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[7]_i_13 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_15 ));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    \PC_count[11]_i_4 
       (.I0(\DM_packed[result][11]_i_3_n_0 ),
        .I1(\PC_count[11]_i_8_n_0 ),
        .I2(\PC_count[11]_i_9_n_0 ),
        .I3(\DM_packed_reg[result][0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0220)) 
    \PC_count[11]_i_5 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count_reg[0] ),
        .I2(ALU_srcB[11]),
        .I3(ALU_srcA[11]),
        .I4(\PC_count[11]_i_12_n_0 ),
        .I5(\PC_count[11]_i_13_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_6 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[11]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [11]),
        .I2(ALU_srcA[11]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[11]_i_7 
       (.I0(\PC_count[15]_i_16_n_0 ),
        .I1(\PC_count[13]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_18_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[11]_i_15_n_0 ),
        .O(\PC_count[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[11]_i_8 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\DM_packed[result][12]_i_5_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][12]_i_4_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [11]),
        .O(\PC_count[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[11]_i_9 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\DM_packed[result][13]_i_4_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][11]_i_4_n_0 ),
        .O(\PC_count[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[12]_i_10 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[13]_i_16_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_30_n_0 ),
        .O(\PC_count[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \PC_count[12]_i_11 
       (.I0(\ALU/data0 [12]),
        .I1(\PC_count[12]_i_16_n_0 ),
        .I2(\PC_count[12]_i_4_0 ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcB[0]),
        .O(\PC_count[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[12]_i_14 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[20]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[28]),
        .I5(ALU_srcA[12]),
        .O(\PC_count[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \PC_count[12]_i_15 
       (.I0(\PC_count[15]_i_28_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[20]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_13 ),
        .O(\PC_count[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[12]_i_16 
       (.I0(\PC_count[12]_i_11_0 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_0 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][19]_i_15_n_0 ),
        .O(\PC_count[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[12]_i_19 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[12]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[4]_i_14_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_13 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[12]_i_3 
       (.I0(\PC_count[12]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[12]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[13]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_12 ));
  LUT6 #(
    .INIT(64'h0000FEFE0000FF00)) 
    \PC_count[12]_i_4 
       (.I0(\PC_count[12]_i_8_n_0 ),
        .I1(\PC_count[12]_i_9_n_0 ),
        .I2(\PC_count[12]_i_10_n_0 ),
        .I3(\PC_count[12]_i_11_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[12]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[12]),
        .I3(ALU_srcB[12]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_13 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[12]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [12]),
        .I2(ALU_srcA[12]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[12]_i_7 
       (.I0(\PC_count[15]_i_20_n_0 ),
        .I1(\PC_count[14]_i_17_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_22_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[12]_i_14_n_0 ),
        .O(\PC_count[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[12]_i_8 
       (.I0(\PC_count[12]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[14]_i_18_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[12]_i_9 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[12]),
        .I2(ALU_srcA[12]),
        .O(\PC_count[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[13]_i_12 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[14]_i_18_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[14]_i_19_n_0 ),
        .O(\PC_count[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[13]_i_13 
       (.I0(\PC_count[13]_i_16_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[15]_i_30_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[13]_i_14 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[21]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[29]),
        .I5(ALU_srcA[13]),
        .O(\PC_count[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \PC_count[13]_i_16 
       (.I0(\DM_packed[result][17]_i_14_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[21]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_12 ),
        .O(\PC_count[13]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[13]_i_22 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[13]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[9]_i_16_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_12 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[13]_i_3 
       (.I0(\PC_count[13]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[13]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[14]_i_8_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_14 ));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    \PC_count[13]_i_4 
       (.I0(\DM_packed[result][13]_i_3_n_0 ),
        .I1(\PC_count[13]_i_8_n_0 ),
        .I2(\PC_count[13]_i_9_n_0 ),
        .I3(\DM_packed_reg[result][0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0220)) 
    \PC_count[13]_i_5 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count_reg[0] ),
        .I2(ALU_srcB[13]),
        .I3(ALU_srcA[13]),
        .I4(\PC_count[13]_i_12_n_0 ),
        .I5(\PC_count[13]_i_13_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_7 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[13]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [13]),
        .I2(ALU_srcA[13]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[13]_i_7 
       (.I0(\PC_count[15]_i_17_n_0 ),
        .I1(\PC_count[15]_i_18_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_16_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[13]_i_14_n_0 ),
        .O(\PC_count[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[13]_i_8 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\DM_packed[result][12]_i_4_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_23_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [13]),
        .O(\PC_count[13]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[13]_i_9 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\DM_packed[result][15]_i_6_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][13]_i_4_n_0 ),
        .O(\PC_count[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[14]_i_10 
       (.I0(\PC_count[14]_i_18_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[14]_i_19_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[14]_i_11 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[14]),
        .I2(ALU_srcA[14]),
        .O(\PC_count[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[14]_i_17 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[22]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[30]),
        .I5(ALU_srcA[14]),
        .O(\PC_count[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \PC_count[14]_i_18 
       (.I0(\PC_count[15]_i_26_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[22]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_11 ),
        .O(\PC_count[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \PC_count[14]_i_19 
       (.I0(ALU_srcA[28]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(ALU_srcA[20]),
        .I3(\DM_packed_reg[result][31]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_28_n_0 ),
        .O(\PC_count[14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[14]_i_21 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[14]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[6]_i_9_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_11 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \PC_count[14]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count[14]_i_6_n_0 ),
        .I2(\PC_count[15]_i_7_n_0 ),
        .I3(\PC_count[14]_i_7_n_0 ),
        .I4(\PC_count[14]_i_8_n_0 ),
        .I5(\PC_count[14]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE0000)) 
    \PC_count[14]_i_4 
       (.I0(\PC_count[14]_i_10_n_0 ),
        .I1(\PC_count[14]_i_11_n_0 ),
        .I2(\PC_count[15]_i_13_n_0 ),
        .I3(\PC_count[31]_i_12_n_0 ),
        .I4(\DM_packed_reg[result][3] ),
        .I5(\DM_packed[result][14]_i_2_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[14]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[14]),
        .I3(ALU_srcB[14]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[14]_i_6 
       (.I0(ALU_srcA[14]),
        .I1(\ALU/data1 [14]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA000000000000)) 
    \PC_count[14]_i_7 
       (.I0(\PC_count[1]_i_3_0 ),
        .I1(ALU_fwB[0]),
        .I2(\PC_count[1]_i_3_1 ),
        .I3(\PC_count[1]_i_3_2 ),
        .I4(\PC_count_reg[0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\PC_count[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \PC_count[14]_i_8 
       (.I0(\PC_count[15]_i_21_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[15]_i_22_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[15]_i_20_n_0 ),
        .I5(\PC_count[14]_i_17_n_0 ),
        .O(\PC_count[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[14]_i_9 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[14]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[15]_i_10 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\DM_packed[result][15]_i_5_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][15]_i_6_n_0 ),
        .O(\PC_count[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[15]_i_11 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[15]),
        .I2(ALU_srcA[15]),
        .O(\PC_count[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[15]_i_12 
       (.I0(\PC_count[15]_i_25_n_0 ),
        .I1(\PC_count[15]_i_26_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_27_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_28_n_0 ),
        .O(\PC_count[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[15]_i_13 
       (.I0(\PC_count[15]_i_29_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[15]_i_30_n_0 ),
        .O(\PC_count[15]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_15 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[21]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_16 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[17]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_17 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[19]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hD8DDD888)) 
    \PC_count[15]_i_18 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[23]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[15]),
        .O(\PC_count[15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_19 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[22]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_20 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[18]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_21 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[20]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \PC_count[15]_i_22 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[16]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\PC_count[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \PC_count[15]_i_23 
       (.I0(ALU_srcA[1]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(ALU_srcA[9]),
        .I3(\DM_packed_reg[result][31]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][20]_i_14_n_0 ),
        .O(\PC_count[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \PC_count[15]_i_24 
       (.I0(ALU_srcA[3]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(ALU_srcA[11]),
        .I3(\DM_packed_reg[result][31]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][22]_i_14_n_0 ),
        .O(\PC_count[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \PC_count[15]_i_25 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcA[22]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \PC_count[15]_i_26 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcA[18]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \PC_count[15]_i_27 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcA[20]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[15]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \PC_count[15]_i_28 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcA[16]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \PC_count[15]_i_29 
       (.I0(ALU_srcA[29]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(ALU_srcA[21]),
        .I3(\DM_packed_reg[result][31]_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][17]_i_14_n_0 ),
        .O(\PC_count[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[15]_i_3 
       (.I0(\PC_count[15]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[15]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[15]_i_8_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_16 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \PC_count[15]_i_30 
       (.I0(\DM_packed[result][19]_i_21_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[23]),
        .I3(\PC_count[9]_i_12_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_10 ),
        .O(\PC_count[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[15]_i_35 
       (.I0(ALU_srcA[15]),
        .I1(ALU_srcB[15]),
        .O(\PC_count[15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[15]_i_36 
       (.I0(ALU_srcA[14]),
        .I1(ALU_srcB[14]),
        .O(\PC_count[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[15]_i_37 
       (.I0(ALU_srcA[13]),
        .I1(ALU_srcB[13]),
        .O(\PC_count[15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[15]_i_38 
       (.I0(ALU_srcA[12]),
        .I1(ALU_srcB[12]),
        .O(\PC_count[15]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \PC_count[15]_i_39 
       (.I0(ALU_fwA[15]),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(\PC_count[7]_i_13_0 ),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_10 ));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    \PC_count[15]_i_4 
       (.I0(\DM_packed[result][15]_i_3_n_0 ),
        .I1(\PC_count[15]_i_9_n_0 ),
        .I2(\PC_count[15]_i_10_n_0 ),
        .I3(\DM_packed_reg[result][0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_5 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[15]_i_5 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[15]_i_11_n_0 ),
        .I2(\PC_count[15]_i_12_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[15]_i_13_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_9 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[15]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [15]),
        .I2(ALU_srcA[15]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \PC_count[15]_i_7 
       (.I0(\PC_count[15]_i_15_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[15]_i_16_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[15]_i_17_n_0 ),
        .I5(\PC_count[15]_i_18_n_0 ),
        .O(\PC_count[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[15]_i_8 
       (.I0(\PC_count[15]_i_19_n_0 ),
        .I1(\PC_count[15]_i_20_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_21_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[15]_i_22_n_0 ),
        .O(\PC_count[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[15]_i_9 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\PC_count[15]_i_23_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[15]_i_24_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [15]),
        .O(\PC_count[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF000AAAAC0C0AAAA)) 
    \PC_count[1]_i_10 
       (.I0(\ALU/data0 [1]),
        .I1(\PC_count[2]_i_4_0 ),
        .I2(\DM_packed[result][31]_i_7_n_0 ),
        .I3(\DM_packed_reg[result][0]_1 ),
        .I4(\PC_count_reg[0] ),
        .I5(ALU_srcB[0]),
        .O(\PC_count[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[1]_i_11 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[1]),
        .I2(ALU_srcA[1]),
        .O(\PC_count[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \PC_count[1]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count[1]_i_6_n_0 ),
        .I2(\PC_count[2]_i_7_n_0 ),
        .I3(\PC_count[14]_i_7_n_0 ),
        .I4(\PC_count[1]_i_7_n_0 ),
        .I5(\PC_count[14]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_2 ));
  LUT6 #(
    .INIT(64'hD4D400000000FF00)) 
    \PC_count[1]_i_4 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[1]),
        .I2(ALU_srcA[1]),
        .I3(\PC_count[1]_i_10_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][0] ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[1]_i_5 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[1]_i_11_n_0 ),
        .I2(\PC_count[2]_i_12_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[1]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[1]_i_6 
       (.I0(ALU_srcA[1]),
        .I1(\ALU/data1 [1]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \PC_count[1]_i_7 
       (.I0(ALU_srcB[2]),
        .I1(\DM_packed[result][0]_i_2_1 ),
        .I2(\PC_count[5]_i_13_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[3]_i_14_n_0 ),
        .O(\PC_count[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[24]_i_10 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[1]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[24]_i_2 
       (.I0(\PC_count[24]_i_4_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[24]_i_5_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[25]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33321110)) 
    \PC_count[24]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(\PC_count[24]_i_6_n_0 ),
        .I3(\PC_count[24]_i_7_n_0 ),
        .I4(\DM_packed[result][24]_i_3_n_0 ),
        .I5(\DM_packed[result][24]_i_4_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_18 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[24]_i_4 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [24]),
        .I2(ALU_srcA[24]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[24]_i_5 
       (.I0(\PC_count[26]_i_10_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[24]_i_8_n_0 ),
        .O(\PC_count[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[24]_i_6 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[26]_i_11_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[24]_i_9_n_0 ),
        .O(\PC_count[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[24]_i_7 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\PC_count[25]_i_13_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[27]_i_15_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [24]),
        .O(\PC_count[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \PC_count[24]_i_8 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[24]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFCFCFEFE0C0C0)) 
    \PC_count[24]_i_9 
       (.I0(ALU_srcA[9]),
        .I1(\PC_count[24]_i_10_n_0 ),
        .I2(ALU_srcB[2]),
        .I3(ALU_srcA[13]),
        .I4(\PC_count[9]_i_12_0 ),
        .I5(\PC_count[28]_i_16_n_0 ),
        .O(\PC_count[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \PC_count[25]_i_12 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[25]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFCFCFEFE0C0C0)) 
    \PC_count[25]_i_13 
       (.I0(ALU_srcA[10]),
        .I1(\PC_count[25]_i_16_n_0 ),
        .I2(ALU_srcB[2]),
        .I3(ALU_srcA[14]),
        .I4(\PC_count[9]_i_12_0 ),
        .I5(\PC_count[25]_i_17_n_0 ),
        .O(\PC_count[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[25]_i_16 
       (.I0(ALU_srcA[18]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[2]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[25]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[25]_i_17 
       (.I0(ALU_srcA[22]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[6]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[25]_i_3 
       (.I0(\PC_count[25]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[25]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[26]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_19 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000FCCC)) 
    \PC_count[25]_i_4 
       (.I0(\DM_packed[result][25]_i_3_n_0 ),
        .I1(\PC_count[25]_i_8_n_0 ),
        .I2(\PC_count[25]_i_9_n_0 ),
        .I3(\PC_count[31]_i_12_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][1]_6 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[25]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[25]),
        .I3(ALU_srcB[25]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_20 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[25]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [25]),
        .I2(ALU_srcA[25]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[25]_i_7 
       (.I0(\PC_count[25]_i_3_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[25]_i_12_n_0 ),
        .O(\PC_count[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[25]_i_8 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\PC_count[26]_i_11_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[28]_i_15_n_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [25]),
        .O(\PC_count[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[25]_i_9 
       (.I0(\PC_count[25]_i_13_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[27]_i_15_n_0 ),
        .O(\PC_count[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \PC_count[26]_i_10 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[26]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[3]),
        .O(\PC_count[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFCFCFEFE0C0C0)) 
    \PC_count[26]_i_11 
       (.I0(ALU_srcA[11]),
        .I1(\PC_count[26]_i_12_n_0 ),
        .I2(ALU_srcB[2]),
        .I3(ALU_srcA[15]),
        .I4(\PC_count[9]_i_12_0 ),
        .I5(\PC_count[26]_i_13_n_0 ),
        .O(\PC_count[26]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[26]_i_12 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[3]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[26]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[26]_i_13 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[7]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[26]_i_3 
       (.I0(\PC_count[26]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[26]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed_reg[result][27]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_21 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    \PC_count[26]_i_4 
       (.I0(\DM_packed[result][26]_i_3_n_0 ),
        .I1(\PC_count[26]_i_8_n_0 ),
        .I2(\PC_count[27]_i_8_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .I4(\PC_count[26]_i_9_n_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[26]_i_5 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed[result][26]_i_4_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][1]_7 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[26]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [26]),
        .I2(ALU_srcA[26]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[26]_i_7 
       (.I0(\PC_count[26]_i_3_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[26]_i_10_n_0 ),
        .O(\PC_count[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[26]_i_8 
       (.I0(\ALU/data0 [26]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[26]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[26]_i_9 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[28]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[26]_i_11_n_0 ),
        .O(\PC_count[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[27]_i_10 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[27]_i_16_n_0 ),
        .I2(\DM_packed_reg[result][27] ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\DM_packed_reg[result][26] ),
        .O(\PC_count[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \PC_count[27]_i_15 
       (.I0(\DM_packed[result][23]_i_17_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[24]_i_7_0 ),
        .I3(\PC_count[29]_i_13 ),
        .I4(ALU_srcA[8]),
        .I5(\PC_count[27]_i_17_n_0 ),
        .O(\PC_count[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[27]_i_16 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[27]),
        .I2(ALU_srcA[27]),
        .O(\PC_count[27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \PC_count[27]_i_17 
       (.I0(ALU_srcA[16]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[0]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4545454455445544)) 
    \PC_count[27]_i_2 
       (.I0(PC_SEL),
        .I1(control_flag_i_4_n_0),
        .I2(Q[2]),
        .I3(control_flag_i_5_n_0),
        .I4(Q[3]),
        .I5(HZ_ALU_DM_WE),
        .O(\ALU_packed_reg[op_code][2]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[27]_i_3 
       (.I0(\PC_count[27]_i_5_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\DM_packed_reg[result][27]_1 ),
        .I4(ALU_srcB[0]),
        .I5(\DM_packed_reg[result][27]_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAA80)) 
    \PC_count[27]_i_4 
       (.I0(\PC_count_reg[3]_1 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\PC_count[27]_i_8_n_0 ),
        .I3(\PC_count[27]_i_9_n_0 ),
        .I4(\DM_packed[result][27]_i_3_n_0 ),
        .I5(\PC_count[27]_i_10_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][1]_8 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[27]_i_5 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [27]),
        .I2(ALU_srcA[27]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[27]_i_8 
       (.I0(\PC_count[27]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[IMMED][2]_1 ),
        .O(\PC_count[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[27]_i_9 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\PC_count[28]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[IMMED][2]_0 ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [27]),
        .O(\PC_count[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[28]_i_10 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\ALU_packed_reg[IMMED][2]_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[28]_i_15_n_0 ),
        .O(\PC_count[28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[28]_i_14 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[28]),
        .I2(ALU_srcA[28]),
        .O(\PC_count[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF800)) 
    \PC_count[28]_i_15 
       (.I0(ALU_srcA[13]),
        .I1(\PC_count[9]_i_12_0 ),
        .I2(\PC_count[28]_i_16_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[31]_i_38_n_0 ),
        .I5(\PC_count[28]_i_17_n_0 ),
        .O(\PC_count[28]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[28]_i_16 
       (.I0(ALU_srcA[21]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[5]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[28]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \PC_count[28]_i_17 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[1]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA008800A0)) 
    \PC_count[28]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(ALU_srcA[28]),
        .I2(\ALU/data1 [28]),
        .I3(\DM_packed_reg[result][1] ),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[28]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_24 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    \PC_count[28]_i_4 
       (.I0(\PC_count[28]_i_8_n_0 ),
        .I1(\PC_count[28]_i_9_n_0 ),
        .I2(\PC_count_reg[28] ),
        .I3(\ALU_packed_reg[PC][0] ),
        .I4(\PC_count[28]_i_10_n_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[28]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[28]),
        .I3(ALU_srcB[28]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_25 ));
  LUT5 #(
    .INIT(32'hA000C000)) 
    \PC_count[28]_i_7 
       (.I0(\PC_count[29]_i_7_n_0 ),
        .I1(\DM_packed_reg[result][27]_0 ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcB[0]),
        .O(\PC_count[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[28]_i_8 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[28]_i_14_n_0 ),
        .I2(\DM_packed_reg[result][28] ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\DM_packed_reg[result][27] ),
        .O(\PC_count[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[28]_i_9 
       (.I0(\ALU/data0 [28]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[29]_i_10 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[29]_i_16_n_0 ),
        .I2(\DM_packed_reg[result][29] ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[0] ),
        .I5(\DM_packed_reg[result][28] ),
        .O(\PC_count[29]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[29]_i_11 
       (.I0(\ALU/data0 [29]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[29]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[29]_i_16 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[29]),
        .I2(ALU_srcA[29]),
        .O(\PC_count[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \PC_count[29]_i_17 
       (.I0(\DM_packed[result][23]_i_19_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[29]_i_13_0 ),
        .I3(\PC_count[29]_i_13 ),
        .I4(ALU_srcA[10]),
        .I5(\PC_count[29]_i_20_n_0 ),
        .O(\ALU_packed_reg[IMMED][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \PC_count[29]_i_20 
       (.I0(ALU_srcA[18]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[2]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[29]_i_3 
       (.I0(\PC_count[29]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[29]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[29]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_26 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \PC_count[29]_i_4 
       (.I0(\PC_count[29]_i_10_n_0 ),
        .I1(\PC_count[29]_i_11_n_0 ),
        .I2(\PC_count_reg[29] ),
        .I3(\PC_count_reg[28] ),
        .I4(\PC_count[31]_i_12_n_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[29]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[29]),
        .I3(ALU_srcB[29]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_27 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[29]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [29]),
        .I2(ALU_srcA[29]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \PC_count[29]_i_7 
       (.I0(ALU_srcB[1]),
        .I1(ALU_srcA[29]),
        .I2(ALU_srcB[4]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[2]),
        .O(\PC_count[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \PC_count[29]_i_9 
       (.I0(ALU_srcB[1]),
        .I1(ALU_srcA[30]),
        .I2(ALU_srcB[4]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[31]),
        .I5(ALU_srcB[2]),
        .O(\PC_count[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFAAAAC000AAAA)) 
    \PC_count[2]_i_10 
       (.I0(\ALU/data0 [2]),
        .I1(\PC_count[2]_i_4_0 ),
        .I2(\DM_packed[result][31]_i_7_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\DM_packed_reg[result][2] ),
        .I5(\PC_count_reg[3] ),
        .O(\PC_count[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[2]_i_12 
       (.I0(\PC_count[1]_i_5_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[2]_i_13_n_0 ),
        .O(\PC_count[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFAFA0EFE0AFA0)) 
    \PC_count[2]_i_13 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_16 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_11 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[2]_i_18_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_17 ),
        .O(\PC_count[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[2]_i_18 
       (.I0(ALU_srcA[18]),
        .I1(ALU_srcA[2]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[2]_i_3 
       (.I0(\PC_count[2]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\PC_count[2]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[3]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_0 ));
  LUT6 #(
    .INIT(64'hD4D400000000FF00)) 
    \PC_count[2]_i_4 
       (.I0(\DM_packed_reg[result][2] ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[2]),
        .I3(\PC_count[2]_i_10_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][0]_rep ));
  LUT6 #(
    .INIT(64'hAAAAA020AAAA8000)) 
    \PC_count[2]_i_5 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(ALU_srcB[0]),
        .I2(\DM_packed_reg[result][2] ),
        .I3(\ALU_packed_reg[IMMED][2] ),
        .I4(\PC_count_reg[2] ),
        .I5(\PC_count[2]_i_12_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_rep_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[2]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [2]),
        .I2(ALU_srcA[2]),
        .I3(\DM_packed_reg[result][2] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PC_count[2]_i_7 
       (.I0(\PC_count[8]_i_12_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[4]_i_13_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[2]_i_13_n_0 ),
        .O(\PC_count[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[30]_i_10 
       (.I0(\ALU_packed_reg[srcA_SEL][0] [1]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \PC_count[30]_i_11 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[30]_i_4_1 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[30]_i_4_2 ),
        .I4(ALU_srcB[1]),
        .I5(\ALU_packed_reg[IMMED][2]_0 ),
        .O(\PC_count[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F2C2320FFFFFFFF)) 
    \PC_count[30]_i_12 
       (.I0(\PC_count[29]_i_12 ),
        .I1(\DM_packed_reg[result][31]_i_6_0 ),
        .I2(\DM_packed_reg[result][31]_i_6_1 ),
        .I3(ALU_fwB[0]),
        .I4(\PC_count[29]_i_12_0 ),
        .I5(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[PC][0] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \PC_count[30]_i_19 
       (.I0(\DM_packed[result][23]_i_23_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\DM_packed[result][30]_i_4 ),
        .I3(\PC_count[29]_i_13 ),
        .I4(ALU_srcA[11]),
        .I5(\PC_count[30]_i_20_n_0 ),
        .O(\ALU_packed_reg[IMMED][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \PC_count[30]_i_20 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[3]),
        .I3(ALU_srcB[3]),
        .O(\PC_count[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA008800A0)) 
    \PC_count[30]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(ALU_srcA[30]),
        .I2(\ALU/data1 [30]),
        .I3(\DM_packed_reg[result][1] ),
        .I4(\PC_count_reg[0] ),
        .I5(\PC_count[30]_i_8_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_28 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEAAAAAAAA)) 
    \PC_count[30]_i_4 
       (.I0(\PC_count[30]_i_9_n_0 ),
        .I1(\PC_count[30]_i_10_n_0 ),
        .I2(\PC_count[30]_i_11_n_0 ),
        .I3(\ALU_packed_reg[PC][0] ),
        .I4(\PC_count_reg[30] ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][1]_9 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[30]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[30]),
        .I3(ALU_srcB[30]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_29 ));
  LUT5 #(
    .INIT(32'hA000C000)) 
    \PC_count[30]_i_8 
       (.I0(ALU_srcA[31]),
        .I1(\PC_count[29]_i_9_n_0 ),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcB[0]),
        .O(\PC_count[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400040400)) 
    \PC_count[30]_i_9 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(ALU_srcB[30]),
        .I4(ALU_srcA[30]),
        .I5(\PC_count[30]_i_4_0 ),
        .O(\PC_count[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    \PC_count[31]_i_10 
       (.I0(\PC_count[31]_i_26_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[31]_i_4_1 ),
        .I3(\PC_count[31]_i_4_2 ),
        .I4(ALU_srcB[2]),
        .I5(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h08AA08A0080A0800)) 
    \PC_count[31]_i_12 
       (.I0(\PC_count_reg[0] ),
        .I1(\PC_count[29]_i_12 ),
        .I2(\DM_packed_reg[result][31]_i_6_0 ),
        .I3(\DM_packed_reg[result][31]_i_6_1 ),
        .I4(ALU_fwB[0]),
        .I5(\PC_count[29]_i_12_0 ),
        .O(\PC_count[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PC_count[31]_i_20 
       (.I0(\PC_count[31]_i_24_n_0 ),
        .O(\PC_count[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_21 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[30]),
        .O(\PC_count[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_22 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[29]),
        .O(\PC_count[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_23 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[28]),
        .O(\PC_count[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA655A65AA6A5A6AA)) 
    \PC_count[31]_i_24 
       (.I0(ALU_srcA[31]),
        .I1(\DM_packed_reg[result][31]_i_6_2 [1]),
        .I2(\DM_packed_reg[result][31]_i_6_0 ),
        .I3(\DM_packed_reg[result][31]_i_6_1 ),
        .I4(ALU_fwB[31]),
        .I5(\DM_packed_reg[result][31]_i_6_3 ),
        .O(\PC_count[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFAFA0EFE0AFA0)) 
    \PC_count[31]_i_26 
       (.I0(\PC_count[31]_i_38_n_0 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_8 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[31]_i_40_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_9 ),
        .O(\PC_count[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFCFCFFFA)) 
    \PC_count[31]_i_3 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(ALU_srcA[31]),
        .I2(\DM_packed_reg[result][0] ),
        .I3(\ALU/data1 [31]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_30 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_34 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[27]),
        .O(\PC_count[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_35 
       (.I0(ALU_srcA[26]),
        .I1(ALU_srcB[26]),
        .O(\PC_count[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_36 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[25]),
        .O(\PC_count[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[31]_i_37 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[24]),
        .O(\PC_count[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2E20000FF00)) 
    \PC_count[31]_i_38 
       (.I0(ALU_fwA[9]),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(\PC_count[9]_i_16 ),
        .I3(ALU_srcA[25]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\PC_count[31]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_39 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[17]),
        .O(\ALU_packed_reg[srcA_SEL][0]_8 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \PC_count[31]_i_4 
       (.I0(\PC_count[31]_i_8_n_0 ),
        .I1(\PC_count[31]_i_9_n_0 ),
        .I2(\PC_count[31]_i_10_n_0 ),
        .I3(\PC_count_reg[30] ),
        .I4(\PC_count[31]_i_12_n_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_12 ));
  LUT6 #(
    .INIT(64'h0000E2E20000FF00)) 
    \PC_count[31]_i_40 
       (.I0(ALU_fwA[13]),
        .I1(\DM_packed[result][23]_i_23_1 ),
        .I2(\PC_count[9]_i_16_0 ),
        .I3(ALU_srcA[29]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcB[4]),
        .O(\PC_count[31]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_41 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[21]),
        .O(\ALU_packed_reg[srcA_SEL][0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_43 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[19]),
        .O(\ALU_packed_reg[srcA_SEL][0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_44 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[23]),
        .O(\ALU_packed_reg[srcA_SEL][0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_45 
       (.I0(ALU_srcA[6]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[22]),
        .O(\ALU_packed_reg[srcA_SEL][0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_46 
       (.I0(ALU_srcA[2]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[18]),
        .O(\ALU_packed_reg[srcA_SEL][0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_47 
       (.I0(ALU_srcA[0]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[16]),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[31]_i_48 
       (.I0(ALU_srcA[4]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[20]),
        .O(\ALU_packed_reg[srcA_SEL][0]_20 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[31]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[31]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_31 ));
  LUT6 #(
    .INIT(64'h08080808AA080808)) 
    \PC_count[31]_i_8 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count[31]_i_24_n_0 ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[31]_i_4_0 ),
        .I4(\DM_packed[result][31]_i_7_n_0 ),
        .I5(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[31]_i_9 
       (.I0(\ALU/data0 [31]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PC_count[3]_i_12 
       (.I0(\PC_count[5]_i_14_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[5]_i_13_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[3]_i_14_n_0 ),
        .O(\ALU_packed_reg[IMMED][2] ));
  LUT6 #(
    .INIT(64'hEFEFAFA0EFE0AFA0)) 
    \PC_count[3]_i_14 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_14 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_10 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[3]_i_22_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_15 ),
        .O(\PC_count[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[3]_i_18 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[3]),
        .O(\PC_count[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[3]_i_19 
       (.I0(ALU_srcA[2]),
        .I1(ALU_srcB[2]),
        .O(\PC_count[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[3]_i_20 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[1]),
        .O(\PC_count[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[3]_i_21 
       (.I0(ALU_srcA[0]),
        .I1(ALU_srcB[0]),
        .O(\PC_count[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[3]_i_22 
       (.I0(ALU_srcA[19]),
        .I1(ALU_srcA[3]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\PC_count[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[3]_i_3 
       (.I0(\PC_count[3]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[3]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[4]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_1 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \PC_count[3]_i_4 
       (.I0(\DM_packed[result][3]_i_3_n_0 ),
        .I1(\PC_count[3]_i_8_n_0 ),
        .I2(\PC_count_reg[3]_0 ),
        .I3(\PC_count_reg[3] ),
        .I4(\PC_count[31]_i_12_n_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_2 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[3]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [3]),
        .I2(ALU_srcA[3]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PC_count[3]_i_7 
       (.I0(\PC_count[9]_i_14_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[5]_i_13_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[3]_i_14_n_0 ),
        .O(\PC_count[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[3]_i_8 
       (.I0(\ALU/data0 [3]),
        .I1(\PC_count_reg[0] ),
        .O(\PC_count[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \PC_count[4]_i_10 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[5]_i_13_n_0 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[5]_i_14_n_0 ),
        .I4(ALU_srcB[1]),
        .I5(\DM_packed[result][4]_i_3_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \PC_count[4]_i_13 
       (.I0(ALU_srcA[4]),
        .I1(ALU_srcA[20]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[28]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[12]),
        .O(\PC_count[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[4]_i_19 
       (.I0(ALU_srcA[20]),
        .I1(ALU_srcA[4]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[4]_i_3 
       (.I0(\PC_count[4]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[4]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[5]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_3 ));
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[4]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[4]),
        .I3(ALU_srcB[4]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_4 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[4]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [4]),
        .I2(ALU_srcA[4]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[4]_i_7 
       (.I0(\PC_count[10]_i_14_n_0 ),
        .I1(\PC_count[6]_i_7_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[8]_i_12_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[4]_i_13_n_0 ),
        .O(\PC_count[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[5]_i_10 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[5]),
        .I2(ALU_srcA[5]),
        .O(\PC_count[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \PC_count[5]_i_13 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcA[21]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[29]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[13]),
        .O(\PC_count[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PC_count[5]_i_14 
       (.I0(ALU_srcA[17]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[25]),
        .I3(ALU_srcB[4]),
        .I4(ALU_srcA[9]),
        .O(\PC_count[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[5]_i_3 
       (.I0(\PC_count[5]_i_6_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[5]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[6]_i_5_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \PC_count[5]_i_4 
       (.I0(\PC_count[5]_i_8_n_0 ),
        .I1(\PC_count[31]_i_12_n_0 ),
        .I2(\PC_count_reg[5] ),
        .I3(\PC_count[5]_i_10_n_0 ),
        .I4(\DM_packed_reg[result][3] ),
        .I5(\DM_packed[result][5]_i_2_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[5]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[5]),
        .I3(ALU_srcB[5]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_6 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[5]_i_6 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [5]),
        .I2(ALU_srcA[5]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[5]_i_7 
       (.I0(\PC_count[11]_i_15_n_0 ),
        .I1(\PC_count[7]_i_11_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[9]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[5]_i_13_n_0 ),
        .O(\PC_count[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_count[5]_i_8 
       (.I0(\PC_count[5]_i_13_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\PC_count[5]_i_14_n_0 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][4]_i_3_0 ),
        .I5(\ALU_packed_reg[PC][0] ),
        .O(\PC_count[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[6]_i_10 
       (.I0(ALU_srcA[22]),
        .I1(ALU_srcA[6]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_16 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \PC_count[6]_i_2 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count[6]_i_4_n_0 ),
        .I2(\PC_count[7]_i_5_n_0 ),
        .I3(\PC_count[14]_i_7_n_0 ),
        .I4(\PC_count[6]_i_5_n_0 ),
        .I5(\PC_count[14]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAAA)) 
    \PC_count[6]_i_3 
       (.I0(\DM_packed[result][6]_i_2_n_0 ),
        .I1(\DM_packed_reg[result][3] ),
        .I2(\PC_count[31]_i_12_n_0 ),
        .I3(\PC_count_reg[6] ),
        .I4(\PC_count[6]_i_6_n_0 ),
        .I5(\DM_packed[result][6]_i_4_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[6]_i_4 
       (.I0(ALU_srcA[6]),
        .I1(\ALU/data1 [6]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[6]_i_5 
       (.I0(\PC_count[12]_i_14_n_0 ),
        .I1(\PC_count[8]_i_12_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[10]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[6]_i_7_n_0 ),
        .O(\PC_count[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_count[6]_i_6 
       (.I0(\PC_count[6]_i_8_n_0 ),
        .I1(\ALU_packed_reg[PC][0] ),
        .I2(\PC_count[6]_i_3_0 ),
        .I3(ALU_srcB[1]),
        .I4(\PC_count[6]_i_3_1 ),
        .O(\PC_count[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \PC_count[6]_i_7 
       (.I0(ALU_srcA[6]),
        .I1(ALU_srcA[22]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[30]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[14]),
        .O(\PC_count[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[6]_i_8 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[6]),
        .I2(ALU_srcA[6]),
        .O(\PC_count[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFA508888FA50)) 
    \PC_count[7]_i_11 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[7]),
        .I3(ALU_srcA[23]),
        .I4(ALU_srcB[3]),
        .I5(ALU_srcA[15]),
        .O(\PC_count[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \PC_count[7]_i_12 
       (.I0(\ALU_packed_reg[PC][0] ),
        .I1(\PC_count[7]_i_6_0 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed_reg[result][10] ),
        .I4(\PC_count_reg[0] ),
        .I5(\ALU/data0 [7]),
        .O(\PC_count[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[7]_i_14 
       (.I0(ALU_srcA[7]),
        .I1(ALU_srcB[7]),
        .O(\PC_count[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[7]_i_15 
       (.I0(ALU_srcA[6]),
        .I1(ALU_srcB[6]),
        .O(\PC_count[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[7]_i_16 
       (.I0(ALU_srcA[5]),
        .I1(ALU_srcB[5]),
        .O(\PC_count[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_count[7]_i_17 
       (.I0(ALU_srcA[4]),
        .I1(ALU_srcB[4]),
        .O(\PC_count[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[7]_i_19 
       (.I0(ALU_srcA[23]),
        .I1(ALU_srcA[7]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcB[4]),
        .O(\ALU_packed_reg[srcA_SEL][0]_14 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \PC_count[7]_i_2 
       (.I0(\PC_count[7]_i_4_n_0 ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count[7]_i_5_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\PC_count[8]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][2]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \PC_count[7]_i_3 
       (.I0(\PC_count[7]_i_6_n_0 ),
        .I1(\PC_count_reg[6] ),
        .I2(\ALU_packed_reg[PC][0] ),
        .I3(\PC_count[7]_i_8_n_0 ),
        .I4(\PC_count[7]_i_9_n_0 ),
        .I5(\DM_packed_reg[result][3] ),
        .O(\ALU_packed_reg[ALU_FUN][1] ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \PC_count[7]_i_4 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\ALU/data1 [7]),
        .I2(ALU_srcA[7]),
        .I3(\PC_count_reg[0] ),
        .I4(\DM_packed_reg[result][1] ),
        .O(\PC_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[7]_i_5 
       (.I0(\PC_count[13]_i_14_n_0 ),
        .I1(\PC_count[9]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[11]_i_15_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[7]_i_11_n_0 ),
        .O(\PC_count[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEEE)) 
    \PC_count[7]_i_6 
       (.I0(\DM_packed[result][7]_i_3_n_0 ),
        .I1(\PC_count[7]_i_12_n_0 ),
        .I2(\DM_packed_reg[result][6] ),
        .I3(\PC_count[31]_i_12_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\PC_count[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[7]_i_8 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[6]_i_3_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[10]_i_4_0 ),
        .O(\PC_count[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[7]_i_9 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[7]),
        .I2(ALU_srcA[7]),
        .O(\PC_count[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[8]_i_12 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[16]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[24]),
        .I5(ALU_srcA[8]),
        .O(\PC_count[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[8]_i_17 
       (.I0(ALU_srcA[24]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[8]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[4]_i_14 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_24 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \PC_count[8]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count[8]_i_6_n_0 ),
        .I2(\PC_count[9]_i_7_n_0 ),
        .I3(\PC_count[14]_i_7_n_0 ),
        .I4(\PC_count[8]_i_7_n_0 ),
        .I5(\PC_count[14]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE0000)) 
    \PC_count[8]_i_4 
       (.I0(\PC_count_reg[8] ),
        .I1(\PC_count[8]_i_9_n_0 ),
        .I2(\PC_count_reg[8]_0 ),
        .I3(\PC_count[31]_i_12_n_0 ),
        .I4(\DM_packed_reg[result][3] ),
        .I5(\DM_packed[result][8]_i_2_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h80008880)) 
    \PC_count[8]_i_5 
       (.I0(\DM_packed_reg[result][1] ),
        .I1(\DM_packed_reg[result][0] ),
        .I2(ALU_srcA[8]),
        .I3(ALU_srcB[8]),
        .I4(\PC_count_reg[0] ),
        .O(\ALU_packed_reg[ALU_FUN][2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[8]_i_6 
       (.I0(ALU_srcA[8]),
        .I1(\ALU/data1 [8]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[8]_i_7 
       (.I0(\PC_count[14]_i_17_n_0 ),
        .I1(\PC_count[10]_i_14_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[12]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[8]_i_12_n_0 ),
        .O(\PC_count[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[8]_i_9 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[8]),
        .I2(ALU_srcA[8]),
        .O(\PC_count[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \PC_count[9]_i_10 
       (.I0(\ALU/data0 [9]),
        .I1(\PC_count[10]_i_4_1 ),
        .I2(\DM_packed_reg[result][8] ),
        .I3(\PC_count_reg[0] ),
        .I4(ALU_srcB[0]),
        .O(\PC_count[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[9]_i_11 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[9]),
        .I2(ALU_srcA[9]),
        .O(\PC_count[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \PC_count[9]_i_12 
       (.I0(\PC_count[31]_i_12_n_0 ),
        .I1(\PC_count[10]_i_4_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[12]_i_15_n_0 ),
        .O(\PC_count[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hD8FFD855D8AAD800)) 
    \PC_count[9]_i_14 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcA[31]),
        .I2(ALU_srcA[17]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[25]),
        .I5(ALU_srcA[9]),
        .O(\PC_count[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \PC_count[9]_i_24 
       (.I0(ALU_srcA[25]),
        .I1(ALU_srcB[4]),
        .I2(ALU_fwA[9]),
        .I3(\DM_packed[result][23]_i_23_1 ),
        .I4(\PC_count[9]_i_16 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_23 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \PC_count[9]_i_3 
       (.I0(\PC_count_reg[1] ),
        .I1(\PC_count[9]_i_6_n_0 ),
        .I2(\PC_count[10]_i_7_n_0 ),
        .I3(\PC_count[14]_i_7_n_0 ),
        .I4(\PC_count[9]_i_7_n_0 ),
        .I5(\PC_count[14]_i_9_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_3 ));
  LUT6 #(
    .INIT(64'hD4D400000000FF00)) 
    \PC_count[9]_i_4 
       (.I0(\PC_count_reg[0] ),
        .I1(ALU_srcB[9]),
        .I2(ALU_srcA[9]),
        .I3(\PC_count[9]_i_10_n_0 ),
        .I4(\DM_packed_reg[result][0] ),
        .I5(\DM_packed_reg[result][1] ),
        .O(\ALU_packed_reg[ALU_FUN][0]_5 ));
  LUT6 #(
    .INIT(64'h4440444444404440)) 
    \PC_count[9]_i_5 
       (.I0(\DM_packed_reg[result][0] ),
        .I1(\DM_packed_reg[result][1] ),
        .I2(\PC_count[9]_i_11_n_0 ),
        .I3(\PC_count[9]_i_12_n_0 ),
        .I4(\ALU_packed_reg[PC][0] ),
        .I5(\PC_count_reg[8]_0 ),
        .O(\ALU_packed_reg[ALU_FUN][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \PC_count[9]_i_6 
       (.I0(ALU_srcA[9]),
        .I1(\ALU/data1 [9]),
        .I2(\DM_packed_reg[result][1] ),
        .I3(\PC_count_reg[0] ),
        .O(\PC_count[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[9]_i_7 
       (.I0(\PC_count[15]_i_18_n_0 ),
        .I1(\PC_count[11]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[13]_i_14_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[9]_i_14_n_0 ),
        .O(\PC_count[9]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[11]_i_14 
       (.CI(\PC_count_reg[7]_i_10_n_0 ),
        .CO({\PC_count_reg[11]_i_14_n_0 ,\PC_count_reg[11]_i_14_n_1 ,\PC_count_reg[11]_i_14_n_2 ,\PC_count_reg[11]_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\PC_count[8]_i_6_0 ),
        .O(\ALU/data1 [11:8]),
        .S({\PC_count[11]_i_22_n_0 ,\PC_count[11]_i_23_n_0 ,\PC_count[11]_i_24_n_0 ,\PC_count[11]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[15]_i_14 
       (.CI(\PC_count_reg[11]_i_14_n_0 ),
        .CO({\PC_count_reg[15]_i_14_n_0 ,\PC_count_reg[15]_i_14_n_1 ,\PC_count_reg[15]_i_14_n_2 ,\PC_count_reg[15]_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\PC_count[12]_i_6_0 ),
        .O(\ALU/data1 [15:12]),
        .S({\PC_count[15]_i_35_n_0 ,\PC_count[15]_i_36_n_0 ,\PC_count[15]_i_37_n_0 ,\PC_count[15]_i_38_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[31]_i_19 
       (.CI(\DM_packed_reg[result][23]_i_14_n_0 ),
        .CO({\PC_count_reg[31]_i_19_n_0 ,\PC_count_reg[31]_i_19_n_1 ,\PC_count_reg[31]_i_19_n_2 ,\PC_count_reg[31]_i_19_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[27:24]),
        .O(\ALU/data1 [27:24]),
        .S({\PC_count[31]_i_34_n_0 ,\PC_count[31]_i_35_n_0 ,\PC_count[31]_i_36_n_0 ,\PC_count[31]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[31]_i_7 
       (.CI(\PC_count_reg[31]_i_19_n_0 ),
        .CO({\PC_count_reg[31]_i_7_n_1 ,\PC_count_reg[31]_i_7_n_2 ,\PC_count_reg[31]_i_7_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,ALU_srcA[30:28]}),
        .O(\ALU/data1 [31:28]),
        .S({\PC_count[31]_i_20_n_0 ,\PC_count[31]_i_21_n_0 ,\PC_count[31]_i_22_n_0 ,\PC_count[31]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[3]_i_13 
       (.CI(\<const0> ),
        .CO({\PC_count_reg[3]_i_13_n_0 ,\PC_count_reg[3]_i_13_n_1 ,\PC_count_reg[3]_i_13_n_2 ,\PC_count_reg[3]_i_13_n_3 }),
        .CYINIT(\<const1> ),
        .DI(ALU_srcA[3:0]),
        .O(\ALU/data1 [3:0]),
        .S({\PC_count[3]_i_18_n_0 ,\PC_count[3]_i_19_n_0 ,\PC_count[3]_i_20_n_0 ,\PC_count[3]_i_21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_count_reg[7]_i_10 
       (.CI(\PC_count_reg[3]_i_13_n_0 ),
        .CO({\PC_count_reg[7]_i_10_n_0 ,\PC_count_reg[7]_i_10_n_1 ,\PC_count_reg[7]_i_10_n_2 ,\PC_count_reg[7]_i_10_n_3 }),
        .CYINIT(\<const0> ),
        .DI(ALU_srcA[7:4]),
        .O(\ALU/data1 [7:4]),
        .S({\PC_count[7]_i_14_n_0 ,\PC_count[7]_i_15_n_0 ,\PC_count[7]_i_16_n_0 ,\PC_count[7]_i_17_n_0 }));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h2)) 
    control_flag_i_1
       (.I0(\ALU_packed_reg[op_code][2] ),
        .I1(control_flag_reg_n_0),
        .O(control_flag1_out));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_100
       (.I0(ALU_fwA[1]),
        .I1(ALU_fwB[1]),
        .I2(ALU_fwB[0]),
        .I3(ALU_fwA[0]),
        .O(control_flag_i_100_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_101
       (.I0(control_flag_i_69_0[2]),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[2]),
        .I4(\DM_packed[result][23]_i_22_3 ),
        .I5(ALU_fwB[11]),
        .O(control_flag_i_101_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_102
       (.I0(control_flag_i_69_0[0]),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[0]),
        .I4(\DM_packed[result][23]_i_16_3 ),
        .I5(ALU_fwB[8]),
        .O(control_flag_i_102_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_103
       (.I0(control_flag_i_69_0[1]),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[1]),
        .I4(\DM_packed[result][23]_i_20_3 ),
        .I5(ALU_fwB[9]),
        .O(control_flag_i_103_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_112
       (.I0(ALU_fwA[7]),
        .I1(ALU_fwB[7]),
        .I2(ALU_fwB[6]),
        .I3(ALU_fwA[6]),
        .O(control_flag_i_112_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_113
       (.I0(ALU_fwA[5]),
        .I1(ALU_fwB[5]),
        .I2(ALU_fwB[4]),
        .I3(ALU_fwA[4]),
        .O(control_flag_i_113_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_114
       (.I0(ALU_fwA[1]),
        .I1(ALU_fwB[1]),
        .I2(ALU_fwB[0]),
        .I3(ALU_fwA[0]),
        .O(control_flag_i_114_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_115
       (.I0(ALU_fwA[7]),
        .I1(ALU_fwB[7]),
        .I2(ALU_fwB[6]),
        .I3(ALU_fwA[6]),
        .O(control_flag_i_115_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_116
       (.I0(ALU_fwA[5]),
        .I1(ALU_fwB[5]),
        .I2(ALU_fwB[4]),
        .I3(ALU_fwA[4]),
        .O(control_flag_i_116_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_117
       (.I0(ALU_fwA[3]),
        .I1(ALU_fwB[3]),
        .I2(ALU_fwA[2]),
        .I3(ALU_fwB[2]),
        .O(control_flag_i_117_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_118
       (.I0(ALU_fwA[1]),
        .I1(ALU_fwB[1]),
        .I2(ALU_fwB[0]),
        .I3(ALU_fwA[0]),
        .O(control_flag_i_118_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    control_flag_i_12
       (.I0(ALU_fwB[31]),
        .I1(ALU_fwA[31]),
        .I2(ALU_fwA[30]),
        .I3(ALU_fwB[30]),
        .O(control_flag_i_12_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_13
       (.I0(ALU_fwA[29]),
        .I1(ALU_fwB[29]),
        .I2(ALU_fwB[28]),
        .I3(ALU_fwA[28]),
        .O(control_flag_i_13_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_14
       (.I0(ALU_fwA[27]),
        .I1(ALU_fwB[27]),
        .I2(ALU_fwB[26]),
        .I3(ALU_fwA[26]),
        .O(control_flag_i_14_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_15
       (.I0(ALU_fwA[25]),
        .I1(ALU_fwB[25]),
        .I2(ALU_fwB[24]),
        .I3(ALU_fwA[24]),
        .O(control_flag_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_16
       (.I0(ALU_fwB[31]),
        .I1(ALU_fwA[31]),
        .I2(ALU_fwB[30]),
        .I3(ALU_fwA[30]),
        .O(control_flag_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_17
       (.I0(ALU_fwA[29]),
        .I1(ALU_fwB[29]),
        .I2(ALU_fwB[28]),
        .I3(ALU_fwA[28]),
        .O(control_flag_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_18
       (.I0(ALU_fwA[27]),
        .I1(ALU_fwB[27]),
        .I2(ALU_fwA[26]),
        .I3(ALU_fwB[26]),
        .O(control_flag_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_19
       (.I0(ALU_fwA[25]),
        .I1(ALU_fwB[25]),
        .I2(ALU_fwB[24]),
        .I3(ALU_fwA[24]),
        .O(control_flag_i_19_n_0));
  LUT6 #(
    .INIT(64'h1010101100110011)) 
    control_flag_i_2
       (.I0(PC_SEL),
        .I1(control_flag_i_4_n_0),
        .I2(Q[2]),
        .I3(control_flag_i_5_n_0),
        .I4(Q[3]),
        .I5(HZ_ALU_DM_WE),
        .O(\ALU_packed_reg[op_code][2] ));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_21
       (.I0(ALU_fwB[31]),
        .I1(ALU_fwA[31]),
        .I2(ALU_fwB[30]),
        .I3(ALU_fwA[30]),
        .O(control_flag_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_22
       (.I0(ALU_fwA[29]),
        .I1(ALU_fwB[29]),
        .I2(ALU_fwB[28]),
        .I3(ALU_fwA[28]),
        .I4(ALU_fwA[27]),
        .I5(ALU_fwB[27]),
        .O(control_flag_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_23
       (.I0(ALU_fwA[26]),
        .I1(ALU_fwB[26]),
        .I2(ALU_fwA[25]),
        .I3(ALU_fwB[25]),
        .I4(ALU_fwB[24]),
        .I5(ALU_fwA[24]),
        .O(control_flag_i_23_n_0));
  LUT4 #(
    .INIT(16'h4D44)) 
    control_flag_i_25
       (.I0(ALU_fwB[31]),
        .I1(ALU_fwA[31]),
        .I2(ALU_fwA[30]),
        .I3(ALU_fwB[30]),
        .O(control_flag_i_25_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_26
       (.I0(ALU_fwA[29]),
        .I1(ALU_fwB[29]),
        .I2(ALU_fwB[28]),
        .I3(ALU_fwA[28]),
        .O(control_flag_i_26_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_27
       (.I0(ALU_fwA[25]),
        .I1(ALU_fwB[25]),
        .I2(ALU_fwB[24]),
        .I3(ALU_fwA[24]),
        .O(control_flag_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_28
       (.I0(ALU_fwB[31]),
        .I1(ALU_fwA[31]),
        .I2(ALU_fwB[30]),
        .I3(ALU_fwA[30]),
        .O(control_flag_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_29
       (.I0(ALU_fwA[29]),
        .I1(ALU_fwB[29]),
        .I2(ALU_fwB[28]),
        .I3(ALU_fwA[28]),
        .O(control_flag_i_29_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    control_flag_i_3
       (.I0(control_flag_i_6_n_0),
        .I1(control_flag_i_2_0[0]),
        .I2(control_flag_i_2_0[1]),
        .I3(control_flag_i_7_n_0),
        .O(PC_SEL));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_30
       (.I0(ALU_fwA[27]),
        .I1(ALU_fwB[27]),
        .I2(ALU_fwA[26]),
        .I3(ALU_fwB[26]),
        .O(control_flag_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_31
       (.I0(ALU_fwA[25]),
        .I1(ALU_fwB[25]),
        .I2(ALU_fwB[24]),
        .I3(ALU_fwA[24]),
        .O(control_flag_i_31_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_33
       (.I0(ALU_fwA[23]),
        .I1(ALU_fwB[23]),
        .I2(ALU_fwB[22]),
        .I3(ALU_fwA[22]),
        .O(control_flag_i_33_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_34
       (.I0(ALU_fwA[21]),
        .I1(ALU_fwB[21]),
        .I2(ALU_fwB[20]),
        .I3(ALU_fwA[20]),
        .O(control_flag_i_34_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_35
       (.I0(ALU_fwA[19]),
        .I1(ALU_fwB[19]),
        .I2(ALU_fwB[18]),
        .I3(ALU_fwA[18]),
        .O(control_flag_i_35_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_36
       (.I0(ALU_fwA[17]),
        .I1(ALU_fwB[17]),
        .I2(ALU_fwB[16]),
        .I3(ALU_fwA[16]),
        .O(control_flag_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_37
       (.I0(ALU_fwA[23]),
        .I1(ALU_fwB[23]),
        .I2(ALU_fwB[22]),
        .I3(ALU_fwA[22]),
        .O(control_flag_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_38
       (.I0(ALU_fwA[21]),
        .I1(ALU_fwB[21]),
        .I2(ALU_fwA[20]),
        .I3(ALU_fwB[20]),
        .O(control_flag_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_39
       (.I0(ALU_fwA[19]),
        .I1(ALU_fwB[19]),
        .I2(ALU_fwB[18]),
        .I3(ALU_fwA[18]),
        .O(control_flag_i_39_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    control_flag_i_4
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(HZ_ALU_DM_WE),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(control_flag_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_40
       (.I0(ALU_fwA[17]),
        .I1(ALU_fwB[17]),
        .I2(ALU_fwB[16]),
        .I3(ALU_fwA[16]),
        .O(control_flag_i_40_n_0));
  LUT6 #(
    .INIT(64'hB4B4FCCF8787FCCF)) 
    control_flag_i_5
       (.I0(\Branch_Decoder/br_ltu ),
        .I1(control_flag_i_2_0[1]),
        .I2(control_flag_i_2_0[0]),
        .I3(\Branch_Decoder/br_eq ),
        .I4(control_flag_i_2_1),
        .I5(\Branch_Decoder/br_lt ),
        .O(control_flag_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_50
       (.I0(ALU_fwA[23]),
        .I1(ALU_fwB[23]),
        .I2(ALU_fwB[22]),
        .I3(ALU_fwA[22]),
        .I4(ALU_fwA[21]),
        .I5(ALU_fwB[21]),
        .O(control_flag_i_50_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_51
       (.I0(ALU_fwA[20]),
        .I1(ALU_fwB[20]),
        .I2(ALU_fwA[19]),
        .I3(ALU_fwB[19]),
        .I4(ALU_fwB[18]),
        .I5(ALU_fwA[18]),
        .O(control_flag_i_51_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    control_flag_i_52
       (.I0(ALU_fwA[17]),
        .I1(ALU_fwB[17]),
        .I2(ALU_fwB[16]),
        .I3(ALU_fwA[16]),
        .I4(control_flag_i_83_n_0),
        .O(control_flag_i_52_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    control_flag_i_53
       (.I0(control_flag_i_84_n_0),
        .I1(ALU_fwB[12]),
        .I2(ALU_fwA[12]),
        .I3(control_flag_i_85_n_0),
        .O(control_flag_i_53_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_55
       (.I0(ALU_fwA[23]),
        .I1(ALU_fwB[23]),
        .I2(ALU_fwB[22]),
        .I3(ALU_fwA[22]),
        .O(control_flag_i_55_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_56
       (.I0(ALU_fwA[19]),
        .I1(ALU_fwB[19]),
        .I2(ALU_fwB[18]),
        .I3(ALU_fwA[18]),
        .O(control_flag_i_56_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_57
       (.I0(ALU_fwA[17]),
        .I1(ALU_fwB[17]),
        .I2(ALU_fwB[16]),
        .I3(ALU_fwA[16]),
        .O(control_flag_i_57_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_58
       (.I0(ALU_fwA[23]),
        .I1(ALU_fwB[23]),
        .I2(ALU_fwB[22]),
        .I3(ALU_fwA[22]),
        .O(control_flag_i_58_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_59
       (.I0(ALU_fwA[21]),
        .I1(ALU_fwB[21]),
        .I2(ALU_fwA[20]),
        .I3(ALU_fwB[20]),
        .O(control_flag_i_59_n_0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    control_flag_i_6
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(HZ_ALU_DM_WE),
        .I4(control_flag_i_2_1),
        .O(control_flag_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_60
       (.I0(ALU_fwA[19]),
        .I1(ALU_fwB[19]),
        .I2(ALU_fwB[18]),
        .I3(ALU_fwA[18]),
        .O(control_flag_i_60_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_61
       (.I0(ALU_fwA[17]),
        .I1(ALU_fwB[17]),
        .I2(ALU_fwB[16]),
        .I3(ALU_fwA[16]),
        .O(control_flag_i_61_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_63
       (.I0(ALU_fwA[15]),
        .I1(ALU_fwB[15]),
        .I2(ALU_fwB[14]),
        .I3(ALU_fwA[14]),
        .O(control_flag_i_63_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_64
       (.I0(ALU_fwA[13]),
        .I1(ALU_fwB[13]),
        .I2(ALU_fwB[12]),
        .I3(ALU_fwA[12]),
        .O(control_flag_i_64_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_65
       (.I0(ALU_fwA[11]),
        .I1(ALU_fwB[11]),
        .I2(ALU_fwB[10]),
        .I3(ALU_fwA[10]),
        .O(control_flag_i_65_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_66
       (.I0(ALU_fwA[9]),
        .I1(ALU_fwB[9]),
        .I2(ALU_fwB[8]),
        .I3(ALU_fwA[8]),
        .O(control_flag_i_66_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    control_flag_i_67
       (.I0(control_flag_i_85_n_0),
        .I1(control_flag_i_83_n_0),
        .O(control_flag_i_67_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    control_flag_i_68
       (.I0(control_flag_i_84_n_0),
        .I1(ALU_fwB[12]),
        .I2(ALU_fwA[12]),
        .O(control_flag_i_68_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    control_flag_i_69
       (.I0(control_flag_i_101_n_0),
        .I1(ALU_fwB[10]),
        .I2(ALU_fwA[10]),
        .O(control_flag_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    control_flag_i_7
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(HZ_ALU_DM_WE),
        .I4(Q[6]),
        .O(control_flag_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    control_flag_i_70
       (.I0(control_flag_i_102_n_0),
        .I1(control_flag_i_103_n_0),
        .O(control_flag_i_70_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    control_flag_i_79
       (.I0(control_flag_i_101_n_0),
        .I1(ALU_fwB[10]),
        .I2(ALU_fwA[10]),
        .I3(control_flag_i_103_n_0),
        .O(control_flag_i_79_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    control_flag_i_80
       (.I0(ALU_fwA[7]),
        .I1(ALU_fwB[7]),
        .I2(ALU_fwB[6]),
        .I3(ALU_fwA[6]),
        .I4(control_flag_i_102_n_0),
        .O(control_flag_i_80_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_81
       (.I0(ALU_fwA[5]),
        .I1(ALU_fwB[5]),
        .I2(ALU_fwB[4]),
        .I3(ALU_fwA[4]),
        .I4(ALU_fwA[3]),
        .I5(ALU_fwB[3]),
        .O(control_flag_i_81_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    control_flag_i_82
       (.I0(ALU_fwA[2]),
        .I1(ALU_fwB[2]),
        .I2(ALU_fwA[1]),
        .I3(ALU_fwB[1]),
        .I4(ALU_fwB[0]),
        .I5(ALU_fwA[0]),
        .O(control_flag_i_82_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_83
       (.I0(control_flag_i_89_1),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[5]),
        .I4(\DM_packed[result][23]_i_23_5 ),
        .I5(ALU_fwB[15]),
        .O(control_flag_i_83_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_84
       (.I0(control_flag_i_68_0),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[3]),
        .I4(\DM_packed[result][23]_i_21_3 ),
        .I5(ALU_fwB[13]),
        .O(control_flag_i_84_n_0));
  LUT6 #(
    .INIT(64'h00001FDFFFFFE020)) 
    control_flag_i_85
       (.I0(control_flag_i_89_0),
        .I1(\FWA_reg[1]_0 [0]),
        .I2(\FWA_reg[1]_0 [1]),
        .I3(mem_DM_Data[4]),
        .I4(\DM_packed[result][23]_i_19_3 ),
        .I5(ALU_fwB[14]),
        .O(control_flag_i_85_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_87
       (.I0(ALU_fwA[13]),
        .I1(ALU_fwB[13]),
        .I2(ALU_fwB[12]),
        .I3(ALU_fwA[12]),
        .O(control_flag_i_87_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_88
       (.I0(ALU_fwA[11]),
        .I1(ALU_fwB[11]),
        .I2(ALU_fwB[10]),
        .I3(ALU_fwA[10]),
        .O(control_flag_i_88_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    control_flag_i_89
       (.I0(control_flag_i_85_n_0),
        .I1(control_flag_i_83_n_0),
        .O(control_flag_i_89_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    control_flag_i_90
       (.I0(control_flag_i_84_n_0),
        .I1(ALU_fwB[12]),
        .I2(ALU_fwA[12]),
        .O(control_flag_i_90_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    control_flag_i_91
       (.I0(control_flag_i_101_n_0),
        .I1(ALU_fwB[10]),
        .I2(ALU_fwA[10]),
        .O(control_flag_i_91_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    control_flag_i_92
       (.I0(control_flag_i_102_n_0),
        .I1(control_flag_i_103_n_0),
        .O(control_flag_i_92_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_93
       (.I0(ALU_fwA[7]),
        .I1(ALU_fwB[7]),
        .I2(ALU_fwB[6]),
        .I3(ALU_fwA[6]),
        .O(control_flag_i_93_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_94
       (.I0(ALU_fwA[5]),
        .I1(ALU_fwB[5]),
        .I2(ALU_fwB[4]),
        .I3(ALU_fwA[4]),
        .O(control_flag_i_94_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_95
       (.I0(ALU_fwA[3]),
        .I1(ALU_fwB[3]),
        .I2(ALU_fwB[2]),
        .I3(ALU_fwA[2]),
        .O(control_flag_i_95_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    control_flag_i_96
       (.I0(ALU_fwA[1]),
        .I1(ALU_fwB[1]),
        .I2(ALU_fwB[0]),
        .I3(ALU_fwA[0]),
        .O(control_flag_i_96_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_97
       (.I0(ALU_fwA[7]),
        .I1(ALU_fwB[7]),
        .I2(ALU_fwB[6]),
        .I3(ALU_fwA[6]),
        .O(control_flag_i_97_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_98
       (.I0(ALU_fwA[5]),
        .I1(ALU_fwB[5]),
        .I2(ALU_fwB[4]),
        .I3(ALU_fwA[4]),
        .O(control_flag_i_98_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    control_flag_i_99
       (.I0(ALU_fwA[3]),
        .I1(ALU_fwB[3]),
        .I2(ALU_fwA[2]),
        .I3(ALU_fwB[2]),
        .O(control_flag_i_99_n_0));
  FDRE #(
    .INIT(1'b0)) 
    control_flag_reg
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(control_flag1_out),
        .Q(control_flag_reg_n_0),
        .R(\<const0> ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_10
       (.CI(control_flag_reg_i_24_n_0),
        .CO({\Branch_Decoder/br_lt ,control_flag_reg_i_10_n_1,control_flag_reg_i_10_n_2,control_flag_reg_i_10_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_25_n_0,control_flag_i_26_n_0,control_flag_i_14_n_0,control_flag_i_27_n_0}),
        .S({control_flag_i_28_n_0,control_flag_i_29_n_0,control_flag_i_30_n_0,control_flag_i_31_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_11
       (.CI(control_flag_reg_i_32_n_0),
        .CO({control_flag_reg_i_11_n_0,control_flag_reg_i_11_n_1,control_flag_reg_i_11_n_2,control_flag_reg_i_11_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_33_n_0,control_flag_i_34_n_0,control_flag_i_35_n_0,control_flag_i_36_n_0}),
        .S({control_flag_i_37_n_0,control_flag_i_38_n_0,control_flag_i_39_n_0,control_flag_i_40_n_0}));
  CARRY4 control_flag_reg_i_20
       (.CI(control_flag_reg_i_49_n_0),
        .CO({control_flag_reg_i_20_n_0,control_flag_reg_i_20_n_1,control_flag_reg_i_20_n_2,control_flag_reg_i_20_n_3}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({control_flag_i_50_n_0,control_flag_i_51_n_0,control_flag_i_52_n_0,control_flag_i_53_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_24
       (.CI(control_flag_reg_i_54_n_0),
        .CO({control_flag_reg_i_24_n_0,control_flag_reg_i_24_n_1,control_flag_reg_i_24_n_2,control_flag_reg_i_24_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_55_n_0,control_flag_i_34_n_0,control_flag_i_56_n_0,control_flag_i_57_n_0}),
        .S({control_flag_i_58_n_0,control_flag_i_59_n_0,control_flag_i_60_n_0,control_flag_i_61_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_32
       (.CI(control_flag_reg_i_62_n_0),
        .CO({control_flag_reg_i_32_n_0,control_flag_reg_i_32_n_1,control_flag_reg_i_32_n_2,control_flag_reg_i_32_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_63_n_0,control_flag_i_64_n_0,control_flag_i_65_n_0,control_flag_i_66_n_0}),
        .S({control_flag_i_67_n_0,control_flag_i_68_n_0,control_flag_i_69_n_0,control_flag_i_70_n_0}));
  CARRY4 control_flag_reg_i_49
       (.CI(\<const0> ),
        .CO({control_flag_reg_i_49_n_0,control_flag_reg_i_49_n_1,control_flag_reg_i_49_n_2,control_flag_reg_i_49_n_3}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({control_flag_i_79_n_0,control_flag_i_80_n_0,control_flag_i_81_n_0,control_flag_i_82_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_54
       (.CI(control_flag_reg_i_86_n_0),
        .CO({control_flag_reg_i_54_n_0,control_flag_reg_i_54_n_1,control_flag_reg_i_54_n_2,control_flag_reg_i_54_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_63_n_0,control_flag_i_87_n_0,control_flag_i_88_n_0,control_flag_i_66_n_0}),
        .S({control_flag_i_89_n_0,control_flag_i_90_n_0,control_flag_i_91_n_0,control_flag_i_92_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_62
       (.CI(\<const0> ),
        .CO({control_flag_reg_i_62_n_0,control_flag_reg_i_62_n_1,control_flag_reg_i_62_n_2,control_flag_reg_i_62_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_93_n_0,control_flag_i_94_n_0,control_flag_i_95_n_0,control_flag_i_96_n_0}),
        .S({control_flag_i_97_n_0,control_flag_i_98_n_0,control_flag_i_99_n_0,control_flag_i_100_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_8
       (.CI(control_flag_reg_i_11_n_0),
        .CO({\Branch_Decoder/br_ltu ,control_flag_reg_i_8_n_1,control_flag_reg_i_8_n_2,control_flag_reg_i_8_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_12_n_0,control_flag_i_13_n_0,control_flag_i_14_n_0,control_flag_i_15_n_0}),
        .S({control_flag_i_16_n_0,control_flag_i_17_n_0,control_flag_i_18_n_0,control_flag_i_19_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 control_flag_reg_i_86
       (.CI(\<const0> ),
        .CO({control_flag_reg_i_86_n_0,control_flag_reg_i_86_n_1,control_flag_reg_i_86_n_2,control_flag_reg_i_86_n_3}),
        .CYINIT(\<const0> ),
        .DI({control_flag_i_112_n_0,control_flag_i_113_n_0,control_flag_i_95_n_0,control_flag_i_114_n_0}),
        .S({control_flag_i_115_n_0,control_flag_i_116_n_0,control_flag_i_117_n_0,control_flag_i_118_n_0}));
  CARRY4 control_flag_reg_i_9
       (.CI(control_flag_reg_i_20_n_0),
        .CO({\Branch_Decoder/br_eq ,control_flag_reg_i_9_n_2,control_flag_reg_i_9_n_3}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,control_flag_i_21_n_0,control_flag_i_22_n_0,control_flag_i_23_n_0}));
endmodule

module IMMED_GEN
   (\DEC_packed[IMMED] ,
    memory_reg_mux_sel_b_pos_0,
    memory_reg_mux_sel_b_pos_0_0,
    ir,
    \ALU_packed_reg[IMMED][30] ,
    \ALU_packed_reg[IMMED][31] );
  output [30:0]\DEC_packed[IMMED] ;
  output memory_reg_mux_sel_b_pos_0;
  output memory_reg_mux_sel_b_pos_0_0;
  input [31:0]ir;
  input \ALU_packed_reg[IMMED][30] ;
  input \ALU_packed_reg[IMMED][31] ;

  wire \ALU_packed[IMMED][31]_i_5_n_0 ;
  wire \ALU_packed_reg[IMMED][30] ;
  wire \ALU_packed_reg[IMMED][31] ;
  wire [30:0]\DEC_packed[IMMED] ;
  wire [31:0]ir;
  wire memory_reg_mux_sel_b_pos_0;
  wire memory_reg_mux_sel_b_pos_0_0;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][10]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[30]),
        .O(\DEC_packed[IMMED] [9]));
  LUT6 #(
    .INIT(64'h3033BB3330008800)) 
    \ALU_packed[IMMED][11]_i_1 
       (.I0(ir[20]),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[7]),
        .I3(\ALU_packed_reg[IMMED][30] ),
        .I4(memory_reg_mux_sel_b_pos_0),
        .I5(ir[31]),
        .O(\DEC_packed[IMMED] [10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][12]_i_1 
       (.I0(ir[12]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][13]_i_1 
       (.I0(ir[13]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][14]_i_1 
       (.I0(ir[14]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][15]_i_1 
       (.I0(ir[15]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][16]_i_1 
       (.I0(ir[16]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][17]_i_1 
       (.I0(ir[17]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][18]_i_1 
       (.I0(ir[18]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ALU_packed[IMMED][19]_i_1 
       (.I0(ir[19]),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[31]),
        .O(\DEC_packed[IMMED] [18]));
  LUT5 #(
    .INIT(32'h30BB3000)) 
    \ALU_packed[IMMED][1]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[8]),
        .I3(memory_reg_mux_sel_b_pos_0),
        .I4(ir[21]),
        .O(\DEC_packed[IMMED] [0]));
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][20]_i_1 
       (.I0(ir[20]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [19]));
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][21]_i_1 
       (.I0(ir[21]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [20]));
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][22]_i_1 
       (.I0(ir[22]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [21]));
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][23]_i_1 
       (.I0(ir[23]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][24]_i_1 
       (.I0(ir[24]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][25]_i_1 
       (.I0(ir[25]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [24]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][26]_i_1 
       (.I0(ir[26]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][27]_i_1 
       (.I0(ir[27]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][28]_i_1 
       (.I0(ir[28]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][29]_i_1 
       (.I0(ir[29]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [28]));
  LUT5 #(
    .INIT(32'h30BB3000)) 
    \ALU_packed[IMMED][2]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[9]),
        .I3(memory_reg_mux_sel_b_pos_0),
        .I4(ir[22]),
        .O(\DEC_packed[IMMED] [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0EFF0200)) 
    \ALU_packed[IMMED][30]_i_1 
       (.I0(ir[30]),
        .I1(\ALU_packed_reg[IMMED][30] ),
        .I2(memory_reg_mux_sel_b_pos_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[31]),
        .O(\DEC_packed[IMMED] [29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ALU_packed[IMMED][31]_i_1 
       (.I0(memory_reg_mux_sel_b_pos_0),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[31]),
        .O(\DEC_packed[IMMED] [30]));
  LUT6 #(
    .INIT(64'hFAFFEFEFFFFFFFEE)) 
    \ALU_packed[IMMED][31]_i_2 
       (.I0(\ALU_packed[IMMED][31]_i_5_n_0 ),
        .I1(ir[3]),
        .I2(ir[4]),
        .I3(ir[5]),
        .I4(ir[6]),
        .I5(ir[2]),
        .O(memory_reg_mux_sel_b_pos_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBAFEFE)) 
    \ALU_packed[IMMED][31]_i_3 
       (.I0(\ALU_packed_reg[IMMED][31] ),
        .I1(ir[6]),
        .I2(ir[2]),
        .I3(ir[4]),
        .I4(ir[5]),
        .I5(ir[3]),
        .O(memory_reg_mux_sel_b_pos_0_0));
  LUT2 #(
    .INIT(4'h7)) 
    \ALU_packed[IMMED][31]_i_5 
       (.I0(ir[0]),
        .I1(ir[1]),
        .O(\ALU_packed[IMMED][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3000)) 
    \ALU_packed[IMMED][3]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[10]),
        .I3(memory_reg_mux_sel_b_pos_0),
        .I4(ir[23]),
        .O(\DEC_packed[IMMED] [2]));
  LUT5 #(
    .INIT(32'h30BB3000)) 
    \ALU_packed[IMMED][4]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0_0),
        .I2(ir[11]),
        .I3(memory_reg_mux_sel_b_pos_0),
        .I4(ir[24]),
        .O(\DEC_packed[IMMED] [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][5]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[25]),
        .O(\DEC_packed[IMMED] [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][6]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[26]),
        .O(\DEC_packed[IMMED] [5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][7]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[27]),
        .O(\DEC_packed[IMMED] [6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][8]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[28]),
        .O(\DEC_packed[IMMED] [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    \ALU_packed[IMMED][9]_i_1 
       (.I0(\ALU_packed_reg[IMMED][30] ),
        .I1(memory_reg_mux_sel_b_pos_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(ir[29]),
        .O(\DEC_packed[IMMED] [8]));
endmodule

module Memory
   (memory_reg_mux_sel_b_pos_0_0,
    ir,
    memory_reg_mux_sel_b_pos_0_1,
    memory_reg_mux_sel_b_pos_0_2,
    \ALU_packed_reg[RF_WE] ,
    \DM_packed_reg[result][16] ,
    \DEC_packed[ALU_FUN] ,
    p_2_out,
    \DEC_packed[RF_SEL] ,
    memory_reg_mux_sel_b_pos_0_3,
    memory_reg_mux_sel_b_pos_0_4,
    memory_reg_mux_sel_b_pos_0_5,
    memory_reg_mux_sel_b_pos_0_6,
    memory_reg_mux_sel_b_pos_0_7,
    memory_reg_mux_sel_b_pos_0_8,
    memory_reg_mux_sel_b_pos_0_9,
    memory_reg_mux_sel_b_pos_0_10,
    memory_reg_mux_sel_b_pos_0_11,
    memory_reg_mux_sel_b_pos_0_12,
    memory_reg_mux_sel_b_pos_0_13,
    memory_reg_mux_sel_b_pos_0_14,
    memory_reg_mux_sel_b_pos_0_15,
    memory_reg_mux_sel_b_pos_0_16,
    memory_reg_mux_sel_b_pos_0_17,
    memory_reg_mux_sel_b_pos_0_18,
    memory_reg_mux_sel_b_pos_0_19,
    memory_reg_mux_sel_b_pos_0_20,
    memory_reg_mux_sel_b_pos_0_21,
    memory_reg_mux_sel_b_pos_0_22,
    memory_reg_mux_sel_b_pos_0_23,
    memory_reg_mux_sel_b_pos_0_24,
    memory_reg_mux_sel_b_pos_0_25,
    memory_reg_mux_sel_b_pos_0_26,
    memory_reg_mux_sel_b_pos_0_27,
    memory_reg_mux_sel_b_pos_0_28,
    memory_reg_mux_sel_b_pos_0_29,
    memory_reg_mux_sel_b_pos_0_30,
    memory_reg_mux_sel_b_pos_0_31,
    memory_reg_mux_sel_b_pos_0_32,
    memory_reg_mux_sel_b_pos_0_33,
    memory_reg_mux_sel_b_pos_0_34,
    memory_reg_mux_sel_b_pos_0_35,
    memory_reg_mux_sel_b_pos_0_36,
    memory_reg_mux_sel_b_pos_0_37,
    memory_reg_mux_sel_b_pos_0_38,
    memory_reg_mux_sel_b_pos_0_39,
    memory_reg_mux_sel_b_pos_0_40,
    memory_reg_mux_sel_b_pos_0_41,
    memory_reg_mux_sel_b_pos_0_42,
    memory_reg_mux_sel_b_pos_0_43,
    memory_reg_mux_sel_b_pos_0_44,
    memory_reg_mux_sel_b_pos_0_45,
    memory_reg_mux_sel_b_pos_0_46,
    memory_reg_mux_sel_b_pos_0_47,
    memory_reg_mux_sel_b_pos_0_48,
    memory_reg_mux_sel_b_pos_0_49,
    memory_reg_mux_sel_b_pos_0_50,
    memory_reg_mux_sel_b_pos_0_51,
    memory_reg_mux_sel_b_pos_0_52,
    memory_reg_mux_sel_b_pos_0_53,
    memory_reg_mux_sel_b_pos_0_54,
    memory_reg_mux_sel_b_pos_0_55,
    memory_reg_mux_sel_b_pos_0_56,
    memory_reg_mux_sel_b_pos_0_57,
    memory_reg_mux_sel_b_pos_0_58,
    memory_reg_mux_sel_b_pos_0_59,
    memory_reg_mux_sel_b_pos_0_60,
    memory_reg_mux_sel_b_pos_0_61,
    memory_reg_mux_sel_b_pos_0_62,
    memory_reg_mux_sel_b_pos_0_63,
    memory_reg_mux_sel_b_pos_0_64,
    memory_reg_mux_sel_b_pos_0_65,
    memory_reg_mux_sel_b_pos_0_66,
    p_3_out,
    \DM_packed_reg[result][10] ,
    memory_reg_mux_sel_b_pos_0_67,
    \ALU_packed_reg[ALU_FUN][0] ,
    \ALU_packed_reg[IMMED][1] ,
    \ALU_packed_reg[PC][0] ,
    \ALU_packed_reg[ALU_FUN][0]_0 ,
    \ALU_packed_reg[IMMED][1]_0 ,
    \ALU_packed_reg[IMMED][1]_1 ,
    \ALU_packed_reg[ALU_FUN][0]_1 ,
    \ALU_packed_reg[IMMED][4] ,
    \ALU_packed_reg[ALU_FUN][0]_2 ,
    \ALU_packed_reg[IMMED][1]_2 ,
    \ALU_packed_reg[IMMED][1]_3 ,
    \ALU_packed_reg[IMMED][2] ,
    \ALU_packed_reg[IMMED][4]_0 ,
    \ALU_packed_reg[IMMED][1]_4 ,
    \ALU_packed_reg[srcA_SEL][0] ,
    \ALU_packed_reg[srcA_SEL][0]_0 ,
    \ALU_packed_reg[IMMED][2]_0 ,
    \ALU_packed_reg[srcA_SEL][0]_1 ,
    \ALU_packed_reg[srcA_SEL][0]_2 ,
    \ALU_packed_reg[IMMED][1]_5 ,
    \ALU_packed_reg[IMMED][3] ,
    \ALU_packed_reg[IMMED][4]_1 ,
    \ALU_packed_reg[IMMED][1]_6 ,
    \ALU_packed_reg[IMMED][4]_2 ,
    \ALU_packed_reg[srcA_SEL][0]_3 ,
    \ALU_packed_reg[srcA_SEL][0]_4 ,
    \ALU_packed_reg[IMMED][4]_3 ,
    \ALU_packed_reg[IMMED][1]_7 ,
    \ALU_packed_reg[IMMED][1]_8 ,
    \ALU_packed_reg[IMMED][1]_9 ,
    \ALU_packed_reg[IMMED][1]_10 ,
    \ALU_packed_reg[IMMED][2]_1 ,
    \ALU_packed_reg[IMMED][2]_2 ,
    \ALU_packed_reg[IMMED][1]_11 ,
    \ALU_packed_reg[srcA_SEL][0]_5 ,
    \ALU_packed_reg[srcA_SEL][0]_6 ,
    \ALU_packed_reg[IMMED][1]_12 ,
    \ALU_packed_reg[IMMED][1]_13 ,
    \ALU_packed_reg[IMMED][1]_14 ,
    \ALU_packed_reg[IMMED][1]_15 ,
    \ALU_packed_reg[srcA_SEL][0]_7 ,
    \ALU_packed_reg[IMMED][1]_16 ,
    \ALU_packed_reg[srcA_SEL][0]_8 ,
    \ALU_packed_reg[IMMED][1]_17 ,
    \ALU_packed_reg[IMMED][4]_4 ,
    \ALU_packed_reg[IMMED][1]_18 ,
    \ALU_packed_reg[IMMED][4]_5 ,
    \ALU_packed_reg[IMMED][4]_6 ,
    \ALU_packed_reg[IMMED][2]_3 ,
    \ALU_packed_reg[IMMED][2]_4 ,
    \ALU_packed_reg[srcA_SEL][0]_9 ,
    \ALU_packed_reg[IMMED][4]_7 ,
    \ALU_packed_reg[IMMED][1]_19 ,
    \ALU_packed_reg[IMMED][1]_20 ,
    \ALU_packed_reg[srcA_SEL][0]_10 ,
    \ALU_packed_reg[IMMED][1]_21 ,
    \ALU_packed_reg[IMMED][1]_22 ,
    \ALU_packed_reg[srcA_SEL][0]_11 ,
    \ALU_packed_reg[IMMED][1]_23 ,
    \ALU_packed_reg[srcA_SEL][0]_12 ,
    \ALU_packed_reg[srcA_SEL][0]_13 ,
    \ALU_packed_reg[srcA_SEL][0]_14 ,
    \ALU_packed_reg[srcA_SEL][0]_15 ,
    \ALU_packed_reg[ALU_FUN][0]_rep ,
    \ALU_packed_reg[IMMED][2]_5 ,
    \ALU_packed_reg[srcA_SEL][0]_16 ,
    \ALU_packed_reg[IMMED][3]_0 ,
    \ioBuffer_reg[4]_0 ,
    \DEC_packed[srcB_SEL] ,
    \DEC_packed[srcA_SEL] ,
    DEC_RF_WE_reg,
    mem_DM_Data,
    MEM_DOUT21,
    \memKeyBuffer_reg[2]_0 ,
    \memKeyBuffer_reg[3]_0 ,
    \memKeyBuffer_reg[2]_1 ,
    \memKeyBuffer_reg[3]_1 ,
    \memKeyBuffer_reg[2]_2 ,
    \memKeyBuffer_reg[3]_2 ,
    \memKeyBuffer_reg[0]_0 ,
    \memKeyBuffer_reg[1]_0 ,
    \memKeyBuffer_reg[0]_1 ,
    \memKeyBuffer_reg[1]_1 ,
    \memKeyBuffer_reg[0]_2 ,
    \memKeyBuffer_reg[1]_2 ,
    \memKeyBuffer_reg[0]_3 ,
    \memKeyBuffer_reg[1]_3 ,
    \memKeyBuffer_reg[0]_4 ,
    \memKeyBuffer_reg[1]_4 ,
    \memKeyBuffer_reg[0]_5 ,
    \memKeyBuffer_reg[1]_5 ,
    \memKeyBuffer_reg[0]_6 ,
    \memKeyBuffer_reg[1]_6 ,
    \memKeyBuffer_reg[0]_7 ,
    \memKeyBuffer_reg[0]_8 ,
    \memKeyBuffer_reg[1]_7 ,
    \memKeyBuffer_reg[2]_3 ,
    \memKeyBuffer_reg[1]_8 ,
    \memKeyBuffer_reg[2]_4 ,
    \memKeyBuffer_reg[2]_5 ,
    \memKeyBuffer_reg[2]_6 ,
    \memKeyBuffer_reg[2]_7 ,
    \memKeyBuffer_reg[2]_8 ,
    \memKeyBuffer_reg[2]_9 ,
    \memKeyBuffer_reg[2]_10 ,
    \memKeyBuffer_reg[2]_11 ,
    \memKeyBuffer_reg[2]_12 ,
    \memKeyBuffer_reg[2]_13 ,
    \ioBuffer_reg[8]_0 ,
    \ioBuffer_reg[9]_0 ,
    \ioBuffer_reg[10]_0 ,
    \ioBuffer_reg[11]_0 ,
    \ioBuffer_reg[12]_0 ,
    \ioBuffer_reg[13]_0 ,
    \ioBuffer_reg[14]_0 ,
    \ioBuffer_reg[15]_0 ,
    DEC_ALU_WE,
    Q,
    clk_50_BUFG,
    memory_reg_bram_0_0,
    \addr2BUFFER_reg[31]_0 ,
    memory_reg_bram_0_1,
    memory_reg_bram_1_0,
    memory_reg_bram_2_0,
    memory_reg_bram_3_0,
    memory_reg_bram_4_0,
    memory_reg_bram_5_0,
    memory_reg_bram_6_0,
    memory_reg_bram_7_0,
    memory_reg_bram_8_0,
    memory_reg_bram_9_0,
    memory_reg_bram_10_0,
    memory_reg_bram_11_0,
    memory_reg_bram_12_0,
    memory_reg_bram_13_0,
    memory_reg_bram_14_0,
    memory_reg_bram_15_0,
    \ALU_packed_reg[IMMED][0] ,
    \ALU_packed_reg[IMMED][0]_0 ,
    PC_WE2,
    \ALU_packed_reg[RF_WE]__0 ,
    memory_reg_bram_12_1,
    \memKeyBuffer_reg[3]_3 ,
    HZ_ALU_DM_WE,
    rs10,
    rs20,
    \PC_count_reg[3] ,
    ALU_srcB,
    \PC_count_reg[3]_0 ,
    \PC_count_reg[3]_1 ,
    \PC_count_reg[4] ,
    \PC_count_reg[4]_0 ,
    \DM_packed_reg[result][4] ,
    \DM_packed_reg[result][30] ,
    \DM_packed[result][29]_i_2 ,
    \DM_packed[result][29]_i_2_0 ,
    ALU_srcA,
    \PC_count[29]_i_13_0 ,
    \PC_count[10]_i_11 ,
    \PC_count[10]_i_11_0 ,
    \DM_packed[result][23]_i_4 ,
    \DM_packed[result][22]_i_4 ,
    \PC_count[10]_i_11_1 ,
    \PC_count[12]_i_11 ,
    \PC_count[30]_i_11 ,
    \PC_count[2]_i_5 ,
    \DM_packed[result][5]_i_5 ,
    \DM_packed[result][5]_i_5_0 ,
    \PC_count[6]_i_6 ,
    \PC_count[6]_i_6_0 ,
    \PC_count[9]_i_13_0 ,
    \PC_count[9]_i_13_1 ,
    \PC_count[2]_i_12 ,
    \PC_count[2]_i_12_0 ,
    \DM_packed[result][5]_i_5_1 ,
    \PC_count[6]_i_6_1 ,
    \PC_count[2]_i_12_1 ,
    \PC_count[31]_i_11_0 ,
    \PC_count[29]_i_13_1 ,
    \PC_count[31]_i_10 ,
    \PC_count[30]_i_11_0 ,
    \PC_count[31]_i_11_1 ,
    \PC_count[31]_i_10_0 ,
    D,
    \DM_packed[result][15]_i_15_0 ,
    RAM_reg_r1_0_31_6_11_i_25_0,
    RAM_reg_r1_0_31_6_11_i_42_0,
    RAM_reg_r1_0_31_6_11_i_42_1,
    \memKeyBuffer_reg[4]_0 ,
    SWITCHES_IBUF);
  output memory_reg_mux_sel_b_pos_0_0;
  output [31:0]ir;
  output memory_reg_mux_sel_b_pos_0_1;
  output memory_reg_mux_sel_b_pos_0_2;
  output \ALU_packed_reg[RF_WE] ;
  output \DM_packed_reg[result][16] ;
  output [3:0]\DEC_packed[ALU_FUN] ;
  output p_2_out;
  output [1:0]\DEC_packed[RF_SEL] ;
  output memory_reg_mux_sel_b_pos_0_3;
  output memory_reg_mux_sel_b_pos_0_4;
  output memory_reg_mux_sel_b_pos_0_5;
  output memory_reg_mux_sel_b_pos_0_6;
  output memory_reg_mux_sel_b_pos_0_7;
  output memory_reg_mux_sel_b_pos_0_8;
  output memory_reg_mux_sel_b_pos_0_9;
  output memory_reg_mux_sel_b_pos_0_10;
  output memory_reg_mux_sel_b_pos_0_11;
  output memory_reg_mux_sel_b_pos_0_12;
  output memory_reg_mux_sel_b_pos_0_13;
  output memory_reg_mux_sel_b_pos_0_14;
  output memory_reg_mux_sel_b_pos_0_15;
  output memory_reg_mux_sel_b_pos_0_16;
  output memory_reg_mux_sel_b_pos_0_17;
  output memory_reg_mux_sel_b_pos_0_18;
  output memory_reg_mux_sel_b_pos_0_19;
  output memory_reg_mux_sel_b_pos_0_20;
  output memory_reg_mux_sel_b_pos_0_21;
  output memory_reg_mux_sel_b_pos_0_22;
  output memory_reg_mux_sel_b_pos_0_23;
  output memory_reg_mux_sel_b_pos_0_24;
  output memory_reg_mux_sel_b_pos_0_25;
  output memory_reg_mux_sel_b_pos_0_26;
  output memory_reg_mux_sel_b_pos_0_27;
  output memory_reg_mux_sel_b_pos_0_28;
  output memory_reg_mux_sel_b_pos_0_29;
  output memory_reg_mux_sel_b_pos_0_30;
  output memory_reg_mux_sel_b_pos_0_31;
  output memory_reg_mux_sel_b_pos_0_32;
  output memory_reg_mux_sel_b_pos_0_33;
  output memory_reg_mux_sel_b_pos_0_34;
  output memory_reg_mux_sel_b_pos_0_35;
  output memory_reg_mux_sel_b_pos_0_36;
  output memory_reg_mux_sel_b_pos_0_37;
  output memory_reg_mux_sel_b_pos_0_38;
  output memory_reg_mux_sel_b_pos_0_39;
  output memory_reg_mux_sel_b_pos_0_40;
  output memory_reg_mux_sel_b_pos_0_41;
  output memory_reg_mux_sel_b_pos_0_42;
  output memory_reg_mux_sel_b_pos_0_43;
  output memory_reg_mux_sel_b_pos_0_44;
  output memory_reg_mux_sel_b_pos_0_45;
  output memory_reg_mux_sel_b_pos_0_46;
  output memory_reg_mux_sel_b_pos_0_47;
  output memory_reg_mux_sel_b_pos_0_48;
  output memory_reg_mux_sel_b_pos_0_49;
  output memory_reg_mux_sel_b_pos_0_50;
  output memory_reg_mux_sel_b_pos_0_51;
  output memory_reg_mux_sel_b_pos_0_52;
  output memory_reg_mux_sel_b_pos_0_53;
  output memory_reg_mux_sel_b_pos_0_54;
  output memory_reg_mux_sel_b_pos_0_55;
  output memory_reg_mux_sel_b_pos_0_56;
  output memory_reg_mux_sel_b_pos_0_57;
  output memory_reg_mux_sel_b_pos_0_58;
  output memory_reg_mux_sel_b_pos_0_59;
  output memory_reg_mux_sel_b_pos_0_60;
  output memory_reg_mux_sel_b_pos_0_61;
  output memory_reg_mux_sel_b_pos_0_62;
  output memory_reg_mux_sel_b_pos_0_63;
  output memory_reg_mux_sel_b_pos_0_64;
  output memory_reg_mux_sel_b_pos_0_65;
  output memory_reg_mux_sel_b_pos_0_66;
  output p_3_out;
  output \DM_packed_reg[result][10] ;
  output memory_reg_mux_sel_b_pos_0_67;
  output \ALU_packed_reg[ALU_FUN][0] ;
  output \ALU_packed_reg[IMMED][1] ;
  output \ALU_packed_reg[PC][0] ;
  output \ALU_packed_reg[ALU_FUN][0]_0 ;
  output \ALU_packed_reg[IMMED][1]_0 ;
  output \ALU_packed_reg[IMMED][1]_1 ;
  output \ALU_packed_reg[ALU_FUN][0]_1 ;
  output \ALU_packed_reg[IMMED][4] ;
  output \ALU_packed_reg[ALU_FUN][0]_2 ;
  output \ALU_packed_reg[IMMED][1]_2 ;
  output \ALU_packed_reg[IMMED][1]_3 ;
  output \ALU_packed_reg[IMMED][2] ;
  output \ALU_packed_reg[IMMED][4]_0 ;
  output \ALU_packed_reg[IMMED][1]_4 ;
  output \ALU_packed_reg[srcA_SEL][0] ;
  output \ALU_packed_reg[srcA_SEL][0]_0 ;
  output \ALU_packed_reg[IMMED][2]_0 ;
  output \ALU_packed_reg[srcA_SEL][0]_1 ;
  output \ALU_packed_reg[srcA_SEL][0]_2 ;
  output \ALU_packed_reg[IMMED][1]_5 ;
  output \ALU_packed_reg[IMMED][3] ;
  output \ALU_packed_reg[IMMED][4]_1 ;
  output \ALU_packed_reg[IMMED][1]_6 ;
  output \ALU_packed_reg[IMMED][4]_2 ;
  output \ALU_packed_reg[srcA_SEL][0]_3 ;
  output \ALU_packed_reg[srcA_SEL][0]_4 ;
  output \ALU_packed_reg[IMMED][4]_3 ;
  output \ALU_packed_reg[IMMED][1]_7 ;
  output \ALU_packed_reg[IMMED][1]_8 ;
  output \ALU_packed_reg[IMMED][1]_9 ;
  output \ALU_packed_reg[IMMED][1]_10 ;
  output \ALU_packed_reg[IMMED][2]_1 ;
  output \ALU_packed_reg[IMMED][2]_2 ;
  output \ALU_packed_reg[IMMED][1]_11 ;
  output \ALU_packed_reg[srcA_SEL][0]_5 ;
  output \ALU_packed_reg[srcA_SEL][0]_6 ;
  output \ALU_packed_reg[IMMED][1]_12 ;
  output \ALU_packed_reg[IMMED][1]_13 ;
  output \ALU_packed_reg[IMMED][1]_14 ;
  output \ALU_packed_reg[IMMED][1]_15 ;
  output \ALU_packed_reg[srcA_SEL][0]_7 ;
  output \ALU_packed_reg[IMMED][1]_16 ;
  output \ALU_packed_reg[srcA_SEL][0]_8 ;
  output \ALU_packed_reg[IMMED][1]_17 ;
  output \ALU_packed_reg[IMMED][4]_4 ;
  output \ALU_packed_reg[IMMED][1]_18 ;
  output \ALU_packed_reg[IMMED][4]_5 ;
  output \ALU_packed_reg[IMMED][4]_6 ;
  output \ALU_packed_reg[IMMED][2]_3 ;
  output \ALU_packed_reg[IMMED][2]_4 ;
  output \ALU_packed_reg[srcA_SEL][0]_9 ;
  output \ALU_packed_reg[IMMED][4]_7 ;
  output \ALU_packed_reg[IMMED][1]_19 ;
  output \ALU_packed_reg[IMMED][1]_20 ;
  output \ALU_packed_reg[srcA_SEL][0]_10 ;
  output \ALU_packed_reg[IMMED][1]_21 ;
  output \ALU_packed_reg[IMMED][1]_22 ;
  output \ALU_packed_reg[srcA_SEL][0]_11 ;
  output \ALU_packed_reg[IMMED][1]_23 ;
  output \ALU_packed_reg[srcA_SEL][0]_12 ;
  output \ALU_packed_reg[srcA_SEL][0]_13 ;
  output \ALU_packed_reg[srcA_SEL][0]_14 ;
  output \ALU_packed_reg[srcA_SEL][0]_15 ;
  output \ALU_packed_reg[ALU_FUN][0]_rep ;
  output [0:0]\ALU_packed_reg[IMMED][2]_5 ;
  output \ALU_packed_reg[srcA_SEL][0]_16 ;
  output \ALU_packed_reg[IMMED][3]_0 ;
  output [2:0]\ioBuffer_reg[4]_0 ;
  output [1:0]\DEC_packed[srcB_SEL] ;
  output [0:0]\DEC_packed[srcA_SEL] ;
  output [6:0]DEC_RF_WE_reg;
  output [31:0]mem_DM_Data;
  output MEM_DOUT21;
  output \memKeyBuffer_reg[2]_0 ;
  output \memKeyBuffer_reg[3]_0 ;
  output \memKeyBuffer_reg[2]_1 ;
  output \memKeyBuffer_reg[3]_1 ;
  output \memKeyBuffer_reg[2]_2 ;
  output \memKeyBuffer_reg[3]_2 ;
  output \memKeyBuffer_reg[0]_0 ;
  output \memKeyBuffer_reg[1]_0 ;
  output \memKeyBuffer_reg[0]_1 ;
  output \memKeyBuffer_reg[1]_1 ;
  output \memKeyBuffer_reg[0]_2 ;
  output \memKeyBuffer_reg[1]_2 ;
  output \memKeyBuffer_reg[0]_3 ;
  output \memKeyBuffer_reg[1]_3 ;
  output \memKeyBuffer_reg[0]_4 ;
  output \memKeyBuffer_reg[1]_4 ;
  output \memKeyBuffer_reg[0]_5 ;
  output \memKeyBuffer_reg[1]_5 ;
  output \memKeyBuffer_reg[0]_6 ;
  output \memKeyBuffer_reg[1]_6 ;
  output \memKeyBuffer_reg[0]_7 ;
  output \memKeyBuffer_reg[0]_8 ;
  output \memKeyBuffer_reg[1]_7 ;
  output \memKeyBuffer_reg[2]_3 ;
  output \memKeyBuffer_reg[1]_8 ;
  output \memKeyBuffer_reg[2]_4 ;
  output \memKeyBuffer_reg[2]_5 ;
  output \memKeyBuffer_reg[2]_6 ;
  output \memKeyBuffer_reg[2]_7 ;
  output \memKeyBuffer_reg[2]_8 ;
  output \memKeyBuffer_reg[2]_9 ;
  output \memKeyBuffer_reg[2]_10 ;
  output \memKeyBuffer_reg[2]_11 ;
  output \memKeyBuffer_reg[2]_12 ;
  output \memKeyBuffer_reg[2]_13 ;
  output \ioBuffer_reg[8]_0 ;
  output \ioBuffer_reg[9]_0 ;
  output \ioBuffer_reg[10]_0 ;
  output \ioBuffer_reg[11]_0 ;
  output \ioBuffer_reg[12]_0 ;
  output \ioBuffer_reg[13]_0 ;
  output \ioBuffer_reg[14]_0 ;
  output \ioBuffer_reg[15]_0 ;
  input DEC_ALU_WE;
  input [13:0]Q;
  input clk_50_BUFG;
  input memory_reg_bram_0_0;
  input [31:0]\addr2BUFFER_reg[31]_0 ;
  input [31:0]memory_reg_bram_0_1;
  input memory_reg_bram_1_0;
  input memory_reg_bram_2_0;
  input memory_reg_bram_3_0;
  input memory_reg_bram_4_0;
  input memory_reg_bram_5_0;
  input memory_reg_bram_6_0;
  input memory_reg_bram_7_0;
  input memory_reg_bram_8_0;
  input memory_reg_bram_9_0;
  input memory_reg_bram_10_0;
  input memory_reg_bram_11_0;
  input memory_reg_bram_12_0;
  input memory_reg_bram_13_0;
  input memory_reg_bram_14_0;
  input memory_reg_bram_15_0;
  input \ALU_packed_reg[IMMED][0] ;
  input \ALU_packed_reg[IMMED][0]_0 ;
  input PC_WE2;
  input \ALU_packed_reg[RF_WE]__0 ;
  input memory_reg_bram_12_1;
  input [1:0]\memKeyBuffer_reg[3]_3 ;
  input HZ_ALU_DM_WE;
  input [31:0]rs10;
  input [31:0]rs20;
  input \PC_count_reg[3] ;
  input [4:0]ALU_srcB;
  input \PC_count_reg[3]_0 ;
  input \PC_count_reg[3]_1 ;
  input \PC_count_reg[4] ;
  input \PC_count_reg[4]_0 ;
  input \DM_packed_reg[result][4] ;
  input [1:0]\DM_packed_reg[result][30] ;
  input \DM_packed[result][29]_i_2 ;
  input \DM_packed[result][29]_i_2_0 ;
  input [31:0]ALU_srcA;
  input \PC_count[29]_i_13_0 ;
  input \PC_count[10]_i_11 ;
  input \PC_count[10]_i_11_0 ;
  input \DM_packed[result][23]_i_4 ;
  input \DM_packed[result][22]_i_4 ;
  input \PC_count[10]_i_11_1 ;
  input \PC_count[12]_i_11 ;
  input \PC_count[30]_i_11 ;
  input \PC_count[2]_i_5 ;
  input \DM_packed[result][5]_i_5 ;
  input \DM_packed[result][5]_i_5_0 ;
  input \PC_count[6]_i_6 ;
  input \PC_count[6]_i_6_0 ;
  input \PC_count[9]_i_13_0 ;
  input \PC_count[9]_i_13_1 ;
  input \PC_count[2]_i_12 ;
  input \PC_count[2]_i_12_0 ;
  input \DM_packed[result][5]_i_5_1 ;
  input \PC_count[6]_i_6_1 ;
  input \PC_count[2]_i_12_1 ;
  input \PC_count[31]_i_11_0 ;
  input \PC_count[29]_i_13_1 ;
  input \PC_count[31]_i_10 ;
  input \PC_count[30]_i_11_0 ;
  input \PC_count[31]_i_11_1 ;
  input \PC_count[31]_i_10_0 ;
  input [4:0]D;
  input \DM_packed[result][15]_i_15_0 ;
  input RAM_reg_r1_0_31_6_11_i_25_0;
  input RAM_reg_r1_0_31_6_11_i_42_0;
  input RAM_reg_r1_0_31_6_11_i_42_1;
  input \memKeyBuffer_reg[4]_0 ;
  input [15:0]SWITCHES_IBUF;

  wire \<const0> ;
  wire \<const1> ;
  wire \ALU_packed[ALU_FUN][3]_i_10_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_11_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_12_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_13_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_14_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_15_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_16_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_17_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_2_n_0 ;
  wire \ALU_packed[ALU_FUN][3]_i_3_n_0 ;
  wire \ALU_packed[DM_Size][0]_i_4_n_0 ;
  wire \ALU_packed[DM_Size][0]_i_5_n_0 ;
  wire \ALU_packed[DM_Size][0]_i_6_n_0 ;
  wire \ALU_packed[DM_Size][0]_i_7_n_0 ;
  wire \ALU_packed[DM_Size][1]_i_4_n_0 ;
  wire \ALU_packed[DM_Size][1]_i_5_n_0 ;
  wire \ALU_packed[DM_Size][1]_i_6_n_0 ;
  wire \ALU_packed[DM_Size][1]_i_7_n_0 ;
  wire \ALU_packed[DM_WE]_i_14_n_0 ;
  wire \ALU_packed[DM_WE]_i_15_n_0 ;
  wire \ALU_packed[DM_WE]_i_16_n_0 ;
  wire \ALU_packed[DM_WE]_i_17_n_0 ;
  wire \ALU_packed[DM_WE]_i_18_n_0 ;
  wire \ALU_packed[DM_WE]_i_19_n_0 ;
  wire \ALU_packed[DM_WE]_i_20_n_0 ;
  wire \ALU_packed[DM_WE]_i_21_n_0 ;
  wire \ALU_packed[DM_WE]_i_22_n_0 ;
  wire \ALU_packed[DM_WE]_i_23_n_0 ;
  wire \ALU_packed[DM_WE]_i_24_n_0 ;
  wire \ALU_packed[DM_WE]_i_25_n_0 ;
  wire \ALU_packed[DM_WE]_i_6_n_0 ;
  wire \ALU_packed[IMMED][25]_i_5_n_0 ;
  wire \ALU_packed[IMMED][25]_i_6_n_0 ;
  wire \ALU_packed[IMMED][25]_i_7_n_0 ;
  wire \ALU_packed[IMMED][25]_i_8_n_0 ;
  wire \ALU_packed[IMMED][26]_i_5_n_0 ;
  wire \ALU_packed[IMMED][26]_i_6_n_0 ;
  wire \ALU_packed[IMMED][26]_i_7_n_0 ;
  wire \ALU_packed[IMMED][26]_i_8_n_0 ;
  wire \ALU_packed[IMMED][27]_i_5_n_0 ;
  wire \ALU_packed[IMMED][27]_i_6_n_0 ;
  wire \ALU_packed[IMMED][27]_i_7_n_0 ;
  wire \ALU_packed[IMMED][27]_i_8_n_0 ;
  wire \ALU_packed[IMMED][28]_i_5_n_0 ;
  wire \ALU_packed[IMMED][28]_i_6_n_0 ;
  wire \ALU_packed[IMMED][28]_i_7_n_0 ;
  wire \ALU_packed[IMMED][28]_i_8_n_0 ;
  wire \ALU_packed[IMMED][29]_i_5_n_0 ;
  wire \ALU_packed[IMMED][29]_i_6_n_0 ;
  wire \ALU_packed[IMMED][29]_i_7_n_0 ;
  wire \ALU_packed[IMMED][29]_i_8_n_0 ;
  wire \ALU_packed[IMMED][31]_i_10_n_0 ;
  wire \ALU_packed[IMMED][31]_i_11_n_0 ;
  wire \ALU_packed[IMMED][31]_i_8_n_0 ;
  wire \ALU_packed[IMMED][31]_i_9_n_0 ;
  wire \ALU_packed[RFW_Addr][0]_i_4_n_0 ;
  wire \ALU_packed[RFW_Addr][0]_i_5_n_0 ;
  wire \ALU_packed[RFW_Addr][0]_i_6_n_0 ;
  wire \ALU_packed[RFW_Addr][0]_i_7_n_0 ;
  wire \ALU_packed[RFW_Addr][1]_i_4_n_0 ;
  wire \ALU_packed[RFW_Addr][1]_i_5_n_0 ;
  wire \ALU_packed[RFW_Addr][1]_i_6_n_0 ;
  wire \ALU_packed[RFW_Addr][1]_i_7_n_0 ;
  wire \ALU_packed[RFW_Addr][2]_i_4_n_0 ;
  wire \ALU_packed[RFW_Addr][2]_i_5_n_0 ;
  wire \ALU_packed[RFW_Addr][2]_i_6_n_0 ;
  wire \ALU_packed[RFW_Addr][2]_i_7_n_0 ;
  wire \ALU_packed[RFW_Addr][3]_i_4_n_0 ;
  wire \ALU_packed[RFW_Addr][3]_i_5_n_0 ;
  wire \ALU_packed[RFW_Addr][3]_i_6_n_0 ;
  wire \ALU_packed[RFW_Addr][3]_i_7_n_0 ;
  wire \ALU_packed[RFW_Addr][4]_i_4_n_0 ;
  wire \ALU_packed[RFW_Addr][4]_i_5_n_0 ;
  wire \ALU_packed[RFW_Addr][4]_i_6_n_0 ;
  wire \ALU_packed[RFW_Addr][4]_i_7_n_0 ;
  wire \ALU_packed[func3][2]_i_4_n_0 ;
  wire \ALU_packed[func3][2]_i_5_n_0 ;
  wire \ALU_packed[func3][2]_i_6_n_0 ;
  wire \ALU_packed[func3][2]_i_7_n_0 ;
  wire \ALU_packed[op_code][0]_i_5_n_0 ;
  wire \ALU_packed[op_code][0]_i_6_n_0 ;
  wire \ALU_packed[op_code][0]_i_7_n_0 ;
  wire \ALU_packed[op_code][0]_i_8_n_0 ;
  wire \ALU_packed[op_code][1]_i_5_n_0 ;
  wire \ALU_packed[op_code][1]_i_6_n_0 ;
  wire \ALU_packed[op_code][1]_i_7_n_0 ;
  wire \ALU_packed[op_code][1]_i_8_n_0 ;
  wire \ALU_packed[op_code][4]_i_5_n_0 ;
  wire \ALU_packed[op_code][4]_i_6_n_0 ;
  wire \ALU_packed[op_code][4]_i_7_n_0 ;
  wire \ALU_packed[op_code][4]_i_8_n_0 ;
  wire \ALU_packed_reg[ALU_FUN][0] ;
  wire \ALU_packed_reg[ALU_FUN][0]_0 ;
  wire \ALU_packed_reg[ALU_FUN][0]_1 ;
  wire \ALU_packed_reg[ALU_FUN][0]_2 ;
  wire \ALU_packed_reg[ALU_FUN][0]_rep ;
  wire \ALU_packed_reg[ALU_FUN][3]_i_6_n_0 ;
  wire \ALU_packed_reg[ALU_FUN][3]_i_7_n_0 ;
  wire \ALU_packed_reg[ALU_FUN][3]_i_8_n_0 ;
  wire \ALU_packed_reg[ALU_FUN][3]_i_9_n_0 ;
  wire \ALU_packed_reg[DM_Size][0]_i_2_n_0 ;
  wire \ALU_packed_reg[DM_Size][0]_i_3_n_0 ;
  wire \ALU_packed_reg[DM_Size][1]_i_2_n_0 ;
  wire \ALU_packed_reg[DM_Size][1]_i_3_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_10_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_11_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_12_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_13_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_8_n_0 ;
  wire \ALU_packed_reg[DM_WE]_i_9_n_0 ;
  wire \ALU_packed_reg[IMMED][0] ;
  wire \ALU_packed_reg[IMMED][0]_0 ;
  wire \ALU_packed_reg[IMMED][1] ;
  wire \ALU_packed_reg[IMMED][1]_0 ;
  wire \ALU_packed_reg[IMMED][1]_1 ;
  wire \ALU_packed_reg[IMMED][1]_10 ;
  wire \ALU_packed_reg[IMMED][1]_11 ;
  wire \ALU_packed_reg[IMMED][1]_12 ;
  wire \ALU_packed_reg[IMMED][1]_13 ;
  wire \ALU_packed_reg[IMMED][1]_14 ;
  wire \ALU_packed_reg[IMMED][1]_15 ;
  wire \ALU_packed_reg[IMMED][1]_16 ;
  wire \ALU_packed_reg[IMMED][1]_17 ;
  wire \ALU_packed_reg[IMMED][1]_18 ;
  wire \ALU_packed_reg[IMMED][1]_19 ;
  wire \ALU_packed_reg[IMMED][1]_2 ;
  wire \ALU_packed_reg[IMMED][1]_20 ;
  wire \ALU_packed_reg[IMMED][1]_21 ;
  wire \ALU_packed_reg[IMMED][1]_22 ;
  wire \ALU_packed_reg[IMMED][1]_23 ;
  wire \ALU_packed_reg[IMMED][1]_3 ;
  wire \ALU_packed_reg[IMMED][1]_4 ;
  wire \ALU_packed_reg[IMMED][1]_5 ;
  wire \ALU_packed_reg[IMMED][1]_6 ;
  wire \ALU_packed_reg[IMMED][1]_7 ;
  wire \ALU_packed_reg[IMMED][1]_8 ;
  wire \ALU_packed_reg[IMMED][1]_9 ;
  wire \ALU_packed_reg[IMMED][25]_i_3_n_0 ;
  wire \ALU_packed_reg[IMMED][25]_i_4_n_0 ;
  wire \ALU_packed_reg[IMMED][26]_i_3_n_0 ;
  wire \ALU_packed_reg[IMMED][26]_i_4_n_0 ;
  wire \ALU_packed_reg[IMMED][27]_i_3_n_0 ;
  wire \ALU_packed_reg[IMMED][27]_i_4_n_0 ;
  wire \ALU_packed_reg[IMMED][28]_i_3_n_0 ;
  wire \ALU_packed_reg[IMMED][28]_i_4_n_0 ;
  wire \ALU_packed_reg[IMMED][29]_i_3_n_0 ;
  wire \ALU_packed_reg[IMMED][29]_i_4_n_0 ;
  wire \ALU_packed_reg[IMMED][2] ;
  wire \ALU_packed_reg[IMMED][2]_0 ;
  wire \ALU_packed_reg[IMMED][2]_1 ;
  wire \ALU_packed_reg[IMMED][2]_2 ;
  wire \ALU_packed_reg[IMMED][2]_3 ;
  wire \ALU_packed_reg[IMMED][2]_4 ;
  wire [0:0]\ALU_packed_reg[IMMED][2]_5 ;
  wire \ALU_packed_reg[IMMED][31]_i_6_n_0 ;
  wire \ALU_packed_reg[IMMED][31]_i_7_n_0 ;
  wire \ALU_packed_reg[IMMED][3] ;
  wire \ALU_packed_reg[IMMED][3]_0 ;
  wire \ALU_packed_reg[IMMED][4] ;
  wire \ALU_packed_reg[IMMED][4]_0 ;
  wire \ALU_packed_reg[IMMED][4]_1 ;
  wire \ALU_packed_reg[IMMED][4]_2 ;
  wire \ALU_packed_reg[IMMED][4]_3 ;
  wire \ALU_packed_reg[IMMED][4]_4 ;
  wire \ALU_packed_reg[IMMED][4]_5 ;
  wire \ALU_packed_reg[IMMED][4]_6 ;
  wire \ALU_packed_reg[IMMED][4]_7 ;
  wire \ALU_packed_reg[PC][0] ;
  wire \ALU_packed_reg[RFW_Addr][0]_i_2_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][0]_i_3_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][1]_i_2_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][1]_i_3_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][2]_i_2_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][2]_i_3_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][3]_i_2_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][3]_i_3_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][4]_i_2_n_0 ;
  wire \ALU_packed_reg[RFW_Addr][4]_i_3_n_0 ;
  wire \ALU_packed_reg[RF_WE] ;
  wire \ALU_packed_reg[RF_WE]__0 ;
  wire \ALU_packed_reg[func3][2]_i_2_n_0 ;
  wire \ALU_packed_reg[func3][2]_i_3_n_0 ;
  wire \ALU_packed_reg[op_code][0]_i_3_n_0 ;
  wire \ALU_packed_reg[op_code][0]_i_4_n_0 ;
  wire \ALU_packed_reg[op_code][1]_i_3_n_0 ;
  wire \ALU_packed_reg[op_code][1]_i_4_n_0 ;
  wire \ALU_packed_reg[op_code][4]_i_3_n_0 ;
  wire \ALU_packed_reg[op_code][4]_i_4_n_0 ;
  wire \ALU_packed_reg[srcA_SEL][0] ;
  wire \ALU_packed_reg[srcA_SEL][0]_0 ;
  wire \ALU_packed_reg[srcA_SEL][0]_1 ;
  wire \ALU_packed_reg[srcA_SEL][0]_10 ;
  wire \ALU_packed_reg[srcA_SEL][0]_11 ;
  wire \ALU_packed_reg[srcA_SEL][0]_12 ;
  wire \ALU_packed_reg[srcA_SEL][0]_13 ;
  wire \ALU_packed_reg[srcA_SEL][0]_14 ;
  wire \ALU_packed_reg[srcA_SEL][0]_15 ;
  wire \ALU_packed_reg[srcA_SEL][0]_16 ;
  wire \ALU_packed_reg[srcA_SEL][0]_2 ;
  wire \ALU_packed_reg[srcA_SEL][0]_3 ;
  wire \ALU_packed_reg[srcA_SEL][0]_4 ;
  wire \ALU_packed_reg[srcA_SEL][0]_5 ;
  wire \ALU_packed_reg[srcA_SEL][0]_6 ;
  wire \ALU_packed_reg[srcA_SEL][0]_7 ;
  wire \ALU_packed_reg[srcA_SEL][0]_8 ;
  wire \ALU_packed_reg[srcA_SEL][0]_9 ;
  wire [31:0]ALU_srcA;
  wire [4:0]ALU_srcB;
  wire [4:0]D;
  wire DEC_ALU_WE;
  wire [6:0]DEC_RF_WE_reg;
  wire [3:0]\DEC_packed[ALU_FUN] ;
  wire [1:0]\DEC_packed[RF_SEL] ;
  wire [0:0]\DEC_packed[srcA_SEL] ;
  wire [1:0]\DEC_packed[srcB_SEL] ;
  wire \DM_packed[RS2][30]_i_3_n_0 ;
  wire \DM_packed[result][15]_i_15_0 ;
  wire \DM_packed[result][22]_i_4 ;
  wire \DM_packed[result][23]_i_4 ;
  wire \DM_packed[result][23]_i_52_n_0 ;
  wire \DM_packed[result][23]_i_61_n_0 ;
  wire \DM_packed[result][23]_i_62_n_0 ;
  wire \DM_packed[result][23]_i_63_n_0 ;
  wire \DM_packed[result][23]_i_64_n_0 ;
  wire \DM_packed[result][23]_i_65_n_0 ;
  wire \DM_packed[result][23]_i_66_n_0 ;
  wire \DM_packed[result][23]_i_67_n_0 ;
  wire \DM_packed[result][23]_i_68_n_0 ;
  wire \DM_packed[result][23]_i_69_n_0 ;
  wire \DM_packed[result][23]_i_70_n_0 ;
  wire \DM_packed[result][23]_i_71_n_0 ;
  wire \DM_packed[result][23]_i_72_n_0 ;
  wire \DM_packed[result][23]_i_73_n_0 ;
  wire \DM_packed[result][23]_i_74_n_0 ;
  wire \DM_packed[result][23]_i_75_n_0 ;
  wire \DM_packed[result][23]_i_76_n_0 ;
  wire \DM_packed[result][25]_i_6_n_0 ;
  wire \DM_packed[result][28]_i_6_n_0 ;
  wire \DM_packed[result][29]_i_2 ;
  wire \DM_packed[result][29]_i_2_0 ;
  wire \DM_packed[result][29]_i_5_n_0 ;
  wire \DM_packed[result][30]_i_7_n_0 ;
  wire \DM_packed[result][5]_i_5 ;
  wire \DM_packed[result][5]_i_5_0 ;
  wire \DM_packed[result][5]_i_5_1 ;
  wire \DM_packed[result][8]_i_7_n_0 ;
  wire \DM_packed[result][8]_i_9_n_0 ;
  wire \DM_packed_reg[result][10] ;
  wire \DM_packed_reg[result][16] ;
  wire [1:0]\DM_packed_reg[result][30] ;
  wire \DM_packed_reg[result][4] ;
  wire HZ_ALU_DM_WE;
  wire \Hazard_Generator/PC_WE4 ;
  wire \Hazard_Generator/PC_WE45_out ;
  wire \LEDS[15]_i_3_n_0 ;
  wire \LEDS[15]_i_4_n_0 ;
  wire \LEDS[15]_i_5_n_0 ;
  wire MEM_DOUT21;
  wire PC_WE2;
  wire PC_WE_i_6_n_0;
  wire PC_WE_i_7_n_0;
  wire PC_WE_i_8_n_0;
  wire PC_WE_i_9_n_0;
  wire \PC_count[10]_i_11 ;
  wire \PC_count[10]_i_11_0 ;
  wire \PC_count[10]_i_11_1 ;
  wire \PC_count[10]_i_19_n_0 ;
  wire \PC_count[10]_i_20_n_0 ;
  wire \PC_count[10]_i_27_n_0 ;
  wire \PC_count[11]_i_31_n_0 ;
  wire \PC_count[11]_i_32_n_0 ;
  wire \PC_count[11]_i_34_n_0 ;
  wire \PC_count[12]_i_11 ;
  wire \PC_count[12]_i_25_n_0 ;
  wire \PC_count[13]_i_23_n_0 ;
  wire \PC_count[14]_i_27_n_0 ;
  wire \PC_count[14]_i_28_n_0 ;
  wire \PC_count[14]_i_29_n_0 ;
  wire \PC_count[14]_i_30_n_0 ;
  wire \PC_count[27]_i_11_n_0 ;
  wire \PC_count[27]_i_13_n_0 ;
  wire \PC_count[29]_i_13_0 ;
  wire \PC_count[29]_i_13_1 ;
  wire \PC_count[2]_i_12 ;
  wire \PC_count[2]_i_12_0 ;
  wire \PC_count[2]_i_12_1 ;
  wire \PC_count[2]_i_5 ;
  wire \PC_count[30]_i_11 ;
  wire \PC_count[30]_i_11_0 ;
  wire \PC_count[31]_i_10 ;
  wire \PC_count[31]_i_10_0 ;
  wire \PC_count[31]_i_11_0 ;
  wire \PC_count[31]_i_11_1 ;
  wire \PC_count[31]_i_29_n_0 ;
  wire \PC_count[31]_i_30_n_0 ;
  wire \PC_count[31]_i_31_n_0 ;
  wire \PC_count[31]_i_32_n_0 ;
  wire \PC_count[31]_i_33_n_0 ;
  wire \PC_count[3]_i_11_n_0 ;
  wire \PC_count[3]_i_15_n_0 ;
  wire \PC_count[3]_i_17_n_0 ;
  wire \PC_count[4]_i_9_n_0 ;
  wire \PC_count[6]_i_6 ;
  wire \PC_count[6]_i_6_0 ;
  wire \PC_count[6]_i_6_1 ;
  wire \PC_count[8]_i_15_n_0 ;
  wire \PC_count[8]_i_16_n_0 ;
  wire \PC_count[8]_i_23_n_0 ;
  wire \PC_count[9]_i_13_0 ;
  wire \PC_count[9]_i_13_1 ;
  wire \PC_count[9]_i_16_n_0 ;
  wire \PC_count[9]_i_22_n_0 ;
  wire \PC_count[9]_i_23_n_0 ;
  wire \PC_count[9]_i_25_n_0 ;
  wire \PC_count_reg[3] ;
  wire \PC_count_reg[3]_0 ;
  wire \PC_count_reg[3]_1 ;
  wire \PC_count_reg[4] ;
  wire \PC_count_reg[4]_0 ;
  wire [13:0]Q;
  wire RAM_reg_r1_0_31_0_5_i_100_n_0;
  wire RAM_reg_r1_0_31_0_5_i_101_n_0;
  wire RAM_reg_r1_0_31_0_5_i_102_n_0;
  wire RAM_reg_r1_0_31_0_5_i_103_n_0;
  wire RAM_reg_r1_0_31_0_5_i_104_n_0;
  wire RAM_reg_r1_0_31_0_5_i_105_n_0;
  wire RAM_reg_r1_0_31_0_5_i_106_n_0;
  wire RAM_reg_r1_0_31_0_5_i_107_n_0;
  wire RAM_reg_r1_0_31_0_5_i_108_n_0;
  wire RAM_reg_r1_0_31_0_5_i_109_n_0;
  wire RAM_reg_r1_0_31_0_5_i_110_n_0;
  wire RAM_reg_r1_0_31_0_5_i_111_n_0;
  wire RAM_reg_r1_0_31_0_5_i_112_n_0;
  wire RAM_reg_r1_0_31_0_5_i_113_n_0;
  wire RAM_reg_r1_0_31_0_5_i_114_n_0;
  wire RAM_reg_r1_0_31_0_5_i_115_n_0;
  wire RAM_reg_r1_0_31_0_5_i_116_n_0;
  wire RAM_reg_r1_0_31_0_5_i_117_n_0;
  wire RAM_reg_r1_0_31_0_5_i_118_n_0;
  wire RAM_reg_r1_0_31_0_5_i_119_n_0;
  wire RAM_reg_r1_0_31_0_5_i_120_n_0;
  wire RAM_reg_r1_0_31_0_5_i_121_n_0;
  wire RAM_reg_r1_0_31_0_5_i_122_n_0;
  wire RAM_reg_r1_0_31_0_5_i_123_n_0;
  wire RAM_reg_r1_0_31_0_5_i_124_n_0;
  wire RAM_reg_r1_0_31_0_5_i_125_n_0;
  wire RAM_reg_r1_0_31_0_5_i_126_n_0;
  wire RAM_reg_r1_0_31_0_5_i_127_n_0;
  wire RAM_reg_r1_0_31_0_5_i_128_n_0;
  wire RAM_reg_r1_0_31_0_5_i_129_n_0;
  wire RAM_reg_r1_0_31_0_5_i_130_n_0;
  wire RAM_reg_r1_0_31_0_5_i_131_n_0;
  wire RAM_reg_r1_0_31_0_5_i_132_n_0;
  wire RAM_reg_r1_0_31_0_5_i_133_n_0;
  wire RAM_reg_r1_0_31_0_5_i_134_n_0;
  wire RAM_reg_r1_0_31_0_5_i_135_n_0;
  wire RAM_reg_r1_0_31_0_5_i_136_n_0;
  wire RAM_reg_r1_0_31_0_5_i_137_n_0;
  wire RAM_reg_r1_0_31_0_5_i_138_n_0;
  wire RAM_reg_r1_0_31_0_5_i_139_n_0;
  wire RAM_reg_r1_0_31_0_5_i_140_n_0;
  wire RAM_reg_r1_0_31_0_5_i_141_n_0;
  wire RAM_reg_r1_0_31_0_5_i_142_n_0;
  wire RAM_reg_r1_0_31_0_5_i_143_n_0;
  wire RAM_reg_r1_0_31_0_5_i_144_n_0;
  wire RAM_reg_r1_0_31_0_5_i_145_n_0;
  wire RAM_reg_r1_0_31_0_5_i_146_n_0;
  wire RAM_reg_r1_0_31_0_5_i_147_n_0;
  wire RAM_reg_r1_0_31_0_5_i_148_n_0;
  wire RAM_reg_r1_0_31_0_5_i_149_n_0;
  wire RAM_reg_r1_0_31_0_5_i_150_n_0;
  wire RAM_reg_r1_0_31_0_5_i_151_n_0;
  wire RAM_reg_r1_0_31_0_5_i_152_n_0;
  wire RAM_reg_r1_0_31_0_5_i_153_n_0;
  wire RAM_reg_r1_0_31_0_5_i_154_n_0;
  wire RAM_reg_r1_0_31_0_5_i_155_n_0;
  wire RAM_reg_r1_0_31_0_5_i_156_n_0;
  wire RAM_reg_r1_0_31_0_5_i_157_n_0;
  wire RAM_reg_r1_0_31_0_5_i_158_n_0;
  wire RAM_reg_r1_0_31_0_5_i_159_n_0;
  wire RAM_reg_r1_0_31_0_5_i_160_n_0;
  wire RAM_reg_r1_0_31_0_5_i_161_n_0;
  wire RAM_reg_r1_0_31_0_5_i_162_n_0;
  wire RAM_reg_r1_0_31_0_5_i_163_n_0;
  wire RAM_reg_r1_0_31_0_5_i_164_n_0;
  wire RAM_reg_r1_0_31_0_5_i_165_n_0;
  wire RAM_reg_r1_0_31_0_5_i_166_n_0;
  wire RAM_reg_r1_0_31_0_5_i_167_n_0;
  wire RAM_reg_r1_0_31_0_5_i_168_n_0;
  wire RAM_reg_r1_0_31_0_5_i_169_n_0;
  wire RAM_reg_r1_0_31_0_5_i_170_n_0;
  wire RAM_reg_r1_0_31_0_5_i_171_n_0;
  wire RAM_reg_r1_0_31_0_5_i_172_n_0;
  wire RAM_reg_r1_0_31_0_5_i_173_n_0;
  wire RAM_reg_r1_0_31_0_5_i_174_n_0;
  wire RAM_reg_r1_0_31_0_5_i_175_n_0;
  wire RAM_reg_r1_0_31_0_5_i_176_n_0;
  wire RAM_reg_r1_0_31_0_5_i_177_n_0;
  wire RAM_reg_r1_0_31_0_5_i_178_n_0;
  wire RAM_reg_r1_0_31_0_5_i_179_n_0;
  wire RAM_reg_r1_0_31_0_5_i_180_n_0;
  wire RAM_reg_r1_0_31_0_5_i_181_n_0;
  wire RAM_reg_r1_0_31_0_5_i_182_n_0;
  wire RAM_reg_r1_0_31_0_5_i_183_n_0;
  wire RAM_reg_r1_0_31_0_5_i_184_n_0;
  wire RAM_reg_r1_0_31_0_5_i_185_n_0;
  wire RAM_reg_r1_0_31_0_5_i_186_n_0;
  wire RAM_reg_r1_0_31_0_5_i_187_n_0;
  wire RAM_reg_r1_0_31_0_5_i_188_n_0;
  wire RAM_reg_r1_0_31_0_5_i_189_n_0;
  wire RAM_reg_r1_0_31_0_5_i_190_n_0;
  wire RAM_reg_r1_0_31_0_5_i_191_n_0;
  wire RAM_reg_r1_0_31_0_5_i_192_n_0;
  wire RAM_reg_r1_0_31_0_5_i_193_n_0;
  wire RAM_reg_r1_0_31_0_5_i_194_n_0;
  wire RAM_reg_r1_0_31_0_5_i_195_n_0;
  wire RAM_reg_r1_0_31_0_5_i_196_n_0;
  wire RAM_reg_r1_0_31_0_5_i_197_n_0;
  wire RAM_reg_r1_0_31_0_5_i_198_n_0;
  wire RAM_reg_r1_0_31_0_5_i_199_n_0;
  wire RAM_reg_r1_0_31_0_5_i_19_n_0;
  wire RAM_reg_r1_0_31_0_5_i_200_n_0;
  wire RAM_reg_r1_0_31_0_5_i_201_n_0;
  wire RAM_reg_r1_0_31_0_5_i_202_n_0;
  wire RAM_reg_r1_0_31_0_5_i_203_n_0;
  wire RAM_reg_r1_0_31_0_5_i_204_n_0;
  wire RAM_reg_r1_0_31_0_5_i_205_n_0;
  wire RAM_reg_r1_0_31_0_5_i_206_n_0;
  wire RAM_reg_r1_0_31_0_5_i_207_n_0;
  wire RAM_reg_r1_0_31_0_5_i_208_n_0;
  wire RAM_reg_r1_0_31_0_5_i_209_n_0;
  wire RAM_reg_r1_0_31_0_5_i_20_n_0;
  wire RAM_reg_r1_0_31_0_5_i_210_n_0;
  wire RAM_reg_r1_0_31_0_5_i_211_n_0;
  wire RAM_reg_r1_0_31_0_5_i_212_n_0;
  wire RAM_reg_r1_0_31_0_5_i_213_n_0;
  wire RAM_reg_r1_0_31_0_5_i_214_n_0;
  wire RAM_reg_r1_0_31_0_5_i_215_n_0;
  wire RAM_reg_r1_0_31_0_5_i_216_n_0;
  wire RAM_reg_r1_0_31_0_5_i_217_n_0;
  wire RAM_reg_r1_0_31_0_5_i_218_n_0;
  wire RAM_reg_r1_0_31_0_5_i_219_n_0;
  wire RAM_reg_r1_0_31_0_5_i_21_n_0;
  wire RAM_reg_r1_0_31_0_5_i_220_n_0;
  wire RAM_reg_r1_0_31_0_5_i_221_n_0;
  wire RAM_reg_r1_0_31_0_5_i_222_n_0;
  wire RAM_reg_r1_0_31_0_5_i_223_n_0;
  wire RAM_reg_r1_0_31_0_5_i_224_n_0;
  wire RAM_reg_r1_0_31_0_5_i_225_n_0;
  wire RAM_reg_r1_0_31_0_5_i_226_n_0;
  wire RAM_reg_r1_0_31_0_5_i_227_n_0;
  wire RAM_reg_r1_0_31_0_5_i_228_n_0;
  wire RAM_reg_r1_0_31_0_5_i_229_n_0;
  wire RAM_reg_r1_0_31_0_5_i_22_n_0;
  wire RAM_reg_r1_0_31_0_5_i_230_n_0;
  wire RAM_reg_r1_0_31_0_5_i_231_n_0;
  wire RAM_reg_r1_0_31_0_5_i_232_n_0;
  wire RAM_reg_r1_0_31_0_5_i_233_n_0;
  wire RAM_reg_r1_0_31_0_5_i_23_n_0;
  wire RAM_reg_r1_0_31_0_5_i_24_n_0;
  wire RAM_reg_r1_0_31_0_5_i_25_n_0;
  wire RAM_reg_r1_0_31_0_5_i_26_n_0;
  wire RAM_reg_r1_0_31_0_5_i_27_n_0;
  wire RAM_reg_r1_0_31_0_5_i_28_n_0;
  wire RAM_reg_r1_0_31_0_5_i_30_n_0;
  wire RAM_reg_r1_0_31_0_5_i_31_n_0;
  wire RAM_reg_r1_0_31_0_5_i_32_n_0;
  wire RAM_reg_r1_0_31_0_5_i_33_n_0;
  wire RAM_reg_r1_0_31_0_5_i_38_n_0;
  wire RAM_reg_r1_0_31_0_5_i_39_n_0;
  wire RAM_reg_r1_0_31_0_5_i_42_n_0;
  wire RAM_reg_r1_0_31_0_5_i_43_n_0;
  wire RAM_reg_r1_0_31_0_5_i_44_n_0;
  wire RAM_reg_r1_0_31_0_5_i_45_n_0;
  wire RAM_reg_r1_0_31_0_5_i_46_n_0;
  wire RAM_reg_r1_0_31_0_5_i_47_n_0;
  wire RAM_reg_r1_0_31_0_5_i_48_n_0;
  wire RAM_reg_r1_0_31_0_5_i_49_n_0;
  wire RAM_reg_r1_0_31_0_5_i_50_n_0;
  wire RAM_reg_r1_0_31_0_5_i_51_n_0;
  wire RAM_reg_r1_0_31_0_5_i_52_n_0;
  wire RAM_reg_r1_0_31_0_5_i_53_n_0;
  wire RAM_reg_r1_0_31_0_5_i_54_n_0;
  wire RAM_reg_r1_0_31_0_5_i_55_n_0;
  wire RAM_reg_r1_0_31_0_5_i_56_n_0;
  wire RAM_reg_r1_0_31_0_5_i_57_n_0;
  wire RAM_reg_r1_0_31_0_5_i_58_n_0;
  wire RAM_reg_r1_0_31_0_5_i_59_n_0;
  wire RAM_reg_r1_0_31_0_5_i_60_n_0;
  wire RAM_reg_r1_0_31_0_5_i_61_n_0;
  wire RAM_reg_r1_0_31_0_5_i_62_n_0;
  wire RAM_reg_r1_0_31_0_5_i_63_n_0;
  wire RAM_reg_r1_0_31_0_5_i_67_n_0;
  wire RAM_reg_r1_0_31_0_5_i_68_n_0;
  wire RAM_reg_r1_0_31_0_5_i_72_n_0;
  wire RAM_reg_r1_0_31_0_5_i_76_n_0;
  wire RAM_reg_r1_0_31_0_5_i_80_n_0;
  wire RAM_reg_r1_0_31_0_5_i_84_n_0;
  wire RAM_reg_r1_0_31_0_5_i_88_n_0;
  wire RAM_reg_r1_0_31_0_5_i_89_n_0;
  wire RAM_reg_r1_0_31_0_5_i_90_n_0;
  wire RAM_reg_r1_0_31_0_5_i_91_n_0;
  wire RAM_reg_r1_0_31_0_5_i_92_n_0;
  wire RAM_reg_r1_0_31_0_5_i_93_n_0;
  wire RAM_reg_r1_0_31_0_5_i_94_n_0;
  wire RAM_reg_r1_0_31_0_5_i_95_n_0;
  wire RAM_reg_r1_0_31_0_5_i_96_n_0;
  wire RAM_reg_r1_0_31_0_5_i_97_n_0;
  wire RAM_reg_r1_0_31_0_5_i_98_n_0;
  wire RAM_reg_r1_0_31_0_5_i_99_n_0;
  wire RAM_reg_r1_0_31_12_17_i_13_n_0;
  wire RAM_reg_r1_0_31_12_17_i_14_n_0;
  wire RAM_reg_r1_0_31_12_17_i_15_n_0;
  wire RAM_reg_r1_0_31_12_17_i_16_n_0;
  wire RAM_reg_r1_0_31_12_17_i_17_n_0;
  wire RAM_reg_r1_0_31_12_17_i_18_n_0;
  wire RAM_reg_r1_0_31_12_17_i_19_n_0;
  wire RAM_reg_r1_0_31_12_17_i_20_n_0;
  wire RAM_reg_r1_0_31_12_17_i_21_n_0;
  wire RAM_reg_r1_0_31_12_17_i_22_n_0;
  wire RAM_reg_r1_0_31_12_17_i_23_n_0;
  wire RAM_reg_r1_0_31_12_17_i_24_n_0;
  wire RAM_reg_r1_0_31_12_17_i_25_n_0;
  wire RAM_reg_r1_0_31_12_17_i_26_n_0;
  wire RAM_reg_r1_0_31_12_17_i_27_n_0;
  wire RAM_reg_r1_0_31_12_17_i_28_n_0;
  wire RAM_reg_r1_0_31_12_17_i_29_n_0;
  wire RAM_reg_r1_0_31_18_23_i_13_n_0;
  wire RAM_reg_r1_0_31_18_23_i_14_n_0;
  wire RAM_reg_r1_0_31_18_23_i_15_n_0;
  wire RAM_reg_r1_0_31_18_23_i_16_n_0;
  wire RAM_reg_r1_0_31_18_23_i_22_n_0;
  wire RAM_reg_r1_0_31_18_23_i_23_n_0;
  wire RAM_reg_r1_0_31_24_29_i_13_n_0;
  wire RAM_reg_r1_0_31_24_29_i_14_n_0;
  wire RAM_reg_r1_0_31_24_29_i_15_n_0;
  wire RAM_reg_r1_0_31_24_29_i_16_n_0;
  wire RAM_reg_r1_0_31_24_29_i_17_n_0;
  wire RAM_reg_r1_0_31_24_29_i_18_n_0;
  wire RAM_reg_r1_0_31_6_11_i_13_n_0;
  wire RAM_reg_r1_0_31_6_11_i_14_n_0;
  wire RAM_reg_r1_0_31_6_11_i_15_n_0;
  wire RAM_reg_r1_0_31_6_11_i_16_n_0;
  wire RAM_reg_r1_0_31_6_11_i_17_n_0;
  wire RAM_reg_r1_0_31_6_11_i_18_n_0;
  wire RAM_reg_r1_0_31_6_11_i_19_n_0;
  wire RAM_reg_r1_0_31_6_11_i_20_n_0;
  wire RAM_reg_r1_0_31_6_11_i_21_n_0;
  wire RAM_reg_r1_0_31_6_11_i_22_n_0;
  wire RAM_reg_r1_0_31_6_11_i_23_n_0;
  wire RAM_reg_r1_0_31_6_11_i_24_n_0;
  wire RAM_reg_r1_0_31_6_11_i_25_0;
  wire RAM_reg_r1_0_31_6_11_i_28_n_0;
  wire RAM_reg_r1_0_31_6_11_i_32_n_0;
  wire RAM_reg_r1_0_31_6_11_i_33_n_0;
  wire RAM_reg_r1_0_31_6_11_i_34_n_0;
  wire RAM_reg_r1_0_31_6_11_i_35_n_0;
  wire RAM_reg_r1_0_31_6_11_i_36_n_0;
  wire RAM_reg_r1_0_31_6_11_i_37_n_0;
  wire RAM_reg_r1_0_31_6_11_i_38_n_0;
  wire RAM_reg_r1_0_31_6_11_i_39_n_0;
  wire RAM_reg_r1_0_31_6_11_i_40_n_0;
  wire RAM_reg_r1_0_31_6_11_i_41_n_0;
  wire RAM_reg_r1_0_31_6_11_i_42_0;
  wire RAM_reg_r1_0_31_6_11_i_42_1;
  wire RAM_reg_r1_0_31_6_11_i_42_n_0;
  wire RAM_reg_r1_0_31_6_11_i_43_n_0;
  wire RAM_reg_r1_0_31_6_11_i_44_n_0;
  wire RAM_reg_r1_0_31_6_11_i_45_n_0;
  wire RAM_reg_r1_0_31_6_11_i_46_n_0;
  wire RAM_reg_r1_0_31_6_11_i_47_n_0;
  wire RAM_reg_r1_0_31_6_11_i_48_n_0;
  wire RAM_reg_r1_0_31_6_11_i_49_n_0;
  wire RAM_reg_r1_0_31_6_11_i_50_n_0;
  wire RAM_reg_r1_0_31_6_11_i_51_n_0;
  wire RAM_reg_r1_0_31_6_11_i_52_n_0;
  wire RAM_reg_r1_0_31_6_11_i_53_n_0;
  wire RAM_reg_r1_0_31_6_11_i_54_n_0;
  wire RAM_reg_r1_0_31_6_11_i_55_n_0;
  wire RAM_reg_r1_0_31_6_11_i_56_n_0;
  wire RAM_reg_r1_0_31_6_11_i_57_n_0;
  wire RAM_reg_r1_0_31_6_11_i_58_n_0;
  wire RAM_reg_r1_0_31_6_11_i_59_n_0;
  wire RAM_reg_r1_0_31_6_11_i_60_n_0;
  wire RAM_reg_r1_0_31_6_11_i_61_n_0;
  wire RAM_reg_r1_0_31_6_11_i_62_n_0;
  wire RAM_reg_r1_0_31_6_11_i_63_n_0;
  wire RAM_reg_r1_0_31_6_11_i_64_n_0;
  wire RAM_reg_r1_0_31_6_11_i_65_n_0;
  wire RAM_reg_r1_0_31_6_11_i_66_n_0;
  wire RAM_reg_r1_0_31_6_11_i_67_n_0;
  wire RAM_reg_r1_0_31_6_11_i_68_n_0;
  wire RAM_reg_r1_0_31_6_11_i_69_n_0;
  wire RAM_reg_r1_0_31_6_11_i_70_n_0;
  wire RAM_reg_r1_0_31_6_11_i_71_n_0;
  wire RAM_reg_r1_0_31_6_11_i_72_n_0;
  wire RAM_reg_r1_0_31_6_11_i_73_n_0;
  wire RAM_reg_r1_0_31_6_11_i_74_n_0;
  wire RAM_reg_r1_0_31_6_11_i_75_n_0;
  wire RAM_reg_r1_0_31_6_11_i_76_n_0;
  wire RAM_reg_r1_0_31_6_11_i_77_n_0;
  wire RAM_reg_r1_0_31_6_11_i_78_n_0;
  wire RAM_reg_r1_0_31_6_11_i_79_n_0;
  wire RAM_reg_r1_0_31_6_11_i_80_n_0;
  wire RAM_reg_r1_0_31_6_11_i_81_n_0;
  wire RAM_reg_r1_0_31_6_11_i_82_n_0;
  wire RAM_reg_r1_0_31_6_11_i_83_n_0;
  wire RAM_reg_r1_0_31_6_11_i_84_n_0;
  wire RAM_reg_r1_0_31_6_11_i_85_n_0;
  wire RAM_reg_r1_0_31_6_11_i_86_n_0;
  wire RAM_reg_r1_0_31_6_11_i_87_n_0;
  wire RAM_reg_r1_0_31_6_11_i_88_n_0;
  wire RAM_reg_r2_0_31_0_5_i_10_n_0;
  wire RAM_reg_r2_0_31_0_5_i_11_n_0;
  wire RAM_reg_r2_0_31_0_5_i_12_n_0;
  wire RAM_reg_r2_0_31_0_5_i_13_n_0;
  wire RAM_reg_r2_0_31_0_5_i_14_n_0;
  wire RAM_reg_r2_0_31_0_5_i_15_n_0;
  wire RAM_reg_r2_0_31_0_5_i_16_n_0;
  wire RAM_reg_r2_0_31_0_5_i_17_n_0;
  wire RAM_reg_r2_0_31_0_5_i_18_n_0;
  wire RAM_reg_r2_0_31_0_5_i_19_n_0;
  wire RAM_reg_r2_0_31_0_5_i_20_n_0;
  wire RAM_reg_r2_0_31_0_5_i_21_n_0;
  wire RAM_reg_r2_0_31_0_5_i_22_n_0;
  wire RAM_reg_r2_0_31_0_5_i_23_n_0;
  wire RAM_reg_r2_0_31_0_5_i_24_n_0;
  wire RAM_reg_r2_0_31_0_5_i_25_n_0;
  wire RAM_reg_r2_0_31_0_5_i_26_n_0;
  wire RAM_reg_r2_0_31_0_5_i_27_n_0;
  wire RAM_reg_r2_0_31_0_5_i_28_n_0;
  wire RAM_reg_r2_0_31_0_5_i_29_n_0;
  wire RAM_reg_r2_0_31_0_5_i_30_n_0;
  wire RAM_reg_r2_0_31_0_5_i_31_n_0;
  wire RAM_reg_r2_0_31_0_5_i_32_n_0;
  wire RAM_reg_r2_0_31_0_5_i_33_n_0;
  wire RAM_reg_r2_0_31_0_5_i_34_n_0;
  wire RAM_reg_r2_0_31_0_5_i_35_n_0;
  wire RAM_reg_r2_0_31_0_5_i_6_n_0;
  wire RAM_reg_r2_0_31_0_5_i_7_n_0;
  wire RAM_reg_r2_0_31_0_5_i_8_n_0;
  wire RAM_reg_r2_0_31_0_5_i_9_n_0;
  wire [15:0]SWITCHES_IBUF;
  wire [31:16]addr2BUFFER;
  wire [31:0]\addr2BUFFER_reg[31]_0 ;
  wire clk_50_BUFG;
  wire [15:0]ioBuffer;
  wire \ioBuffer[15]_i_1_n_0 ;
  wire \ioBuffer[15]_i_3_n_0 ;
  wire \ioBuffer[15]_i_4_n_0 ;
  wire \ioBuffer[15]_i_5_n_0 ;
  wire \ioBuffer[15]_i_6_n_0 ;
  wire \ioBuffer[15]_i_7_n_0 ;
  wire \ioBuffer[15]_i_8_n_0 ;
  wire \ioBuffer[15]_i_9_n_0 ;
  wire \ioBuffer_reg[10]_0 ;
  wire \ioBuffer_reg[11]_0 ;
  wire \ioBuffer_reg[12]_0 ;
  wire \ioBuffer_reg[13]_0 ;
  wire \ioBuffer_reg[14]_0 ;
  wire \ioBuffer_reg[15]_0 ;
  wire [2:0]\ioBuffer_reg[4]_0 ;
  wire \ioBuffer_reg[8]_0 ;
  wire \ioBuffer_reg[9]_0 ;
  wire [31:0]ir;
  wire [4:0]memKeyBuffer;
  wire \memKeyBuffer_reg[0]_0 ;
  wire \memKeyBuffer_reg[0]_1 ;
  wire \memKeyBuffer_reg[0]_2 ;
  wire \memKeyBuffer_reg[0]_3 ;
  wire \memKeyBuffer_reg[0]_4 ;
  wire \memKeyBuffer_reg[0]_5 ;
  wire \memKeyBuffer_reg[0]_6 ;
  wire \memKeyBuffer_reg[0]_7 ;
  wire \memKeyBuffer_reg[0]_8 ;
  wire \memKeyBuffer_reg[1]_0 ;
  wire \memKeyBuffer_reg[1]_1 ;
  wire \memKeyBuffer_reg[1]_2 ;
  wire \memKeyBuffer_reg[1]_3 ;
  wire \memKeyBuffer_reg[1]_4 ;
  wire \memKeyBuffer_reg[1]_5 ;
  wire \memKeyBuffer_reg[1]_6 ;
  wire \memKeyBuffer_reg[1]_7 ;
  wire \memKeyBuffer_reg[1]_8 ;
  wire \memKeyBuffer_reg[2]_0 ;
  wire \memKeyBuffer_reg[2]_1 ;
  wire \memKeyBuffer_reg[2]_10 ;
  wire \memKeyBuffer_reg[2]_11 ;
  wire \memKeyBuffer_reg[2]_12 ;
  wire \memKeyBuffer_reg[2]_13 ;
  wire \memKeyBuffer_reg[2]_2 ;
  wire \memKeyBuffer_reg[2]_3 ;
  wire \memKeyBuffer_reg[2]_4 ;
  wire \memKeyBuffer_reg[2]_5 ;
  wire \memKeyBuffer_reg[2]_6 ;
  wire \memKeyBuffer_reg[2]_7 ;
  wire \memKeyBuffer_reg[2]_8 ;
  wire \memKeyBuffer_reg[2]_9 ;
  wire \memKeyBuffer_reg[3]_0 ;
  wire \memKeyBuffer_reg[3]_1 ;
  wire \memKeyBuffer_reg[3]_2 ;
  wire [1:0]\memKeyBuffer_reg[3]_3 ;
  wire \memKeyBuffer_reg[4]_0 ;
  wire [31:0]mem_DM_Data;
  wire memory_reg_bram_0_0;
  wire [31:0]memory_reg_bram_0_1;
  wire memory_reg_bram_0_i_10_n_0;
  wire memory_reg_bram_0_i_11_n_0;
  wire memory_reg_bram_0_i_12_n_0;
  wire memory_reg_bram_0_i_13_n_0;
  wire memory_reg_bram_0_i_14_n_0;
  wire memory_reg_bram_0_i_15_n_0;
  wire memory_reg_bram_0_i_16_n_0;
  wire memory_reg_bram_0_i_17_n_0;
  wire memory_reg_bram_0_i_18_n_0;
  wire memory_reg_bram_0_i_19_n_0;
  wire memory_reg_bram_0_i_1_n_0;
  wire memory_reg_bram_0_i_20_n_0;
  wire memory_reg_bram_0_i_21_n_0;
  wire memory_reg_bram_0_i_22_n_0;
  wire memory_reg_bram_0_i_23_n_0;
  wire memory_reg_bram_0_i_24_n_0;
  wire memory_reg_bram_0_i_25_n_0;
  wire memory_reg_bram_0_i_26_n_0;
  wire memory_reg_bram_0_i_27_n_0;
  wire memory_reg_bram_0_i_28_n_0;
  wire memory_reg_bram_0_i_29_n_0;
  wire memory_reg_bram_0_i_30_n_0;
  wire memory_reg_bram_0_i_3_n_0;
  wire memory_reg_bram_0_i_4_n_0;
  wire memory_reg_bram_0_i_5_n_0;
  wire memory_reg_bram_0_i_6_n_0;
  wire memory_reg_bram_0_i_7_n_0;
  wire memory_reg_bram_0_i_8_n_0;
  wire memory_reg_bram_0_i_9_n_0;
  wire memory_reg_bram_0_n_10;
  wire memory_reg_bram_0_n_11;
  wire memory_reg_bram_0_n_12;
  wire memory_reg_bram_0_n_13;
  wire memory_reg_bram_0_n_14;
  wire memory_reg_bram_0_n_15;
  wire memory_reg_bram_0_n_16;
  wire memory_reg_bram_0_n_17;
  wire memory_reg_bram_0_n_18;
  wire memory_reg_bram_0_n_19;
  wire memory_reg_bram_0_n_20;
  wire memory_reg_bram_0_n_21;
  wire memory_reg_bram_0_n_22;
  wire memory_reg_bram_0_n_23;
  wire memory_reg_bram_0_n_24;
  wire memory_reg_bram_0_n_25;
  wire memory_reg_bram_0_n_26;
  wire memory_reg_bram_0_n_27;
  wire memory_reg_bram_0_n_28;
  wire memory_reg_bram_0_n_29;
  wire memory_reg_bram_0_n_30;
  wire memory_reg_bram_0_n_31;
  wire memory_reg_bram_0_n_32;
  wire memory_reg_bram_0_n_33;
  wire memory_reg_bram_0_n_34;
  wire memory_reg_bram_0_n_35;
  wire memory_reg_bram_0_n_36;
  wire memory_reg_bram_0_n_37;
  wire memory_reg_bram_0_n_38;
  wire memory_reg_bram_0_n_39;
  wire memory_reg_bram_0_n_4;
  wire memory_reg_bram_0_n_40;
  wire memory_reg_bram_0_n_41;
  wire memory_reg_bram_0_n_42;
  wire memory_reg_bram_0_n_43;
  wire memory_reg_bram_0_n_44;
  wire memory_reg_bram_0_n_45;
  wire memory_reg_bram_0_n_46;
  wire memory_reg_bram_0_n_47;
  wire memory_reg_bram_0_n_48;
  wire memory_reg_bram_0_n_49;
  wire memory_reg_bram_0_n_5;
  wire memory_reg_bram_0_n_50;
  wire memory_reg_bram_0_n_51;
  wire memory_reg_bram_0_n_52;
  wire memory_reg_bram_0_n_53;
  wire memory_reg_bram_0_n_54;
  wire memory_reg_bram_0_n_55;
  wire memory_reg_bram_0_n_56;
  wire memory_reg_bram_0_n_57;
  wire memory_reg_bram_0_n_58;
  wire memory_reg_bram_0_n_59;
  wire memory_reg_bram_0_n_6;
  wire memory_reg_bram_0_n_60;
  wire memory_reg_bram_0_n_61;
  wire memory_reg_bram_0_n_62;
  wire memory_reg_bram_0_n_63;
  wire memory_reg_bram_0_n_64;
  wire memory_reg_bram_0_n_65;
  wire memory_reg_bram_0_n_66;
  wire memory_reg_bram_0_n_67;
  wire memory_reg_bram_0_n_7;
  wire memory_reg_bram_0_n_8;
  wire memory_reg_bram_0_n_9;
  wire memory_reg_bram_10_0;
  wire memory_reg_bram_10_i_1_n_0;
  wire memory_reg_bram_10_i_3_n_0;
  wire memory_reg_bram_10_i_4_n_0;
  wire memory_reg_bram_10_i_5_n_0;
  wire memory_reg_bram_10_i_6_n_0;
  wire memory_reg_bram_10_n_10;
  wire memory_reg_bram_10_n_11;
  wire memory_reg_bram_10_n_12;
  wire memory_reg_bram_10_n_13;
  wire memory_reg_bram_10_n_14;
  wire memory_reg_bram_10_n_15;
  wire memory_reg_bram_10_n_16;
  wire memory_reg_bram_10_n_17;
  wire memory_reg_bram_10_n_18;
  wire memory_reg_bram_10_n_19;
  wire memory_reg_bram_10_n_20;
  wire memory_reg_bram_10_n_21;
  wire memory_reg_bram_10_n_22;
  wire memory_reg_bram_10_n_23;
  wire memory_reg_bram_10_n_24;
  wire memory_reg_bram_10_n_25;
  wire memory_reg_bram_10_n_26;
  wire memory_reg_bram_10_n_27;
  wire memory_reg_bram_10_n_28;
  wire memory_reg_bram_10_n_29;
  wire memory_reg_bram_10_n_30;
  wire memory_reg_bram_10_n_31;
  wire memory_reg_bram_10_n_32;
  wire memory_reg_bram_10_n_33;
  wire memory_reg_bram_10_n_34;
  wire memory_reg_bram_10_n_35;
  wire memory_reg_bram_10_n_36;
  wire memory_reg_bram_10_n_37;
  wire memory_reg_bram_10_n_38;
  wire memory_reg_bram_10_n_39;
  wire memory_reg_bram_10_n_4;
  wire memory_reg_bram_10_n_40;
  wire memory_reg_bram_10_n_41;
  wire memory_reg_bram_10_n_42;
  wire memory_reg_bram_10_n_43;
  wire memory_reg_bram_10_n_44;
  wire memory_reg_bram_10_n_45;
  wire memory_reg_bram_10_n_46;
  wire memory_reg_bram_10_n_47;
  wire memory_reg_bram_10_n_48;
  wire memory_reg_bram_10_n_49;
  wire memory_reg_bram_10_n_5;
  wire memory_reg_bram_10_n_50;
  wire memory_reg_bram_10_n_51;
  wire memory_reg_bram_10_n_52;
  wire memory_reg_bram_10_n_53;
  wire memory_reg_bram_10_n_54;
  wire memory_reg_bram_10_n_55;
  wire memory_reg_bram_10_n_56;
  wire memory_reg_bram_10_n_57;
  wire memory_reg_bram_10_n_58;
  wire memory_reg_bram_10_n_59;
  wire memory_reg_bram_10_n_6;
  wire memory_reg_bram_10_n_60;
  wire memory_reg_bram_10_n_61;
  wire memory_reg_bram_10_n_62;
  wire memory_reg_bram_10_n_63;
  wire memory_reg_bram_10_n_64;
  wire memory_reg_bram_10_n_65;
  wire memory_reg_bram_10_n_66;
  wire memory_reg_bram_10_n_67;
  wire memory_reg_bram_10_n_7;
  wire memory_reg_bram_10_n_8;
  wire memory_reg_bram_10_n_9;
  wire memory_reg_bram_11_0;
  wire memory_reg_bram_11_i_1_n_0;
  wire memory_reg_bram_11_i_3_n_0;
  wire memory_reg_bram_11_i_4_n_0;
  wire memory_reg_bram_11_i_5_n_0;
  wire memory_reg_bram_11_i_6_n_0;
  wire memory_reg_bram_11_n_10;
  wire memory_reg_bram_11_n_11;
  wire memory_reg_bram_11_n_12;
  wire memory_reg_bram_11_n_13;
  wire memory_reg_bram_11_n_14;
  wire memory_reg_bram_11_n_15;
  wire memory_reg_bram_11_n_16;
  wire memory_reg_bram_11_n_17;
  wire memory_reg_bram_11_n_18;
  wire memory_reg_bram_11_n_19;
  wire memory_reg_bram_11_n_20;
  wire memory_reg_bram_11_n_21;
  wire memory_reg_bram_11_n_22;
  wire memory_reg_bram_11_n_23;
  wire memory_reg_bram_11_n_24;
  wire memory_reg_bram_11_n_25;
  wire memory_reg_bram_11_n_26;
  wire memory_reg_bram_11_n_27;
  wire memory_reg_bram_11_n_28;
  wire memory_reg_bram_11_n_29;
  wire memory_reg_bram_11_n_30;
  wire memory_reg_bram_11_n_31;
  wire memory_reg_bram_11_n_32;
  wire memory_reg_bram_11_n_33;
  wire memory_reg_bram_11_n_34;
  wire memory_reg_bram_11_n_35;
  wire memory_reg_bram_11_n_36;
  wire memory_reg_bram_11_n_37;
  wire memory_reg_bram_11_n_38;
  wire memory_reg_bram_11_n_39;
  wire memory_reg_bram_11_n_4;
  wire memory_reg_bram_11_n_40;
  wire memory_reg_bram_11_n_41;
  wire memory_reg_bram_11_n_42;
  wire memory_reg_bram_11_n_43;
  wire memory_reg_bram_11_n_44;
  wire memory_reg_bram_11_n_45;
  wire memory_reg_bram_11_n_46;
  wire memory_reg_bram_11_n_47;
  wire memory_reg_bram_11_n_48;
  wire memory_reg_bram_11_n_49;
  wire memory_reg_bram_11_n_5;
  wire memory_reg_bram_11_n_50;
  wire memory_reg_bram_11_n_51;
  wire memory_reg_bram_11_n_52;
  wire memory_reg_bram_11_n_53;
  wire memory_reg_bram_11_n_54;
  wire memory_reg_bram_11_n_55;
  wire memory_reg_bram_11_n_56;
  wire memory_reg_bram_11_n_57;
  wire memory_reg_bram_11_n_58;
  wire memory_reg_bram_11_n_59;
  wire memory_reg_bram_11_n_6;
  wire memory_reg_bram_11_n_60;
  wire memory_reg_bram_11_n_61;
  wire memory_reg_bram_11_n_62;
  wire memory_reg_bram_11_n_63;
  wire memory_reg_bram_11_n_64;
  wire memory_reg_bram_11_n_65;
  wire memory_reg_bram_11_n_66;
  wire memory_reg_bram_11_n_67;
  wire memory_reg_bram_11_n_7;
  wire memory_reg_bram_11_n_8;
  wire memory_reg_bram_11_n_9;
  wire memory_reg_bram_12_0;
  wire memory_reg_bram_12_1;
  wire memory_reg_bram_12_i_1_n_0;
  wire memory_reg_bram_12_i_3_n_0;
  wire memory_reg_bram_12_i_4_n_0;
  wire memory_reg_bram_12_i_5_n_0;
  wire memory_reg_bram_12_i_6_n_0;
  wire memory_reg_bram_12_n_10;
  wire memory_reg_bram_12_n_11;
  wire memory_reg_bram_12_n_12;
  wire memory_reg_bram_12_n_13;
  wire memory_reg_bram_12_n_14;
  wire memory_reg_bram_12_n_15;
  wire memory_reg_bram_12_n_16;
  wire memory_reg_bram_12_n_17;
  wire memory_reg_bram_12_n_18;
  wire memory_reg_bram_12_n_19;
  wire memory_reg_bram_12_n_20;
  wire memory_reg_bram_12_n_21;
  wire memory_reg_bram_12_n_22;
  wire memory_reg_bram_12_n_23;
  wire memory_reg_bram_12_n_24;
  wire memory_reg_bram_12_n_25;
  wire memory_reg_bram_12_n_26;
  wire memory_reg_bram_12_n_27;
  wire memory_reg_bram_12_n_28;
  wire memory_reg_bram_12_n_29;
  wire memory_reg_bram_12_n_30;
  wire memory_reg_bram_12_n_31;
  wire memory_reg_bram_12_n_32;
  wire memory_reg_bram_12_n_33;
  wire memory_reg_bram_12_n_34;
  wire memory_reg_bram_12_n_35;
  wire memory_reg_bram_12_n_36;
  wire memory_reg_bram_12_n_37;
  wire memory_reg_bram_12_n_38;
  wire memory_reg_bram_12_n_39;
  wire memory_reg_bram_12_n_4;
  wire memory_reg_bram_12_n_40;
  wire memory_reg_bram_12_n_41;
  wire memory_reg_bram_12_n_42;
  wire memory_reg_bram_12_n_43;
  wire memory_reg_bram_12_n_44;
  wire memory_reg_bram_12_n_45;
  wire memory_reg_bram_12_n_46;
  wire memory_reg_bram_12_n_47;
  wire memory_reg_bram_12_n_48;
  wire memory_reg_bram_12_n_49;
  wire memory_reg_bram_12_n_5;
  wire memory_reg_bram_12_n_50;
  wire memory_reg_bram_12_n_51;
  wire memory_reg_bram_12_n_52;
  wire memory_reg_bram_12_n_53;
  wire memory_reg_bram_12_n_54;
  wire memory_reg_bram_12_n_55;
  wire memory_reg_bram_12_n_56;
  wire memory_reg_bram_12_n_57;
  wire memory_reg_bram_12_n_58;
  wire memory_reg_bram_12_n_59;
  wire memory_reg_bram_12_n_6;
  wire memory_reg_bram_12_n_60;
  wire memory_reg_bram_12_n_61;
  wire memory_reg_bram_12_n_62;
  wire memory_reg_bram_12_n_63;
  wire memory_reg_bram_12_n_64;
  wire memory_reg_bram_12_n_65;
  wire memory_reg_bram_12_n_66;
  wire memory_reg_bram_12_n_67;
  wire memory_reg_bram_12_n_7;
  wire memory_reg_bram_12_n_8;
  wire memory_reg_bram_12_n_9;
  wire memory_reg_bram_13_0;
  wire memory_reg_bram_13_i_1_n_0;
  wire memory_reg_bram_13_i_3_n_0;
  wire memory_reg_bram_13_i_4_n_0;
  wire memory_reg_bram_13_i_5_n_0;
  wire memory_reg_bram_13_i_6_n_0;
  wire memory_reg_bram_13_n_10;
  wire memory_reg_bram_13_n_11;
  wire memory_reg_bram_13_n_12;
  wire memory_reg_bram_13_n_13;
  wire memory_reg_bram_13_n_14;
  wire memory_reg_bram_13_n_15;
  wire memory_reg_bram_13_n_16;
  wire memory_reg_bram_13_n_17;
  wire memory_reg_bram_13_n_18;
  wire memory_reg_bram_13_n_19;
  wire memory_reg_bram_13_n_20;
  wire memory_reg_bram_13_n_21;
  wire memory_reg_bram_13_n_22;
  wire memory_reg_bram_13_n_23;
  wire memory_reg_bram_13_n_24;
  wire memory_reg_bram_13_n_25;
  wire memory_reg_bram_13_n_26;
  wire memory_reg_bram_13_n_27;
  wire memory_reg_bram_13_n_28;
  wire memory_reg_bram_13_n_29;
  wire memory_reg_bram_13_n_30;
  wire memory_reg_bram_13_n_31;
  wire memory_reg_bram_13_n_32;
  wire memory_reg_bram_13_n_33;
  wire memory_reg_bram_13_n_34;
  wire memory_reg_bram_13_n_35;
  wire memory_reg_bram_13_n_36;
  wire memory_reg_bram_13_n_37;
  wire memory_reg_bram_13_n_38;
  wire memory_reg_bram_13_n_39;
  wire memory_reg_bram_13_n_4;
  wire memory_reg_bram_13_n_40;
  wire memory_reg_bram_13_n_41;
  wire memory_reg_bram_13_n_42;
  wire memory_reg_bram_13_n_43;
  wire memory_reg_bram_13_n_44;
  wire memory_reg_bram_13_n_45;
  wire memory_reg_bram_13_n_46;
  wire memory_reg_bram_13_n_47;
  wire memory_reg_bram_13_n_48;
  wire memory_reg_bram_13_n_49;
  wire memory_reg_bram_13_n_5;
  wire memory_reg_bram_13_n_50;
  wire memory_reg_bram_13_n_51;
  wire memory_reg_bram_13_n_52;
  wire memory_reg_bram_13_n_53;
  wire memory_reg_bram_13_n_54;
  wire memory_reg_bram_13_n_55;
  wire memory_reg_bram_13_n_56;
  wire memory_reg_bram_13_n_57;
  wire memory_reg_bram_13_n_58;
  wire memory_reg_bram_13_n_59;
  wire memory_reg_bram_13_n_6;
  wire memory_reg_bram_13_n_60;
  wire memory_reg_bram_13_n_61;
  wire memory_reg_bram_13_n_62;
  wire memory_reg_bram_13_n_63;
  wire memory_reg_bram_13_n_64;
  wire memory_reg_bram_13_n_65;
  wire memory_reg_bram_13_n_66;
  wire memory_reg_bram_13_n_67;
  wire memory_reg_bram_13_n_7;
  wire memory_reg_bram_13_n_8;
  wire memory_reg_bram_13_n_9;
  wire memory_reg_bram_14_0;
  wire memory_reg_bram_14_i_1_n_0;
  wire memory_reg_bram_14_i_3_n_0;
  wire memory_reg_bram_14_i_4_n_0;
  wire memory_reg_bram_14_i_5_n_0;
  wire memory_reg_bram_14_i_6_n_0;
  wire memory_reg_bram_14_n_10;
  wire memory_reg_bram_14_n_11;
  wire memory_reg_bram_14_n_12;
  wire memory_reg_bram_14_n_13;
  wire memory_reg_bram_14_n_14;
  wire memory_reg_bram_14_n_15;
  wire memory_reg_bram_14_n_16;
  wire memory_reg_bram_14_n_17;
  wire memory_reg_bram_14_n_18;
  wire memory_reg_bram_14_n_19;
  wire memory_reg_bram_14_n_20;
  wire memory_reg_bram_14_n_21;
  wire memory_reg_bram_14_n_22;
  wire memory_reg_bram_14_n_23;
  wire memory_reg_bram_14_n_24;
  wire memory_reg_bram_14_n_25;
  wire memory_reg_bram_14_n_26;
  wire memory_reg_bram_14_n_27;
  wire memory_reg_bram_14_n_28;
  wire memory_reg_bram_14_n_29;
  wire memory_reg_bram_14_n_30;
  wire memory_reg_bram_14_n_31;
  wire memory_reg_bram_14_n_32;
  wire memory_reg_bram_14_n_33;
  wire memory_reg_bram_14_n_34;
  wire memory_reg_bram_14_n_35;
  wire memory_reg_bram_14_n_36;
  wire memory_reg_bram_14_n_37;
  wire memory_reg_bram_14_n_38;
  wire memory_reg_bram_14_n_39;
  wire memory_reg_bram_14_n_4;
  wire memory_reg_bram_14_n_40;
  wire memory_reg_bram_14_n_41;
  wire memory_reg_bram_14_n_42;
  wire memory_reg_bram_14_n_43;
  wire memory_reg_bram_14_n_44;
  wire memory_reg_bram_14_n_45;
  wire memory_reg_bram_14_n_46;
  wire memory_reg_bram_14_n_47;
  wire memory_reg_bram_14_n_48;
  wire memory_reg_bram_14_n_49;
  wire memory_reg_bram_14_n_5;
  wire memory_reg_bram_14_n_50;
  wire memory_reg_bram_14_n_51;
  wire memory_reg_bram_14_n_52;
  wire memory_reg_bram_14_n_53;
  wire memory_reg_bram_14_n_54;
  wire memory_reg_bram_14_n_55;
  wire memory_reg_bram_14_n_56;
  wire memory_reg_bram_14_n_57;
  wire memory_reg_bram_14_n_58;
  wire memory_reg_bram_14_n_59;
  wire memory_reg_bram_14_n_6;
  wire memory_reg_bram_14_n_60;
  wire memory_reg_bram_14_n_61;
  wire memory_reg_bram_14_n_62;
  wire memory_reg_bram_14_n_63;
  wire memory_reg_bram_14_n_64;
  wire memory_reg_bram_14_n_65;
  wire memory_reg_bram_14_n_66;
  wire memory_reg_bram_14_n_67;
  wire memory_reg_bram_14_n_7;
  wire memory_reg_bram_14_n_8;
  wire memory_reg_bram_14_n_9;
  wire memory_reg_bram_15_0;
  wire memory_reg_bram_15_i_1_n_0;
  wire memory_reg_bram_15_i_3_n_0;
  wire memory_reg_bram_15_i_4_n_0;
  wire memory_reg_bram_15_i_5_n_0;
  wire memory_reg_bram_15_i_6_n_0;
  wire memory_reg_bram_15_n_10;
  wire memory_reg_bram_15_n_11;
  wire memory_reg_bram_15_n_12;
  wire memory_reg_bram_15_n_13;
  wire memory_reg_bram_15_n_14;
  wire memory_reg_bram_15_n_15;
  wire memory_reg_bram_15_n_16;
  wire memory_reg_bram_15_n_17;
  wire memory_reg_bram_15_n_18;
  wire memory_reg_bram_15_n_19;
  wire memory_reg_bram_15_n_20;
  wire memory_reg_bram_15_n_21;
  wire memory_reg_bram_15_n_22;
  wire memory_reg_bram_15_n_23;
  wire memory_reg_bram_15_n_24;
  wire memory_reg_bram_15_n_25;
  wire memory_reg_bram_15_n_26;
  wire memory_reg_bram_15_n_27;
  wire memory_reg_bram_15_n_28;
  wire memory_reg_bram_15_n_29;
  wire memory_reg_bram_15_n_30;
  wire memory_reg_bram_15_n_31;
  wire memory_reg_bram_15_n_32;
  wire memory_reg_bram_15_n_33;
  wire memory_reg_bram_15_n_34;
  wire memory_reg_bram_15_n_35;
  wire memory_reg_bram_15_n_36;
  wire memory_reg_bram_15_n_37;
  wire memory_reg_bram_15_n_38;
  wire memory_reg_bram_15_n_39;
  wire memory_reg_bram_15_n_4;
  wire memory_reg_bram_15_n_40;
  wire memory_reg_bram_15_n_41;
  wire memory_reg_bram_15_n_42;
  wire memory_reg_bram_15_n_43;
  wire memory_reg_bram_15_n_44;
  wire memory_reg_bram_15_n_45;
  wire memory_reg_bram_15_n_46;
  wire memory_reg_bram_15_n_47;
  wire memory_reg_bram_15_n_48;
  wire memory_reg_bram_15_n_49;
  wire memory_reg_bram_15_n_5;
  wire memory_reg_bram_15_n_50;
  wire memory_reg_bram_15_n_51;
  wire memory_reg_bram_15_n_52;
  wire memory_reg_bram_15_n_53;
  wire memory_reg_bram_15_n_54;
  wire memory_reg_bram_15_n_55;
  wire memory_reg_bram_15_n_56;
  wire memory_reg_bram_15_n_57;
  wire memory_reg_bram_15_n_58;
  wire memory_reg_bram_15_n_59;
  wire memory_reg_bram_15_n_6;
  wire memory_reg_bram_15_n_60;
  wire memory_reg_bram_15_n_61;
  wire memory_reg_bram_15_n_62;
  wire memory_reg_bram_15_n_63;
  wire memory_reg_bram_15_n_64;
  wire memory_reg_bram_15_n_65;
  wire memory_reg_bram_15_n_66;
  wire memory_reg_bram_15_n_67;
  wire memory_reg_bram_15_n_7;
  wire memory_reg_bram_15_n_8;
  wire memory_reg_bram_15_n_9;
  wire memory_reg_bram_1_0;
  wire memory_reg_bram_1_i_1_n_0;
  wire memory_reg_bram_1_i_3_n_0;
  wire memory_reg_bram_1_i_4_n_0;
  wire memory_reg_bram_1_i_5_n_0;
  wire memory_reg_bram_1_i_6_n_0;
  wire memory_reg_bram_1_n_10;
  wire memory_reg_bram_1_n_11;
  wire memory_reg_bram_1_n_12;
  wire memory_reg_bram_1_n_13;
  wire memory_reg_bram_1_n_14;
  wire memory_reg_bram_1_n_15;
  wire memory_reg_bram_1_n_16;
  wire memory_reg_bram_1_n_17;
  wire memory_reg_bram_1_n_18;
  wire memory_reg_bram_1_n_19;
  wire memory_reg_bram_1_n_20;
  wire memory_reg_bram_1_n_21;
  wire memory_reg_bram_1_n_22;
  wire memory_reg_bram_1_n_23;
  wire memory_reg_bram_1_n_24;
  wire memory_reg_bram_1_n_25;
  wire memory_reg_bram_1_n_26;
  wire memory_reg_bram_1_n_27;
  wire memory_reg_bram_1_n_28;
  wire memory_reg_bram_1_n_29;
  wire memory_reg_bram_1_n_30;
  wire memory_reg_bram_1_n_31;
  wire memory_reg_bram_1_n_32;
  wire memory_reg_bram_1_n_33;
  wire memory_reg_bram_1_n_34;
  wire memory_reg_bram_1_n_35;
  wire memory_reg_bram_1_n_36;
  wire memory_reg_bram_1_n_37;
  wire memory_reg_bram_1_n_38;
  wire memory_reg_bram_1_n_39;
  wire memory_reg_bram_1_n_4;
  wire memory_reg_bram_1_n_40;
  wire memory_reg_bram_1_n_41;
  wire memory_reg_bram_1_n_42;
  wire memory_reg_bram_1_n_43;
  wire memory_reg_bram_1_n_44;
  wire memory_reg_bram_1_n_45;
  wire memory_reg_bram_1_n_46;
  wire memory_reg_bram_1_n_47;
  wire memory_reg_bram_1_n_48;
  wire memory_reg_bram_1_n_49;
  wire memory_reg_bram_1_n_5;
  wire memory_reg_bram_1_n_50;
  wire memory_reg_bram_1_n_51;
  wire memory_reg_bram_1_n_52;
  wire memory_reg_bram_1_n_53;
  wire memory_reg_bram_1_n_54;
  wire memory_reg_bram_1_n_55;
  wire memory_reg_bram_1_n_56;
  wire memory_reg_bram_1_n_57;
  wire memory_reg_bram_1_n_58;
  wire memory_reg_bram_1_n_59;
  wire memory_reg_bram_1_n_6;
  wire memory_reg_bram_1_n_60;
  wire memory_reg_bram_1_n_61;
  wire memory_reg_bram_1_n_62;
  wire memory_reg_bram_1_n_63;
  wire memory_reg_bram_1_n_64;
  wire memory_reg_bram_1_n_65;
  wire memory_reg_bram_1_n_66;
  wire memory_reg_bram_1_n_67;
  wire memory_reg_bram_1_n_7;
  wire memory_reg_bram_1_n_8;
  wire memory_reg_bram_1_n_9;
  wire memory_reg_bram_2_0;
  wire memory_reg_bram_2_i_1_n_0;
  wire memory_reg_bram_2_i_3_n_0;
  wire memory_reg_bram_2_i_4_n_0;
  wire memory_reg_bram_2_i_5_n_0;
  wire memory_reg_bram_2_i_6_n_0;
  wire memory_reg_bram_2_n_10;
  wire memory_reg_bram_2_n_11;
  wire memory_reg_bram_2_n_12;
  wire memory_reg_bram_2_n_13;
  wire memory_reg_bram_2_n_14;
  wire memory_reg_bram_2_n_15;
  wire memory_reg_bram_2_n_16;
  wire memory_reg_bram_2_n_17;
  wire memory_reg_bram_2_n_18;
  wire memory_reg_bram_2_n_19;
  wire memory_reg_bram_2_n_20;
  wire memory_reg_bram_2_n_21;
  wire memory_reg_bram_2_n_22;
  wire memory_reg_bram_2_n_23;
  wire memory_reg_bram_2_n_24;
  wire memory_reg_bram_2_n_25;
  wire memory_reg_bram_2_n_26;
  wire memory_reg_bram_2_n_27;
  wire memory_reg_bram_2_n_28;
  wire memory_reg_bram_2_n_29;
  wire memory_reg_bram_2_n_30;
  wire memory_reg_bram_2_n_31;
  wire memory_reg_bram_2_n_32;
  wire memory_reg_bram_2_n_33;
  wire memory_reg_bram_2_n_34;
  wire memory_reg_bram_2_n_35;
  wire memory_reg_bram_2_n_36;
  wire memory_reg_bram_2_n_37;
  wire memory_reg_bram_2_n_38;
  wire memory_reg_bram_2_n_39;
  wire memory_reg_bram_2_n_4;
  wire memory_reg_bram_2_n_40;
  wire memory_reg_bram_2_n_41;
  wire memory_reg_bram_2_n_42;
  wire memory_reg_bram_2_n_43;
  wire memory_reg_bram_2_n_44;
  wire memory_reg_bram_2_n_45;
  wire memory_reg_bram_2_n_46;
  wire memory_reg_bram_2_n_47;
  wire memory_reg_bram_2_n_48;
  wire memory_reg_bram_2_n_49;
  wire memory_reg_bram_2_n_5;
  wire memory_reg_bram_2_n_50;
  wire memory_reg_bram_2_n_51;
  wire memory_reg_bram_2_n_52;
  wire memory_reg_bram_2_n_53;
  wire memory_reg_bram_2_n_54;
  wire memory_reg_bram_2_n_55;
  wire memory_reg_bram_2_n_56;
  wire memory_reg_bram_2_n_57;
  wire memory_reg_bram_2_n_58;
  wire memory_reg_bram_2_n_59;
  wire memory_reg_bram_2_n_6;
  wire memory_reg_bram_2_n_60;
  wire memory_reg_bram_2_n_61;
  wire memory_reg_bram_2_n_62;
  wire memory_reg_bram_2_n_63;
  wire memory_reg_bram_2_n_64;
  wire memory_reg_bram_2_n_65;
  wire memory_reg_bram_2_n_66;
  wire memory_reg_bram_2_n_67;
  wire memory_reg_bram_2_n_7;
  wire memory_reg_bram_2_n_8;
  wire memory_reg_bram_2_n_9;
  wire memory_reg_bram_3_0;
  wire memory_reg_bram_3_i_1_n_0;
  wire memory_reg_bram_3_i_3_n_0;
  wire memory_reg_bram_3_i_4_n_0;
  wire memory_reg_bram_3_i_5_n_0;
  wire memory_reg_bram_3_i_6_n_0;
  wire memory_reg_bram_3_n_10;
  wire memory_reg_bram_3_n_11;
  wire memory_reg_bram_3_n_12;
  wire memory_reg_bram_3_n_13;
  wire memory_reg_bram_3_n_14;
  wire memory_reg_bram_3_n_15;
  wire memory_reg_bram_3_n_16;
  wire memory_reg_bram_3_n_17;
  wire memory_reg_bram_3_n_18;
  wire memory_reg_bram_3_n_19;
  wire memory_reg_bram_3_n_20;
  wire memory_reg_bram_3_n_21;
  wire memory_reg_bram_3_n_22;
  wire memory_reg_bram_3_n_23;
  wire memory_reg_bram_3_n_24;
  wire memory_reg_bram_3_n_25;
  wire memory_reg_bram_3_n_26;
  wire memory_reg_bram_3_n_27;
  wire memory_reg_bram_3_n_28;
  wire memory_reg_bram_3_n_29;
  wire memory_reg_bram_3_n_30;
  wire memory_reg_bram_3_n_31;
  wire memory_reg_bram_3_n_32;
  wire memory_reg_bram_3_n_33;
  wire memory_reg_bram_3_n_34;
  wire memory_reg_bram_3_n_35;
  wire memory_reg_bram_3_n_36;
  wire memory_reg_bram_3_n_37;
  wire memory_reg_bram_3_n_38;
  wire memory_reg_bram_3_n_39;
  wire memory_reg_bram_3_n_4;
  wire memory_reg_bram_3_n_40;
  wire memory_reg_bram_3_n_41;
  wire memory_reg_bram_3_n_42;
  wire memory_reg_bram_3_n_43;
  wire memory_reg_bram_3_n_44;
  wire memory_reg_bram_3_n_45;
  wire memory_reg_bram_3_n_46;
  wire memory_reg_bram_3_n_47;
  wire memory_reg_bram_3_n_48;
  wire memory_reg_bram_3_n_49;
  wire memory_reg_bram_3_n_5;
  wire memory_reg_bram_3_n_50;
  wire memory_reg_bram_3_n_51;
  wire memory_reg_bram_3_n_52;
  wire memory_reg_bram_3_n_53;
  wire memory_reg_bram_3_n_54;
  wire memory_reg_bram_3_n_55;
  wire memory_reg_bram_3_n_56;
  wire memory_reg_bram_3_n_57;
  wire memory_reg_bram_3_n_58;
  wire memory_reg_bram_3_n_59;
  wire memory_reg_bram_3_n_6;
  wire memory_reg_bram_3_n_60;
  wire memory_reg_bram_3_n_61;
  wire memory_reg_bram_3_n_62;
  wire memory_reg_bram_3_n_63;
  wire memory_reg_bram_3_n_64;
  wire memory_reg_bram_3_n_65;
  wire memory_reg_bram_3_n_66;
  wire memory_reg_bram_3_n_67;
  wire memory_reg_bram_3_n_7;
  wire memory_reg_bram_3_n_8;
  wire memory_reg_bram_3_n_9;
  wire memory_reg_bram_4_0;
  wire memory_reg_bram_4_i_1_n_0;
  wire memory_reg_bram_4_i_3_n_0;
  wire memory_reg_bram_4_i_4_n_0;
  wire memory_reg_bram_4_i_5_n_0;
  wire memory_reg_bram_4_i_6_n_0;
  wire memory_reg_bram_4_n_10;
  wire memory_reg_bram_4_n_11;
  wire memory_reg_bram_4_n_12;
  wire memory_reg_bram_4_n_13;
  wire memory_reg_bram_4_n_14;
  wire memory_reg_bram_4_n_15;
  wire memory_reg_bram_4_n_16;
  wire memory_reg_bram_4_n_17;
  wire memory_reg_bram_4_n_18;
  wire memory_reg_bram_4_n_19;
  wire memory_reg_bram_4_n_20;
  wire memory_reg_bram_4_n_21;
  wire memory_reg_bram_4_n_22;
  wire memory_reg_bram_4_n_23;
  wire memory_reg_bram_4_n_24;
  wire memory_reg_bram_4_n_25;
  wire memory_reg_bram_4_n_26;
  wire memory_reg_bram_4_n_27;
  wire memory_reg_bram_4_n_28;
  wire memory_reg_bram_4_n_29;
  wire memory_reg_bram_4_n_30;
  wire memory_reg_bram_4_n_31;
  wire memory_reg_bram_4_n_32;
  wire memory_reg_bram_4_n_33;
  wire memory_reg_bram_4_n_34;
  wire memory_reg_bram_4_n_35;
  wire memory_reg_bram_4_n_36;
  wire memory_reg_bram_4_n_37;
  wire memory_reg_bram_4_n_38;
  wire memory_reg_bram_4_n_39;
  wire memory_reg_bram_4_n_4;
  wire memory_reg_bram_4_n_40;
  wire memory_reg_bram_4_n_41;
  wire memory_reg_bram_4_n_42;
  wire memory_reg_bram_4_n_43;
  wire memory_reg_bram_4_n_44;
  wire memory_reg_bram_4_n_45;
  wire memory_reg_bram_4_n_46;
  wire memory_reg_bram_4_n_47;
  wire memory_reg_bram_4_n_48;
  wire memory_reg_bram_4_n_49;
  wire memory_reg_bram_4_n_5;
  wire memory_reg_bram_4_n_50;
  wire memory_reg_bram_4_n_51;
  wire memory_reg_bram_4_n_52;
  wire memory_reg_bram_4_n_53;
  wire memory_reg_bram_4_n_54;
  wire memory_reg_bram_4_n_55;
  wire memory_reg_bram_4_n_56;
  wire memory_reg_bram_4_n_57;
  wire memory_reg_bram_4_n_58;
  wire memory_reg_bram_4_n_59;
  wire memory_reg_bram_4_n_6;
  wire memory_reg_bram_4_n_60;
  wire memory_reg_bram_4_n_61;
  wire memory_reg_bram_4_n_62;
  wire memory_reg_bram_4_n_63;
  wire memory_reg_bram_4_n_64;
  wire memory_reg_bram_4_n_65;
  wire memory_reg_bram_4_n_66;
  wire memory_reg_bram_4_n_67;
  wire memory_reg_bram_4_n_7;
  wire memory_reg_bram_4_n_8;
  wire memory_reg_bram_4_n_9;
  wire memory_reg_bram_5_0;
  wire memory_reg_bram_5_i_1_n_0;
  wire memory_reg_bram_5_i_3_n_0;
  wire memory_reg_bram_5_i_4_n_0;
  wire memory_reg_bram_5_i_5_n_0;
  wire memory_reg_bram_5_i_6_n_0;
  wire memory_reg_bram_5_n_10;
  wire memory_reg_bram_5_n_11;
  wire memory_reg_bram_5_n_12;
  wire memory_reg_bram_5_n_13;
  wire memory_reg_bram_5_n_14;
  wire memory_reg_bram_5_n_15;
  wire memory_reg_bram_5_n_16;
  wire memory_reg_bram_5_n_17;
  wire memory_reg_bram_5_n_18;
  wire memory_reg_bram_5_n_19;
  wire memory_reg_bram_5_n_20;
  wire memory_reg_bram_5_n_21;
  wire memory_reg_bram_5_n_22;
  wire memory_reg_bram_5_n_23;
  wire memory_reg_bram_5_n_24;
  wire memory_reg_bram_5_n_25;
  wire memory_reg_bram_5_n_26;
  wire memory_reg_bram_5_n_27;
  wire memory_reg_bram_5_n_28;
  wire memory_reg_bram_5_n_29;
  wire memory_reg_bram_5_n_30;
  wire memory_reg_bram_5_n_31;
  wire memory_reg_bram_5_n_32;
  wire memory_reg_bram_5_n_33;
  wire memory_reg_bram_5_n_34;
  wire memory_reg_bram_5_n_35;
  wire memory_reg_bram_5_n_36;
  wire memory_reg_bram_5_n_37;
  wire memory_reg_bram_5_n_38;
  wire memory_reg_bram_5_n_39;
  wire memory_reg_bram_5_n_4;
  wire memory_reg_bram_5_n_40;
  wire memory_reg_bram_5_n_41;
  wire memory_reg_bram_5_n_42;
  wire memory_reg_bram_5_n_43;
  wire memory_reg_bram_5_n_44;
  wire memory_reg_bram_5_n_45;
  wire memory_reg_bram_5_n_46;
  wire memory_reg_bram_5_n_47;
  wire memory_reg_bram_5_n_48;
  wire memory_reg_bram_5_n_49;
  wire memory_reg_bram_5_n_5;
  wire memory_reg_bram_5_n_50;
  wire memory_reg_bram_5_n_51;
  wire memory_reg_bram_5_n_52;
  wire memory_reg_bram_5_n_53;
  wire memory_reg_bram_5_n_54;
  wire memory_reg_bram_5_n_55;
  wire memory_reg_bram_5_n_56;
  wire memory_reg_bram_5_n_57;
  wire memory_reg_bram_5_n_58;
  wire memory_reg_bram_5_n_59;
  wire memory_reg_bram_5_n_6;
  wire memory_reg_bram_5_n_60;
  wire memory_reg_bram_5_n_61;
  wire memory_reg_bram_5_n_62;
  wire memory_reg_bram_5_n_63;
  wire memory_reg_bram_5_n_64;
  wire memory_reg_bram_5_n_65;
  wire memory_reg_bram_5_n_66;
  wire memory_reg_bram_5_n_67;
  wire memory_reg_bram_5_n_7;
  wire memory_reg_bram_5_n_8;
  wire memory_reg_bram_5_n_9;
  wire memory_reg_bram_6_0;
  wire memory_reg_bram_6_i_1_n_0;
  wire memory_reg_bram_6_i_3_n_0;
  wire memory_reg_bram_6_i_4_n_0;
  wire memory_reg_bram_6_i_5_n_0;
  wire memory_reg_bram_6_i_6_n_0;
  wire memory_reg_bram_6_n_10;
  wire memory_reg_bram_6_n_11;
  wire memory_reg_bram_6_n_12;
  wire memory_reg_bram_6_n_13;
  wire memory_reg_bram_6_n_14;
  wire memory_reg_bram_6_n_15;
  wire memory_reg_bram_6_n_16;
  wire memory_reg_bram_6_n_17;
  wire memory_reg_bram_6_n_18;
  wire memory_reg_bram_6_n_19;
  wire memory_reg_bram_6_n_20;
  wire memory_reg_bram_6_n_21;
  wire memory_reg_bram_6_n_22;
  wire memory_reg_bram_6_n_23;
  wire memory_reg_bram_6_n_24;
  wire memory_reg_bram_6_n_25;
  wire memory_reg_bram_6_n_26;
  wire memory_reg_bram_6_n_27;
  wire memory_reg_bram_6_n_28;
  wire memory_reg_bram_6_n_29;
  wire memory_reg_bram_6_n_30;
  wire memory_reg_bram_6_n_31;
  wire memory_reg_bram_6_n_32;
  wire memory_reg_bram_6_n_33;
  wire memory_reg_bram_6_n_34;
  wire memory_reg_bram_6_n_35;
  wire memory_reg_bram_6_n_36;
  wire memory_reg_bram_6_n_37;
  wire memory_reg_bram_6_n_38;
  wire memory_reg_bram_6_n_39;
  wire memory_reg_bram_6_n_4;
  wire memory_reg_bram_6_n_40;
  wire memory_reg_bram_6_n_41;
  wire memory_reg_bram_6_n_42;
  wire memory_reg_bram_6_n_43;
  wire memory_reg_bram_6_n_44;
  wire memory_reg_bram_6_n_45;
  wire memory_reg_bram_6_n_46;
  wire memory_reg_bram_6_n_47;
  wire memory_reg_bram_6_n_48;
  wire memory_reg_bram_6_n_49;
  wire memory_reg_bram_6_n_5;
  wire memory_reg_bram_6_n_50;
  wire memory_reg_bram_6_n_51;
  wire memory_reg_bram_6_n_52;
  wire memory_reg_bram_6_n_53;
  wire memory_reg_bram_6_n_54;
  wire memory_reg_bram_6_n_55;
  wire memory_reg_bram_6_n_56;
  wire memory_reg_bram_6_n_57;
  wire memory_reg_bram_6_n_58;
  wire memory_reg_bram_6_n_59;
  wire memory_reg_bram_6_n_6;
  wire memory_reg_bram_6_n_60;
  wire memory_reg_bram_6_n_61;
  wire memory_reg_bram_6_n_62;
  wire memory_reg_bram_6_n_63;
  wire memory_reg_bram_6_n_64;
  wire memory_reg_bram_6_n_65;
  wire memory_reg_bram_6_n_66;
  wire memory_reg_bram_6_n_67;
  wire memory_reg_bram_6_n_7;
  wire memory_reg_bram_6_n_8;
  wire memory_reg_bram_6_n_9;
  wire memory_reg_bram_7_0;
  wire memory_reg_bram_7_i_1_n_0;
  wire memory_reg_bram_7_i_3_n_0;
  wire memory_reg_bram_7_i_4_n_0;
  wire memory_reg_bram_7_i_5_n_0;
  wire memory_reg_bram_7_i_6_n_0;
  wire memory_reg_bram_7_n_10;
  wire memory_reg_bram_7_n_11;
  wire memory_reg_bram_7_n_12;
  wire memory_reg_bram_7_n_13;
  wire memory_reg_bram_7_n_14;
  wire memory_reg_bram_7_n_15;
  wire memory_reg_bram_7_n_16;
  wire memory_reg_bram_7_n_17;
  wire memory_reg_bram_7_n_18;
  wire memory_reg_bram_7_n_19;
  wire memory_reg_bram_7_n_20;
  wire memory_reg_bram_7_n_21;
  wire memory_reg_bram_7_n_22;
  wire memory_reg_bram_7_n_23;
  wire memory_reg_bram_7_n_24;
  wire memory_reg_bram_7_n_25;
  wire memory_reg_bram_7_n_26;
  wire memory_reg_bram_7_n_27;
  wire memory_reg_bram_7_n_28;
  wire memory_reg_bram_7_n_29;
  wire memory_reg_bram_7_n_30;
  wire memory_reg_bram_7_n_31;
  wire memory_reg_bram_7_n_32;
  wire memory_reg_bram_7_n_33;
  wire memory_reg_bram_7_n_34;
  wire memory_reg_bram_7_n_35;
  wire memory_reg_bram_7_n_36;
  wire memory_reg_bram_7_n_37;
  wire memory_reg_bram_7_n_38;
  wire memory_reg_bram_7_n_39;
  wire memory_reg_bram_7_n_4;
  wire memory_reg_bram_7_n_40;
  wire memory_reg_bram_7_n_41;
  wire memory_reg_bram_7_n_42;
  wire memory_reg_bram_7_n_43;
  wire memory_reg_bram_7_n_44;
  wire memory_reg_bram_7_n_45;
  wire memory_reg_bram_7_n_46;
  wire memory_reg_bram_7_n_47;
  wire memory_reg_bram_7_n_48;
  wire memory_reg_bram_7_n_49;
  wire memory_reg_bram_7_n_5;
  wire memory_reg_bram_7_n_50;
  wire memory_reg_bram_7_n_51;
  wire memory_reg_bram_7_n_52;
  wire memory_reg_bram_7_n_53;
  wire memory_reg_bram_7_n_54;
  wire memory_reg_bram_7_n_55;
  wire memory_reg_bram_7_n_56;
  wire memory_reg_bram_7_n_57;
  wire memory_reg_bram_7_n_58;
  wire memory_reg_bram_7_n_59;
  wire memory_reg_bram_7_n_6;
  wire memory_reg_bram_7_n_60;
  wire memory_reg_bram_7_n_61;
  wire memory_reg_bram_7_n_62;
  wire memory_reg_bram_7_n_63;
  wire memory_reg_bram_7_n_64;
  wire memory_reg_bram_7_n_65;
  wire memory_reg_bram_7_n_66;
  wire memory_reg_bram_7_n_67;
  wire memory_reg_bram_7_n_7;
  wire memory_reg_bram_7_n_8;
  wire memory_reg_bram_7_n_9;
  wire memory_reg_bram_8_0;
  wire memory_reg_bram_8_i_1_n_0;
  wire memory_reg_bram_8_i_3_n_0;
  wire memory_reg_bram_8_i_4_n_0;
  wire memory_reg_bram_8_i_5_n_0;
  wire memory_reg_bram_8_i_6_n_0;
  wire memory_reg_bram_8_n_10;
  wire memory_reg_bram_8_n_11;
  wire memory_reg_bram_8_n_12;
  wire memory_reg_bram_8_n_13;
  wire memory_reg_bram_8_n_14;
  wire memory_reg_bram_8_n_15;
  wire memory_reg_bram_8_n_16;
  wire memory_reg_bram_8_n_17;
  wire memory_reg_bram_8_n_18;
  wire memory_reg_bram_8_n_19;
  wire memory_reg_bram_8_n_20;
  wire memory_reg_bram_8_n_21;
  wire memory_reg_bram_8_n_22;
  wire memory_reg_bram_8_n_23;
  wire memory_reg_bram_8_n_24;
  wire memory_reg_bram_8_n_25;
  wire memory_reg_bram_8_n_26;
  wire memory_reg_bram_8_n_27;
  wire memory_reg_bram_8_n_28;
  wire memory_reg_bram_8_n_29;
  wire memory_reg_bram_8_n_30;
  wire memory_reg_bram_8_n_31;
  wire memory_reg_bram_8_n_32;
  wire memory_reg_bram_8_n_33;
  wire memory_reg_bram_8_n_34;
  wire memory_reg_bram_8_n_35;
  wire memory_reg_bram_8_n_36;
  wire memory_reg_bram_8_n_37;
  wire memory_reg_bram_8_n_38;
  wire memory_reg_bram_8_n_39;
  wire memory_reg_bram_8_n_4;
  wire memory_reg_bram_8_n_40;
  wire memory_reg_bram_8_n_41;
  wire memory_reg_bram_8_n_42;
  wire memory_reg_bram_8_n_43;
  wire memory_reg_bram_8_n_44;
  wire memory_reg_bram_8_n_45;
  wire memory_reg_bram_8_n_46;
  wire memory_reg_bram_8_n_47;
  wire memory_reg_bram_8_n_48;
  wire memory_reg_bram_8_n_49;
  wire memory_reg_bram_8_n_5;
  wire memory_reg_bram_8_n_50;
  wire memory_reg_bram_8_n_51;
  wire memory_reg_bram_8_n_52;
  wire memory_reg_bram_8_n_53;
  wire memory_reg_bram_8_n_54;
  wire memory_reg_bram_8_n_55;
  wire memory_reg_bram_8_n_56;
  wire memory_reg_bram_8_n_57;
  wire memory_reg_bram_8_n_58;
  wire memory_reg_bram_8_n_59;
  wire memory_reg_bram_8_n_6;
  wire memory_reg_bram_8_n_60;
  wire memory_reg_bram_8_n_61;
  wire memory_reg_bram_8_n_62;
  wire memory_reg_bram_8_n_63;
  wire memory_reg_bram_8_n_64;
  wire memory_reg_bram_8_n_65;
  wire memory_reg_bram_8_n_66;
  wire memory_reg_bram_8_n_67;
  wire memory_reg_bram_8_n_7;
  wire memory_reg_bram_8_n_8;
  wire memory_reg_bram_8_n_9;
  wire memory_reg_bram_9_0;
  wire memory_reg_bram_9_i_1_n_0;
  wire memory_reg_bram_9_i_3_n_0;
  wire memory_reg_bram_9_i_4_n_0;
  wire memory_reg_bram_9_i_5_n_0;
  wire memory_reg_bram_9_i_6_n_0;
  wire memory_reg_bram_9_n_10;
  wire memory_reg_bram_9_n_11;
  wire memory_reg_bram_9_n_12;
  wire memory_reg_bram_9_n_13;
  wire memory_reg_bram_9_n_14;
  wire memory_reg_bram_9_n_15;
  wire memory_reg_bram_9_n_16;
  wire memory_reg_bram_9_n_17;
  wire memory_reg_bram_9_n_18;
  wire memory_reg_bram_9_n_19;
  wire memory_reg_bram_9_n_20;
  wire memory_reg_bram_9_n_21;
  wire memory_reg_bram_9_n_22;
  wire memory_reg_bram_9_n_23;
  wire memory_reg_bram_9_n_24;
  wire memory_reg_bram_9_n_25;
  wire memory_reg_bram_9_n_26;
  wire memory_reg_bram_9_n_27;
  wire memory_reg_bram_9_n_28;
  wire memory_reg_bram_9_n_29;
  wire memory_reg_bram_9_n_30;
  wire memory_reg_bram_9_n_31;
  wire memory_reg_bram_9_n_32;
  wire memory_reg_bram_9_n_33;
  wire memory_reg_bram_9_n_34;
  wire memory_reg_bram_9_n_35;
  wire memory_reg_bram_9_n_36;
  wire memory_reg_bram_9_n_37;
  wire memory_reg_bram_9_n_38;
  wire memory_reg_bram_9_n_39;
  wire memory_reg_bram_9_n_4;
  wire memory_reg_bram_9_n_40;
  wire memory_reg_bram_9_n_41;
  wire memory_reg_bram_9_n_42;
  wire memory_reg_bram_9_n_43;
  wire memory_reg_bram_9_n_44;
  wire memory_reg_bram_9_n_45;
  wire memory_reg_bram_9_n_46;
  wire memory_reg_bram_9_n_47;
  wire memory_reg_bram_9_n_48;
  wire memory_reg_bram_9_n_49;
  wire memory_reg_bram_9_n_5;
  wire memory_reg_bram_9_n_50;
  wire memory_reg_bram_9_n_51;
  wire memory_reg_bram_9_n_52;
  wire memory_reg_bram_9_n_53;
  wire memory_reg_bram_9_n_54;
  wire memory_reg_bram_9_n_55;
  wire memory_reg_bram_9_n_56;
  wire memory_reg_bram_9_n_57;
  wire memory_reg_bram_9_n_58;
  wire memory_reg_bram_9_n_59;
  wire memory_reg_bram_9_n_6;
  wire memory_reg_bram_9_n_60;
  wire memory_reg_bram_9_n_61;
  wire memory_reg_bram_9_n_62;
  wire memory_reg_bram_9_n_63;
  wire memory_reg_bram_9_n_64;
  wire memory_reg_bram_9_n_65;
  wire memory_reg_bram_9_n_66;
  wire memory_reg_bram_9_n_67;
  wire memory_reg_bram_9_n_7;
  wire memory_reg_bram_9_n_8;
  wire memory_reg_bram_9_n_9;
  wire memory_reg_mux_sel_b_pos_0_0;
  wire memory_reg_mux_sel_b_pos_0_1;
  wire memory_reg_mux_sel_b_pos_0_10;
  wire memory_reg_mux_sel_b_pos_0_11;
  wire memory_reg_mux_sel_b_pos_0_12;
  wire memory_reg_mux_sel_b_pos_0_13;
  wire memory_reg_mux_sel_b_pos_0_14;
  wire memory_reg_mux_sel_b_pos_0_15;
  wire memory_reg_mux_sel_b_pos_0_16;
  wire memory_reg_mux_sel_b_pos_0_17;
  wire memory_reg_mux_sel_b_pos_0_18;
  wire memory_reg_mux_sel_b_pos_0_19;
  wire memory_reg_mux_sel_b_pos_0_2;
  wire memory_reg_mux_sel_b_pos_0_20;
  wire memory_reg_mux_sel_b_pos_0_21;
  wire memory_reg_mux_sel_b_pos_0_22;
  wire memory_reg_mux_sel_b_pos_0_23;
  wire memory_reg_mux_sel_b_pos_0_24;
  wire memory_reg_mux_sel_b_pos_0_25;
  wire memory_reg_mux_sel_b_pos_0_26;
  wire memory_reg_mux_sel_b_pos_0_27;
  wire memory_reg_mux_sel_b_pos_0_28;
  wire memory_reg_mux_sel_b_pos_0_29;
  wire memory_reg_mux_sel_b_pos_0_3;
  wire memory_reg_mux_sel_b_pos_0_30;
  wire memory_reg_mux_sel_b_pos_0_31;
  wire memory_reg_mux_sel_b_pos_0_32;
  wire memory_reg_mux_sel_b_pos_0_33;
  wire memory_reg_mux_sel_b_pos_0_34;
  wire memory_reg_mux_sel_b_pos_0_35;
  wire memory_reg_mux_sel_b_pos_0_36;
  wire memory_reg_mux_sel_b_pos_0_37;
  wire memory_reg_mux_sel_b_pos_0_38;
  wire memory_reg_mux_sel_b_pos_0_39;
  wire memory_reg_mux_sel_b_pos_0_4;
  wire memory_reg_mux_sel_b_pos_0_40;
  wire memory_reg_mux_sel_b_pos_0_41;
  wire memory_reg_mux_sel_b_pos_0_42;
  wire memory_reg_mux_sel_b_pos_0_43;
  wire memory_reg_mux_sel_b_pos_0_44;
  wire memory_reg_mux_sel_b_pos_0_45;
  wire memory_reg_mux_sel_b_pos_0_46;
  wire memory_reg_mux_sel_b_pos_0_47;
  wire memory_reg_mux_sel_b_pos_0_48;
  wire memory_reg_mux_sel_b_pos_0_49;
  wire memory_reg_mux_sel_b_pos_0_5;
  wire memory_reg_mux_sel_b_pos_0_50;
  wire memory_reg_mux_sel_b_pos_0_51;
  wire memory_reg_mux_sel_b_pos_0_52;
  wire memory_reg_mux_sel_b_pos_0_53;
  wire memory_reg_mux_sel_b_pos_0_54;
  wire memory_reg_mux_sel_b_pos_0_55;
  wire memory_reg_mux_sel_b_pos_0_56;
  wire memory_reg_mux_sel_b_pos_0_57;
  wire memory_reg_mux_sel_b_pos_0_58;
  wire memory_reg_mux_sel_b_pos_0_59;
  wire memory_reg_mux_sel_b_pos_0_6;
  wire memory_reg_mux_sel_b_pos_0_60;
  wire memory_reg_mux_sel_b_pos_0_61;
  wire memory_reg_mux_sel_b_pos_0_62;
  wire memory_reg_mux_sel_b_pos_0_63;
  wire memory_reg_mux_sel_b_pos_0_64;
  wire memory_reg_mux_sel_b_pos_0_65;
  wire memory_reg_mux_sel_b_pos_0_66;
  wire memory_reg_mux_sel_b_pos_0_67;
  wire memory_reg_mux_sel_b_pos_0_7;
  wire memory_reg_mux_sel_b_pos_0_8;
  wire memory_reg_mux_sel_b_pos_0_9;
  wire memory_reg_mux_sel_b_pos_0_n_0;
  wire memory_reg_mux_sel_b_pos_1_n_0;
  wire memory_reg_mux_sel_b_pos_2_n_0;
  wire memory_reg_mux_sel_b_pos_3_n_0;
  wire [24:0]p_0_in;
  wire p_2_out;
  wire p_3_out;
  wire [7:0]p_4_in;
  wire [7:0]p_5_in;
  wire [7:0]p_6_in;
  wire [31:0]rs10;
  wire [31:0]rs20;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ALU_packed[ALU_FUN][0]_i_1 
       (.I0(ir[12]),
        .I1(ir[2]),
        .I2(ir[5]),
        .I3(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .O(\DEC_packed[ALU_FUN] [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \ALU_packed[ALU_FUN][0]_rep_i_1 
       (.I0(ir[12]),
        .I1(ir[2]),
        .I2(ir[5]),
        .I3(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .O(memory_reg_mux_sel_b_pos_0_67));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ALU_packed[ALU_FUN][1]_i_1 
       (.I0(ir[13]),
        .I1(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .I2(ir[2]),
        .O(\DEC_packed[ALU_FUN] [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ALU_packed[ALU_FUN][2]_i_1 
       (.I0(ir[14]),
        .I1(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .I2(ir[2]),
        .O(\DEC_packed[ALU_FUN] [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h32323000)) 
    \ALU_packed[ALU_FUN][3]_i_1 
       (.I0(\ALU_packed[ALU_FUN][3]_i_2_n_0 ),
        .I1(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .I2(ir[5]),
        .I3(ir[2]),
        .I4(ir[30]),
        .O(\DEC_packed[ALU_FUN] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_10 
       (.I0(memory_reg_bram_3_n_62),
        .I1(memory_reg_bram_2_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_62),
        .O(\ALU_packed[ALU_FUN][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_11 
       (.I0(memory_reg_bram_7_n_62),
        .I1(memory_reg_bram_6_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_62),
        .O(\ALU_packed[ALU_FUN][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_12 
       (.I0(memory_reg_bram_11_n_62),
        .I1(memory_reg_bram_10_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_62),
        .O(\ALU_packed[ALU_FUN][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_13 
       (.I0(memory_reg_bram_15_n_62),
        .I1(memory_reg_bram_14_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_62),
        .O(\ALU_packed[ALU_FUN][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_14 
       (.I0(memory_reg_bram_3_n_37),
        .I1(memory_reg_bram_2_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_37),
        .O(\ALU_packed[ALU_FUN][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_15 
       (.I0(memory_reg_bram_7_n_37),
        .I1(memory_reg_bram_6_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_37),
        .O(\ALU_packed[ALU_FUN][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_16 
       (.I0(memory_reg_bram_11_n_37),
        .I1(memory_reg_bram_10_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_37),
        .O(\ALU_packed[ALU_FUN][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[ALU_FUN][3]_i_17 
       (.I0(memory_reg_bram_15_n_37),
        .I1(memory_reg_bram_14_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_37),
        .O(\ALU_packed[ALU_FUN][3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ALU_packed[ALU_FUN][3]_i_2 
       (.I0(ir[12]),
        .I1(ir[2]),
        .I2(ir[14]),
        .I3(ir[13]),
        .O(\ALU_packed[ALU_FUN][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ALU_packed[ALU_FUN][3]_i_3 
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ir[3]),
        .I2(ir[6]),
        .I3(ir[4]),
        .O(\ALU_packed[ALU_FUN][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][0]_i_4 
       (.I0(memory_reg_bram_3_n_55),
        .I1(memory_reg_bram_2_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_55),
        .O(\ALU_packed[DM_Size][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][0]_i_5 
       (.I0(memory_reg_bram_7_n_55),
        .I1(memory_reg_bram_6_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_55),
        .O(\ALU_packed[DM_Size][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][0]_i_6 
       (.I0(memory_reg_bram_11_n_55),
        .I1(memory_reg_bram_10_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_55),
        .O(\ALU_packed[DM_Size][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][0]_i_7 
       (.I0(memory_reg_bram_15_n_55),
        .I1(memory_reg_bram_14_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_55),
        .O(\ALU_packed[DM_Size][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][1]_i_4 
       (.I0(memory_reg_bram_3_n_54),
        .I1(memory_reg_bram_2_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_54),
        .O(\ALU_packed[DM_Size][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][1]_i_5 
       (.I0(memory_reg_bram_7_n_54),
        .I1(memory_reg_bram_6_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_54),
        .O(\ALU_packed[DM_Size][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][1]_i_6 
       (.I0(memory_reg_bram_11_n_54),
        .I1(memory_reg_bram_10_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_54),
        .O(\ALU_packed[DM_Size][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_Size][1]_i_7 
       (.I0(memory_reg_bram_15_n_54),
        .I1(memory_reg_bram_14_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_54),
        .O(\ALU_packed[DM_Size][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_14 
       (.I0(memory_reg_bram_3_n_65),
        .I1(memory_reg_bram_2_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_65),
        .O(\ALU_packed[DM_WE]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_15 
       (.I0(memory_reg_bram_7_n_65),
        .I1(memory_reg_bram_6_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_65),
        .O(\ALU_packed[DM_WE]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_16 
       (.I0(memory_reg_bram_11_n_65),
        .I1(memory_reg_bram_10_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_65),
        .O(\ALU_packed[DM_WE]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_17 
       (.I0(memory_reg_bram_15_n_65),
        .I1(memory_reg_bram_14_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_65),
        .O(\ALU_packed[DM_WE]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_18 
       (.I0(memory_reg_bram_3_n_61),
        .I1(memory_reg_bram_2_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_61),
        .O(\ALU_packed[DM_WE]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_19 
       (.I0(memory_reg_bram_7_n_61),
        .I1(memory_reg_bram_6_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_61),
        .O(\ALU_packed[DM_WE]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ALU_packed[DM_WE]_i_2 
       (.I0(ir[2]),
        .I1(ir[6]),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(\ALU_packed[DM_WE]_i_6_n_0 ),
        .I4(ir[3]),
        .I5(HZ_ALU_DM_WE),
        .O(p_3_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_20 
       (.I0(memory_reg_bram_11_n_61),
        .I1(memory_reg_bram_10_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_61),
        .O(\ALU_packed[DM_WE]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_21 
       (.I0(memory_reg_bram_15_n_61),
        .I1(memory_reg_bram_14_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_61),
        .O(\ALU_packed[DM_WE]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_22 
       (.I0(memory_reg_bram_3_n_64),
        .I1(memory_reg_bram_2_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_64),
        .O(\ALU_packed[DM_WE]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_23 
       (.I0(memory_reg_bram_7_n_64),
        .I1(memory_reg_bram_6_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_64),
        .O(\ALU_packed[DM_WE]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_24 
       (.I0(memory_reg_bram_11_n_64),
        .I1(memory_reg_bram_10_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_64),
        .O(\ALU_packed[DM_WE]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[DM_WE]_i_25 
       (.I0(memory_reg_bram_15_n_64),
        .I1(memory_reg_bram_14_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_64),
        .O(\ALU_packed[DM_WE]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ALU_packed[DM_WE]_i_5 
       (.I0(ir[1]),
        .I1(ir[0]),
        .O(memory_reg_mux_sel_b_pos_0_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALU_packed[DM_WE]_i_6 
       (.I0(ir[5]),
        .I1(ir[4]),
        .O(\ALU_packed[DM_WE]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \ALU_packed[IMMED][0]_i_1 
       (.I0(ir[20]),
        .I1(\ALU_packed_reg[IMMED][0] ),
        .I2(memory_reg_mux_sel_b_pos_0_2),
        .I3(ir[7]),
        .I4(\ALU_packed_reg[IMMED][0]_0 ),
        .O(memory_reg_mux_sel_b_pos_0_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][25]_i_5 
       (.I0(memory_reg_bram_3_n_42),
        .I1(memory_reg_bram_2_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_42),
        .O(\ALU_packed[IMMED][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][25]_i_6 
       (.I0(memory_reg_bram_7_n_42),
        .I1(memory_reg_bram_6_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_42),
        .O(\ALU_packed[IMMED][25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][25]_i_7 
       (.I0(memory_reg_bram_11_n_42),
        .I1(memory_reg_bram_10_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_42),
        .O(\ALU_packed[IMMED][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][25]_i_8 
       (.I0(memory_reg_bram_15_n_42),
        .I1(memory_reg_bram_14_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_42),
        .O(\ALU_packed[IMMED][25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][26]_i_5 
       (.I0(memory_reg_bram_3_n_41),
        .I1(memory_reg_bram_2_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_41),
        .O(\ALU_packed[IMMED][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][26]_i_6 
       (.I0(memory_reg_bram_7_n_41),
        .I1(memory_reg_bram_6_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_41),
        .O(\ALU_packed[IMMED][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][26]_i_7 
       (.I0(memory_reg_bram_11_n_41),
        .I1(memory_reg_bram_10_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_41),
        .O(\ALU_packed[IMMED][26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][26]_i_8 
       (.I0(memory_reg_bram_15_n_41),
        .I1(memory_reg_bram_14_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_41),
        .O(\ALU_packed[IMMED][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][27]_i_5 
       (.I0(memory_reg_bram_3_n_40),
        .I1(memory_reg_bram_2_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_40),
        .O(\ALU_packed[IMMED][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][27]_i_6 
       (.I0(memory_reg_bram_7_n_40),
        .I1(memory_reg_bram_6_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_40),
        .O(\ALU_packed[IMMED][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][27]_i_7 
       (.I0(memory_reg_bram_11_n_40),
        .I1(memory_reg_bram_10_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_40),
        .O(\ALU_packed[IMMED][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][27]_i_8 
       (.I0(memory_reg_bram_15_n_40),
        .I1(memory_reg_bram_14_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_40),
        .O(\ALU_packed[IMMED][27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][28]_i_5 
       (.I0(memory_reg_bram_3_n_39),
        .I1(memory_reg_bram_2_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_39),
        .O(\ALU_packed[IMMED][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][28]_i_6 
       (.I0(memory_reg_bram_7_n_39),
        .I1(memory_reg_bram_6_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_39),
        .O(\ALU_packed[IMMED][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][28]_i_7 
       (.I0(memory_reg_bram_11_n_39),
        .I1(memory_reg_bram_10_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_39),
        .O(\ALU_packed[IMMED][28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][28]_i_8 
       (.I0(memory_reg_bram_15_n_39),
        .I1(memory_reg_bram_14_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_39),
        .O(\ALU_packed[IMMED][28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][29]_i_5 
       (.I0(memory_reg_bram_3_n_38),
        .I1(memory_reg_bram_2_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_38),
        .O(\ALU_packed[IMMED][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][29]_i_6 
       (.I0(memory_reg_bram_7_n_38),
        .I1(memory_reg_bram_6_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_38),
        .O(\ALU_packed[IMMED][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][29]_i_7 
       (.I0(memory_reg_bram_11_n_38),
        .I1(memory_reg_bram_10_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_38),
        .O(\ALU_packed[IMMED][29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][29]_i_8 
       (.I0(memory_reg_bram_15_n_38),
        .I1(memory_reg_bram_14_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_38),
        .O(\ALU_packed[IMMED][29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000018A01)) 
    \ALU_packed[IMMED][30]_i_2 
       (.I0(ir[6]),
        .I1(ir[2]),
        .I2(ir[3]),
        .I3(ir[5]),
        .I4(ir[4]),
        .I5(memory_reg_mux_sel_b_pos_0_0),
        .O(memory_reg_mux_sel_b_pos_0_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][31]_i_10 
       (.I0(memory_reg_bram_11_n_36),
        .I1(memory_reg_bram_10_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_36),
        .O(\ALU_packed[IMMED][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][31]_i_11 
       (.I0(memory_reg_bram_15_n_36),
        .I1(memory_reg_bram_14_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_36),
        .O(\ALU_packed[IMMED][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][31]_i_8 
       (.I0(memory_reg_bram_3_n_36),
        .I1(memory_reg_bram_2_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_36),
        .O(\ALU_packed[IMMED][31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[IMMED][31]_i_9 
       (.I0(memory_reg_bram_7_n_36),
        .I1(memory_reg_bram_6_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_36),
        .O(\ALU_packed[IMMED][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][0]_i_4 
       (.I0(memory_reg_bram_3_n_60),
        .I1(memory_reg_bram_2_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_60),
        .O(\ALU_packed[RFW_Addr][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][0]_i_5 
       (.I0(memory_reg_bram_7_n_60),
        .I1(memory_reg_bram_6_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_60),
        .O(\ALU_packed[RFW_Addr][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][0]_i_6 
       (.I0(memory_reg_bram_11_n_60),
        .I1(memory_reg_bram_10_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_60),
        .O(\ALU_packed[RFW_Addr][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][0]_i_7 
       (.I0(memory_reg_bram_15_n_60),
        .I1(memory_reg_bram_14_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_60),
        .O(\ALU_packed[RFW_Addr][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][1]_i_4 
       (.I0(memory_reg_bram_3_n_59),
        .I1(memory_reg_bram_2_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_59),
        .O(\ALU_packed[RFW_Addr][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][1]_i_5 
       (.I0(memory_reg_bram_7_n_59),
        .I1(memory_reg_bram_6_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_59),
        .O(\ALU_packed[RFW_Addr][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][1]_i_6 
       (.I0(memory_reg_bram_11_n_59),
        .I1(memory_reg_bram_10_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_59),
        .O(\ALU_packed[RFW_Addr][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][1]_i_7 
       (.I0(memory_reg_bram_15_n_59),
        .I1(memory_reg_bram_14_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_59),
        .O(\ALU_packed[RFW_Addr][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][2]_i_4 
       (.I0(memory_reg_bram_3_n_58),
        .I1(memory_reg_bram_2_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_58),
        .O(\ALU_packed[RFW_Addr][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][2]_i_5 
       (.I0(memory_reg_bram_7_n_58),
        .I1(memory_reg_bram_6_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_58),
        .O(\ALU_packed[RFW_Addr][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][2]_i_6 
       (.I0(memory_reg_bram_11_n_58),
        .I1(memory_reg_bram_10_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_58),
        .O(\ALU_packed[RFW_Addr][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][2]_i_7 
       (.I0(memory_reg_bram_15_n_58),
        .I1(memory_reg_bram_14_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_58),
        .O(\ALU_packed[RFW_Addr][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][3]_i_4 
       (.I0(memory_reg_bram_3_n_57),
        .I1(memory_reg_bram_2_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_57),
        .O(\ALU_packed[RFW_Addr][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][3]_i_5 
       (.I0(memory_reg_bram_7_n_57),
        .I1(memory_reg_bram_6_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_57),
        .O(\ALU_packed[RFW_Addr][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][3]_i_6 
       (.I0(memory_reg_bram_11_n_57),
        .I1(memory_reg_bram_10_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_57),
        .O(\ALU_packed[RFW_Addr][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][3]_i_7 
       (.I0(memory_reg_bram_15_n_57),
        .I1(memory_reg_bram_14_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_57),
        .O(\ALU_packed[RFW_Addr][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][4]_i_4 
       (.I0(memory_reg_bram_3_n_56),
        .I1(memory_reg_bram_2_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_56),
        .O(\ALU_packed[RFW_Addr][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][4]_i_5 
       (.I0(memory_reg_bram_7_n_56),
        .I1(memory_reg_bram_6_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_56),
        .O(\ALU_packed[RFW_Addr][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][4]_i_6 
       (.I0(memory_reg_bram_11_n_56),
        .I1(memory_reg_bram_10_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_56),
        .O(\ALU_packed[RFW_Addr][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[RFW_Addr][4]_i_7 
       (.I0(memory_reg_bram_15_n_56),
        .I1(memory_reg_bram_14_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_56),
        .O(\ALU_packed[RFW_Addr][4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ALU_packed[RF_SEL][0]_i_1 
       (.I0(\ALU_packed[ALU_FUN][3]_i_3_n_0 ),
        .O(\DEC_packed[RF_SEL] [0]));
  LUT6 #(
    .INIT(64'h0003000300000001)) 
    \ALU_packed[RF_SEL][1]_i_1 
       (.I0(ir[2]),
        .I1(ir[3]),
        .I2(ir[6]),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(ir[5]),
        .I5(ir[4]),
        .O(\DEC_packed[RF_SEL] [1]));
  LUT6 #(
    .INIT(64'hF0F0F8F000000000)) 
    \ALU_packed[RF_WE]_i_1 
       (.I0(ir[6]),
        .I1(\ALU_packed[DM_WE]_i_6_n_0 ),
        .I2(\DEC_packed[RF_SEL] [1]),
        .I3(ir[2]),
        .I4(memory_reg_mux_sel_b_pos_0_0),
        .I5(HZ_ALU_DM_WE),
        .O(p_2_out));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][0]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[0]),
        .O(memory_reg_mux_sel_b_pos_0_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][10]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[10]),
        .O(memory_reg_mux_sel_b_pos_0_13));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][11]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[11]),
        .O(memory_reg_mux_sel_b_pos_0_14));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][12]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[12]),
        .O(memory_reg_mux_sel_b_pos_0_15));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][13]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[13]),
        .O(memory_reg_mux_sel_b_pos_0_16));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][14]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[14]),
        .O(memory_reg_mux_sel_b_pos_0_17));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][15]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[15]),
        .O(memory_reg_mux_sel_b_pos_0_18));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][16]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[16]),
        .O(memory_reg_mux_sel_b_pos_0_19));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][17]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[17]),
        .O(memory_reg_mux_sel_b_pos_0_20));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][18]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[18]),
        .O(memory_reg_mux_sel_b_pos_0_21));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][19]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[19]),
        .O(memory_reg_mux_sel_b_pos_0_22));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][1]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[1]),
        .O(memory_reg_mux_sel_b_pos_0_4));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][20]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[20]),
        .O(memory_reg_mux_sel_b_pos_0_23));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][21]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[21]),
        .O(memory_reg_mux_sel_b_pos_0_24));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][22]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[22]),
        .O(memory_reg_mux_sel_b_pos_0_25));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][23]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[23]),
        .O(memory_reg_mux_sel_b_pos_0_26));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][24]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[24]),
        .O(memory_reg_mux_sel_b_pos_0_27));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][25]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[25]),
        .O(memory_reg_mux_sel_b_pos_0_28));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][26]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[26]),
        .O(memory_reg_mux_sel_b_pos_0_29));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][27]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[27]),
        .O(memory_reg_mux_sel_b_pos_0_30));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][28]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[28]),
        .O(memory_reg_mux_sel_b_pos_0_31));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][29]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[29]),
        .O(memory_reg_mux_sel_b_pos_0_32));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][2]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[2]),
        .O(memory_reg_mux_sel_b_pos_0_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][30]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[30]),
        .O(memory_reg_mux_sel_b_pos_0_33));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][31]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[31]),
        .O(memory_reg_mux_sel_b_pos_0_34));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][3]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[3]),
        .O(memory_reg_mux_sel_b_pos_0_6));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][4]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[4]),
        .O(memory_reg_mux_sel_b_pos_0_7));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][5]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[5]),
        .O(memory_reg_mux_sel_b_pos_0_8));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][6]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[6]),
        .O(memory_reg_mux_sel_b_pos_0_9));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][7]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[7]),
        .O(memory_reg_mux_sel_b_pos_0_10));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][8]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[8]),
        .O(memory_reg_mux_sel_b_pos_0_11));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS1][9]_i_1 
       (.I0(ir[17]),
        .I1(ir[15]),
        .I2(ir[16]),
        .I3(ir[18]),
        .I4(ir[19]),
        .I5(rs10[9]),
        .O(memory_reg_mux_sel_b_pos_0_12));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][0]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[0]),
        .O(memory_reg_mux_sel_b_pos_0_35));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][10]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[10]),
        .O(memory_reg_mux_sel_b_pos_0_45));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][11]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[11]),
        .O(memory_reg_mux_sel_b_pos_0_46));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][12]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[12]),
        .O(memory_reg_mux_sel_b_pos_0_47));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][13]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[13]),
        .O(memory_reg_mux_sel_b_pos_0_48));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][14]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[14]),
        .O(memory_reg_mux_sel_b_pos_0_49));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][15]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[15]),
        .O(memory_reg_mux_sel_b_pos_0_50));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][16]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[16]),
        .O(memory_reg_mux_sel_b_pos_0_51));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][17]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[17]),
        .O(memory_reg_mux_sel_b_pos_0_52));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][18]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[18]),
        .O(memory_reg_mux_sel_b_pos_0_53));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][19]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[19]),
        .O(memory_reg_mux_sel_b_pos_0_54));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][1]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[1]),
        .O(memory_reg_mux_sel_b_pos_0_36));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][20]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[20]),
        .O(memory_reg_mux_sel_b_pos_0_55));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][21]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[21]),
        .O(memory_reg_mux_sel_b_pos_0_56));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][22]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[22]),
        .O(memory_reg_mux_sel_b_pos_0_57));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][23]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[23]),
        .O(memory_reg_mux_sel_b_pos_0_58));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][24]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[24]),
        .O(memory_reg_mux_sel_b_pos_0_59));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][25]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[25]),
        .O(memory_reg_mux_sel_b_pos_0_60));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][26]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[26]),
        .O(memory_reg_mux_sel_b_pos_0_61));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][27]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[27]),
        .O(memory_reg_mux_sel_b_pos_0_62));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][28]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[28]),
        .O(memory_reg_mux_sel_b_pos_0_63));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][29]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[29]),
        .O(memory_reg_mux_sel_b_pos_0_64));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][2]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[2]),
        .O(memory_reg_mux_sel_b_pos_0_37));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][30]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[30]),
        .O(memory_reg_mux_sel_b_pos_0_65));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][31]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[31]),
        .O(memory_reg_mux_sel_b_pos_0_66));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][3]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[3]),
        .O(memory_reg_mux_sel_b_pos_0_38));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][4]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[4]),
        .O(memory_reg_mux_sel_b_pos_0_39));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][5]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[5]),
        .O(memory_reg_mux_sel_b_pos_0_40));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][6]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[6]),
        .O(memory_reg_mux_sel_b_pos_0_41));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][7]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[7]),
        .O(memory_reg_mux_sel_b_pos_0_42));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][8]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[8]),
        .O(memory_reg_mux_sel_b_pos_0_43));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ALU_packed[RS2][9]_i_1 
       (.I0(ir[22]),
        .I1(ir[20]),
        .I2(ir[21]),
        .I3(ir[23]),
        .I4(ir[24]),
        .I5(rs20[9]),
        .O(memory_reg_mux_sel_b_pos_0_44));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[func3][2]_i_4 
       (.I0(memory_reg_bram_3_n_53),
        .I1(memory_reg_bram_2_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_53),
        .O(\ALU_packed[func3][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[func3][2]_i_5 
       (.I0(memory_reg_bram_7_n_53),
        .I1(memory_reg_bram_6_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_53),
        .O(\ALU_packed[func3][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[func3][2]_i_6 
       (.I0(memory_reg_bram_11_n_53),
        .I1(memory_reg_bram_10_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_53),
        .O(\ALU_packed[func3][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[func3][2]_i_7 
       (.I0(memory_reg_bram_15_n_53),
        .I1(memory_reg_bram_14_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_53),
        .O(\ALU_packed[func3][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][0]_i_1 
       (.I0(ir[0]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][0]_i_5 
       (.I0(memory_reg_bram_3_n_67),
        .I1(memory_reg_bram_2_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_67),
        .O(\ALU_packed[op_code][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][0]_i_6 
       (.I0(memory_reg_bram_7_n_67),
        .I1(memory_reg_bram_6_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_67),
        .O(\ALU_packed[op_code][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][0]_i_7 
       (.I0(memory_reg_bram_11_n_67),
        .I1(memory_reg_bram_10_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_67),
        .O(\ALU_packed[op_code][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][0]_i_8 
       (.I0(memory_reg_bram_15_n_67),
        .I1(memory_reg_bram_14_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_67),
        .O(\ALU_packed[op_code][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][1]_i_1 
       (.I0(ir[1]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][1]_i_5 
       (.I0(memory_reg_bram_3_n_66),
        .I1(memory_reg_bram_2_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_66),
        .O(\ALU_packed[op_code][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][1]_i_6 
       (.I0(memory_reg_bram_7_n_66),
        .I1(memory_reg_bram_6_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_66),
        .O(\ALU_packed[op_code][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][1]_i_7 
       (.I0(memory_reg_bram_11_n_66),
        .I1(memory_reg_bram_10_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_66),
        .O(\ALU_packed[op_code][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][1]_i_8 
       (.I0(memory_reg_bram_15_n_66),
        .I1(memory_reg_bram_14_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_66),
        .O(\ALU_packed[op_code][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][2]_i_1 
       (.I0(ir[2]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][3]_i_1 
       (.I0(ir[3]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][4]_i_1 
       (.I0(ir[4]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][4]_i_5 
       (.I0(memory_reg_bram_3_n_63),
        .I1(memory_reg_bram_2_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_63),
        .O(\ALU_packed[op_code][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][4]_i_6 
       (.I0(memory_reg_bram_7_n_63),
        .I1(memory_reg_bram_6_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_63),
        .O(\ALU_packed[op_code][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][4]_i_7 
       (.I0(memory_reg_bram_11_n_63),
        .I1(memory_reg_bram_10_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_63),
        .O(\ALU_packed[op_code][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ALU_packed[op_code][4]_i_8 
       (.I0(memory_reg_bram_15_n_63),
        .I1(memory_reg_bram_14_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_63),
        .O(\ALU_packed[op_code][4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][5]_i_1 
       (.I0(ir[5]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ALU_packed[op_code][6]_i_1 
       (.I0(ir[6]),
        .I1(HZ_ALU_DM_WE),
        .O(DEC_RF_WE_reg[6]));
  LUT6 #(
    .INIT(64'h0000000020440020)) 
    \ALU_packed[srcA_SEL][0]_i_1 
       (.I0(ir[6]),
        .I1(ir[4]),
        .I2(ir[5]),
        .I3(ir[3]),
        .I4(ir[2]),
        .I5(memory_reg_mux_sel_b_pos_0_0),
        .O(\DEC_packed[srcA_SEL] ));
  LUT6 #(
    .INIT(64'h0000000000004007)) 
    \ALU_packed[srcB_SEL][0]_i_1 
       (.I0(ir[4]),
        .I1(ir[5]),
        .I2(ir[6]),
        .I3(ir[2]),
        .I4(memory_reg_mux_sel_b_pos_0_0),
        .I5(ir[3]),
        .O(\DEC_packed[srcB_SEL] [0]));
  LUT6 #(
    .INIT(64'h0000000021000040)) 
    \ALU_packed[srcB_SEL][1]_i_1 
       (.I0(ir[3]),
        .I1(ir[4]),
        .I2(ir[2]),
        .I3(ir[5]),
        .I4(ir[6]),
        .I5(memory_reg_mux_sel_b_pos_0_0),
        .O(\DEC_packed[srcB_SEL] [1]));
  MUXF8 \ALU_packed_reg[ALU_FUN][3]_i_4 
       (.I0(\ALU_packed_reg[ALU_FUN][3]_i_6_n_0 ),
        .I1(\ALU_packed_reg[ALU_FUN][3]_i_7_n_0 ),
        .O(ir[5]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 \ALU_packed_reg[ALU_FUN][3]_i_5 
       (.I0(\ALU_packed_reg[ALU_FUN][3]_i_8_n_0 ),
        .I1(\ALU_packed_reg[ALU_FUN][3]_i_9_n_0 ),
        .O(ir[30]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[ALU_FUN][3]_i_6 
       (.I0(\ALU_packed[ALU_FUN][3]_i_10_n_0 ),
        .I1(\ALU_packed[ALU_FUN][3]_i_11_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_i_6_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[ALU_FUN][3]_i_7 
       (.I0(\ALU_packed[ALU_FUN][3]_i_12_n_0 ),
        .I1(\ALU_packed[ALU_FUN][3]_i_13_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_i_7_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[ALU_FUN][3]_i_8 
       (.I0(\ALU_packed[ALU_FUN][3]_i_14_n_0 ),
        .I1(\ALU_packed[ALU_FUN][3]_i_15_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_i_8_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[ALU_FUN][3]_i_9 
       (.I0(\ALU_packed[ALU_FUN][3]_i_16_n_0 ),
        .I1(\ALU_packed[ALU_FUN][3]_i_17_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][3]_i_9_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[DM_Size][0]_i_1 
       (.I0(\ALU_packed_reg[DM_Size][0]_i_2_n_0 ),
        .I1(\ALU_packed_reg[DM_Size][0]_i_3_n_0 ),
        .O(ir[12]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[DM_Size][0]_i_2 
       (.I0(\ALU_packed[DM_Size][0]_i_4_n_0 ),
        .I1(\ALU_packed[DM_Size][0]_i_5_n_0 ),
        .O(\ALU_packed_reg[DM_Size][0]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_Size][0]_i_3 
       (.I0(\ALU_packed[DM_Size][0]_i_6_n_0 ),
        .I1(\ALU_packed[DM_Size][0]_i_7_n_0 ),
        .O(\ALU_packed_reg[DM_Size][0]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[DM_Size][1]_i_1 
       (.I0(\ALU_packed_reg[DM_Size][1]_i_2_n_0 ),
        .I1(\ALU_packed_reg[DM_Size][1]_i_3_n_0 ),
        .O(ir[13]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[DM_Size][1]_i_2 
       (.I0(\ALU_packed[DM_Size][1]_i_4_n_0 ),
        .I1(\ALU_packed[DM_Size][1]_i_5_n_0 ),
        .O(\ALU_packed_reg[DM_Size][1]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_Size][1]_i_3 
       (.I0(\ALU_packed[DM_Size][1]_i_6_n_0 ),
        .I1(\ALU_packed[DM_Size][1]_i_7_n_0 ),
        .O(\ALU_packed_reg[DM_Size][1]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_10 
       (.I0(\ALU_packed[DM_WE]_i_18_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_19_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_10_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_11 
       (.I0(\ALU_packed[DM_WE]_i_20_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_21_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_11_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_12 
       (.I0(\ALU_packed[DM_WE]_i_22_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_23_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_12_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_13 
       (.I0(\ALU_packed[DM_WE]_i_24_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_25_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_13_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[DM_WE]_i_3 
       (.I0(\ALU_packed_reg[DM_WE]_i_8_n_0 ),
        .I1(\ALU_packed_reg[DM_WE]_i_9_n_0 ),
        .O(ir[2]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 \ALU_packed_reg[DM_WE]_i_4 
       (.I0(\ALU_packed_reg[DM_WE]_i_10_n_0 ),
        .I1(\ALU_packed_reg[DM_WE]_i_11_n_0 ),
        .O(ir[6]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 \ALU_packed_reg[DM_WE]_i_7 
       (.I0(\ALU_packed_reg[DM_WE]_i_12_n_0 ),
        .I1(\ALU_packed_reg[DM_WE]_i_13_n_0 ),
        .O(ir[3]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_8 
       (.I0(\ALU_packed[DM_WE]_i_14_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_15_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_8_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[DM_WE]_i_9 
       (.I0(\ALU_packed[DM_WE]_i_16_n_0 ),
        .I1(\ALU_packed[DM_WE]_i_17_n_0 ),
        .O(\ALU_packed_reg[DM_WE]_i_9_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][25]_i_2 
       (.I0(\ALU_packed_reg[IMMED][25]_i_3_n_0 ),
        .I1(\ALU_packed_reg[IMMED][25]_i_4_n_0 ),
        .O(ir[25]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][25]_i_3 
       (.I0(\ALU_packed[IMMED][25]_i_5_n_0 ),
        .I1(\ALU_packed[IMMED][25]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][25]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][25]_i_4 
       (.I0(\ALU_packed[IMMED][25]_i_7_n_0 ),
        .I1(\ALU_packed[IMMED][25]_i_8_n_0 ),
        .O(\ALU_packed_reg[IMMED][25]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][26]_i_2 
       (.I0(\ALU_packed_reg[IMMED][26]_i_3_n_0 ),
        .I1(\ALU_packed_reg[IMMED][26]_i_4_n_0 ),
        .O(ir[26]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][26]_i_3 
       (.I0(\ALU_packed[IMMED][26]_i_5_n_0 ),
        .I1(\ALU_packed[IMMED][26]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][26]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][26]_i_4 
       (.I0(\ALU_packed[IMMED][26]_i_7_n_0 ),
        .I1(\ALU_packed[IMMED][26]_i_8_n_0 ),
        .O(\ALU_packed_reg[IMMED][26]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][27]_i_2 
       (.I0(\ALU_packed_reg[IMMED][27]_i_3_n_0 ),
        .I1(\ALU_packed_reg[IMMED][27]_i_4_n_0 ),
        .O(ir[27]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][27]_i_3 
       (.I0(\ALU_packed[IMMED][27]_i_5_n_0 ),
        .I1(\ALU_packed[IMMED][27]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][27]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][27]_i_4 
       (.I0(\ALU_packed[IMMED][27]_i_7_n_0 ),
        .I1(\ALU_packed[IMMED][27]_i_8_n_0 ),
        .O(\ALU_packed_reg[IMMED][27]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][28]_i_2 
       (.I0(\ALU_packed_reg[IMMED][28]_i_3_n_0 ),
        .I1(\ALU_packed_reg[IMMED][28]_i_4_n_0 ),
        .O(ir[28]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][28]_i_3 
       (.I0(\ALU_packed[IMMED][28]_i_5_n_0 ),
        .I1(\ALU_packed[IMMED][28]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][28]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][28]_i_4 
       (.I0(\ALU_packed[IMMED][28]_i_7_n_0 ),
        .I1(\ALU_packed[IMMED][28]_i_8_n_0 ),
        .O(\ALU_packed_reg[IMMED][28]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][29]_i_2 
       (.I0(\ALU_packed_reg[IMMED][29]_i_3_n_0 ),
        .I1(\ALU_packed_reg[IMMED][29]_i_4_n_0 ),
        .O(ir[29]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][29]_i_3 
       (.I0(\ALU_packed[IMMED][29]_i_5_n_0 ),
        .I1(\ALU_packed[IMMED][29]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][29]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][29]_i_4 
       (.I0(\ALU_packed[IMMED][29]_i_7_n_0 ),
        .I1(\ALU_packed[IMMED][29]_i_8_n_0 ),
        .O(\ALU_packed_reg[IMMED][29]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[IMMED][31]_i_4 
       (.I0(\ALU_packed_reg[IMMED][31]_i_6_n_0 ),
        .I1(\ALU_packed_reg[IMMED][31]_i_7_n_0 ),
        .O(ir[31]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[IMMED][31]_i_6 
       (.I0(\ALU_packed[IMMED][31]_i_8_n_0 ),
        .I1(\ALU_packed[IMMED][31]_i_9_n_0 ),
        .O(\ALU_packed_reg[IMMED][31]_i_6_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[IMMED][31]_i_7 
       (.I0(\ALU_packed[IMMED][31]_i_10_n_0 ),
        .I1(\ALU_packed[IMMED][31]_i_11_n_0 ),
        .O(\ALU_packed_reg[IMMED][31]_i_7_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[RFW_Addr][0]_i_1 
       (.I0(\ALU_packed_reg[RFW_Addr][0]_i_2_n_0 ),
        .I1(\ALU_packed_reg[RFW_Addr][0]_i_3_n_0 ),
        .O(ir[7]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][0]_i_2 
       (.I0(\ALU_packed[RFW_Addr][0]_i_4_n_0 ),
        .I1(\ALU_packed[RFW_Addr][0]_i_5_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][0]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][0]_i_3 
       (.I0(\ALU_packed[RFW_Addr][0]_i_6_n_0 ),
        .I1(\ALU_packed[RFW_Addr][0]_i_7_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][0]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[RFW_Addr][1]_i_1 
       (.I0(\ALU_packed_reg[RFW_Addr][1]_i_2_n_0 ),
        .I1(\ALU_packed_reg[RFW_Addr][1]_i_3_n_0 ),
        .O(ir[8]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][1]_i_2 
       (.I0(\ALU_packed[RFW_Addr][1]_i_4_n_0 ),
        .I1(\ALU_packed[RFW_Addr][1]_i_5_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][1]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][1]_i_3 
       (.I0(\ALU_packed[RFW_Addr][1]_i_6_n_0 ),
        .I1(\ALU_packed[RFW_Addr][1]_i_7_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][1]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[RFW_Addr][2]_i_1 
       (.I0(\ALU_packed_reg[RFW_Addr][2]_i_2_n_0 ),
        .I1(\ALU_packed_reg[RFW_Addr][2]_i_3_n_0 ),
        .O(ir[9]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][2]_i_2 
       (.I0(\ALU_packed[RFW_Addr][2]_i_4_n_0 ),
        .I1(\ALU_packed[RFW_Addr][2]_i_5_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][2]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][2]_i_3 
       (.I0(\ALU_packed[RFW_Addr][2]_i_6_n_0 ),
        .I1(\ALU_packed[RFW_Addr][2]_i_7_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][2]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[RFW_Addr][3]_i_1 
       (.I0(\ALU_packed_reg[RFW_Addr][3]_i_2_n_0 ),
        .I1(\ALU_packed_reg[RFW_Addr][3]_i_3_n_0 ),
        .O(ir[10]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][3]_i_2 
       (.I0(\ALU_packed[RFW_Addr][3]_i_4_n_0 ),
        .I1(\ALU_packed[RFW_Addr][3]_i_5_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][3]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][3]_i_3 
       (.I0(\ALU_packed[RFW_Addr][3]_i_6_n_0 ),
        .I1(\ALU_packed[RFW_Addr][3]_i_7_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][3]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[RFW_Addr][4]_i_1 
       (.I0(\ALU_packed_reg[RFW_Addr][4]_i_2_n_0 ),
        .I1(\ALU_packed_reg[RFW_Addr][4]_i_3_n_0 ),
        .O(ir[11]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][4]_i_2 
       (.I0(\ALU_packed[RFW_Addr][4]_i_4_n_0 ),
        .I1(\ALU_packed[RFW_Addr][4]_i_5_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][4]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[RFW_Addr][4]_i_3 
       (.I0(\ALU_packed[RFW_Addr][4]_i_6_n_0 ),
        .I1(\ALU_packed[RFW_Addr][4]_i_7_n_0 ),
        .O(\ALU_packed_reg[RFW_Addr][4]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[func3][2]_i_1 
       (.I0(\ALU_packed_reg[func3][2]_i_2_n_0 ),
        .I1(\ALU_packed_reg[func3][2]_i_3_n_0 ),
        .O(ir[14]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[func3][2]_i_2 
       (.I0(\ALU_packed[func3][2]_i_4_n_0 ),
        .I1(\ALU_packed[func3][2]_i_5_n_0 ),
        .O(\ALU_packed_reg[func3][2]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[func3][2]_i_3 
       (.I0(\ALU_packed[func3][2]_i_6_n_0 ),
        .I1(\ALU_packed[func3][2]_i_7_n_0 ),
        .O(\ALU_packed_reg[func3][2]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[op_code][0]_i_2 
       (.I0(\ALU_packed_reg[op_code][0]_i_3_n_0 ),
        .I1(\ALU_packed_reg[op_code][0]_i_4_n_0 ),
        .O(ir[0]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[op_code][0]_i_3 
       (.I0(\ALU_packed[op_code][0]_i_5_n_0 ),
        .I1(\ALU_packed[op_code][0]_i_6_n_0 ),
        .O(\ALU_packed_reg[op_code][0]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[op_code][0]_i_4 
       (.I0(\ALU_packed[op_code][0]_i_7_n_0 ),
        .I1(\ALU_packed[op_code][0]_i_8_n_0 ),
        .O(\ALU_packed_reg[op_code][0]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[op_code][1]_i_2 
       (.I0(\ALU_packed_reg[op_code][1]_i_3_n_0 ),
        .I1(\ALU_packed_reg[op_code][1]_i_4_n_0 ),
        .O(ir[1]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[op_code][1]_i_3 
       (.I0(\ALU_packed[op_code][1]_i_5_n_0 ),
        .I1(\ALU_packed[op_code][1]_i_6_n_0 ),
        .O(\ALU_packed_reg[op_code][1]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[op_code][1]_i_4 
       (.I0(\ALU_packed[op_code][1]_i_7_n_0 ),
        .I1(\ALU_packed[op_code][1]_i_8_n_0 ),
        .O(\ALU_packed_reg[op_code][1]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \ALU_packed_reg[op_code][4]_i_2 
       (.I0(\ALU_packed_reg[op_code][4]_i_3_n_0 ),
        .I1(\ALU_packed_reg[op_code][4]_i_4_n_0 ),
        .O(ir[4]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \ALU_packed_reg[op_code][4]_i_3 
       (.I0(\ALU_packed[op_code][4]_i_5_n_0 ),
        .I1(\ALU_packed[op_code][4]_i_6_n_0 ),
        .O(\ALU_packed_reg[op_code][4]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \ALU_packed_reg[op_code][4]_i_4 
       (.I0(\ALU_packed[op_code][4]_i_7_n_0 ),
        .I1(\ALU_packed[op_code][4]_i_8_n_0 ),
        .O(\ALU_packed_reg[op_code][4]_i_4_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    \DM_packed[RS2][30]_i_2 
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(\DM_packed[RS2][30]_i_3_n_0 ),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[30]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \DM_packed[RS2][30]_i_3 
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[6]),
        .O(\DM_packed[RS2][30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DM_packed[RS2][31]_i_3 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(p_6_in[7]),
        .O(\memKeyBuffer_reg[2]_13 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \DM_packed[result][0]_i_57 
       (.I0(ALU_srcB[2]),
        .I1(ALU_srcA[2]),
        .I2(ALU_srcA[3]),
        .I3(ALU_srcB[3]),
        .O(\ALU_packed_reg[IMMED][2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][0]_i_6 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[0]),
        .O(\ALU_packed_reg[IMMED][4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h000B0008)) 
    \DM_packed[result][10]_i_4 
       (.I0(ALU_srcA[3]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcB[4]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[7]),
        .O(\ALU_packed_reg[srcA_SEL][0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][14]_i_7 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[7]),
        .O(\ALU_packed_reg[IMMED][4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][15]_i_13 
       (.I0(ioBuffer[15]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \DM_packed[result][15]_i_14 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[7]),
        .O(\memKeyBuffer_reg[2]_11 ));
  LUT6 #(
    .INIT(64'h1111111111101010)) 
    \DM_packed[result][15]_i_15 
       (.I0(memKeyBuffer[0]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_12_17_i_27_n_0),
        .I3(p_6_in[7]),
        .I4(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .O(\memKeyBuffer_reg[0]_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DM_packed[result][15]_i_9 
       (.I0(ALU_srcB[3]),
        .I1(ALU_srcB[4]),
        .O(\ALU_packed_reg[IMMED][3]_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \DM_packed[result][22]_i_10 
       (.I0(\DM_packed[result][28]_i_6_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\ALU_packed_reg[IMMED][3] ),
        .I3(ALU_srcA[24]),
        .I4(ALU_srcB[1]),
        .I5(\DM_packed[result][22]_i_4 ),
        .O(\ALU_packed_reg[IMMED][2]_4 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \DM_packed[result][23]_i_11 
       (.I0(\DM_packed[result][29]_i_5_n_0 ),
        .I1(ALU_srcB[2]),
        .I2(\ALU_packed_reg[IMMED][3] ),
        .I3(ALU_srcA[25]),
        .I4(ALU_srcB[1]),
        .I5(\DM_packed[result][23]_i_4 ),
        .O(\ALU_packed_reg[IMMED][2]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    \DM_packed[result][23]_i_30 
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(\DM_packed[result][23]_i_52_n_0 ),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[23]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \DM_packed[result][23]_i_52 
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[7]),
        .O(\DM_packed[result][23]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_53 
       (.I0(\DM_packed[result][23]_i_61_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[8]_i_23_n_0 ),
        .I3(\DM_packed[result][23]_i_62_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_54 
       (.I0(\DM_packed[result][23]_i_63_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[12]_i_25_n_0 ),
        .I3(\DM_packed[result][23]_i_64_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_55 
       (.I0(\DM_packed[result][23]_i_65_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[10]_i_27_n_0 ),
        .I3(\DM_packed[result][23]_i_66_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_56 
       (.I0(\DM_packed[result][23]_i_67_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[14]_i_30_n_0 ),
        .I3(\DM_packed[result][23]_i_68_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_57 
       (.I0(\DM_packed[result][23]_i_69_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[9]_i_25_n_0 ),
        .I3(\DM_packed[result][23]_i_70_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_58 
       (.I0(\DM_packed[result][23]_i_71_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[13]_i_23_n_0 ),
        .I3(\DM_packed[result][23]_i_72_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_59 
       (.I0(\DM_packed[result][23]_i_73_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\PC_count[11]_i_34_n_0 ),
        .I3(\DM_packed[result][23]_i_74_n_0 ),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \DM_packed[result][23]_i_60 
       (.I0(\DM_packed[result][23]_i_75_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(\DM_packed[result][23]_i_76_n_0 ),
        .I3(RAM_reg_r1_0_31_12_17_i_27_n_0),
        .I4(MEM_DOUT21),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_61 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[0]),
        .O(\DM_packed[result][23]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_62 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[0]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_63 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[4]),
        .O(\DM_packed[result][23]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_64 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[4]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_65 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[2]),
        .O(\DM_packed[result][23]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_66 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[2]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_67 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[6]),
        .O(\DM_packed[result][23]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_68 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[6]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_69 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[1]),
        .O(\DM_packed[result][23]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_70 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[1]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_71 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[5]),
        .O(\DM_packed[result][23]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_72 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[5]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_73 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[3]),
        .O(\DM_packed[result][23]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0000000053520100)) 
    \DM_packed[result][23]_i_74 
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(p_4_in[3]),
        .I5(memKeyBuffer[1]),
        .O(\DM_packed[result][23]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \DM_packed[result][23]_i_75 
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(p_5_in[7]),
        .O(\DM_packed[result][23]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \DM_packed[result][23]_i_76 
       (.I0(p_6_in[7]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\DM_packed[result][23]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][24]_i_5 
       (.I0(\DM_packed[result][30]_i_7_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_5 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][28]_i_6_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\ALU_packed_reg[IMMED][4]_6 ),
        .O(\ALU_packed_reg[IMMED][1]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][24]_i_8 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[26]),
        .O(\ALU_packed_reg[IMMED][4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][24]_i_9 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[24]),
        .O(\ALU_packed_reg[IMMED][4]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][25]_i_4 
       (.I0(\ALU_packed_reg[IMMED][4] ),
        .I1(\ALU_packed_reg[IMMED][4]_4 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][29]_i_5_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\DM_packed[result][25]_i_6_n_0 ),
        .O(\ALU_packed_reg[IMMED][1]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][25]_i_5 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[27]),
        .O(\ALU_packed_reg[IMMED][4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][25]_i_6 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[25]),
        .O(\DM_packed[result][25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \DM_packed[result][26]_i_8 
       (.I0(\DM_packed[result][28]_i_6_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][30]_i_7_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\ALU_packed_reg[IMMED][3] ),
        .I5(ALU_srcA[26]),
        .O(\ALU_packed_reg[IMMED][1]_13 ));
  LUT6 #(
    .INIT(64'h30BB008830880088)) 
    \DM_packed[result][27]_i_8 
       (.I0(\DM_packed[result][29]_i_5_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(ALU_srcA[31]),
        .I3(ALU_srcB[2]),
        .I4(\ALU_packed_reg[IMMED][3] ),
        .I5(ALU_srcA[27]),
        .O(\ALU_packed_reg[IMMED][1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][28]_i_5 
       (.I0(\DM_packed[result][30]_i_7_n_0 ),
        .I1(\DM_packed[result][28]_i_6_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(ALU_srcB[2]),
        .O(\ALU_packed_reg[IMMED][1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][28]_i_6 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[28]),
        .O(\DM_packed[result][28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][29]_i_4 
       (.I0(\ALU_packed_reg[IMMED][4] ),
        .I1(\DM_packed[result][29]_i_5_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(ALU_srcB[2]),
        .O(\ALU_packed_reg[IMMED][1]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][29]_i_5 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[29]),
        .O(\DM_packed[result][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A0A8AA0800080)) 
    \DM_packed[result][30]_i_2 
       (.I0(\DM_packed_reg[result][4] ),
        .I1(\ALU_packed_reg[IMMED][1]_2 ),
        .I2(\PC_count_reg[3]_0 ),
        .I3(ALU_srcB[0]),
        .I4(\ALU_packed_reg[IMMED][1]_3 ),
        .I5(\DM_packed_reg[result][30] [1]),
        .O(\ALU_packed_reg[ALU_FUN][0]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \DM_packed[result][30]_i_4 
       (.I0(\DM_packed[result][29]_i_2 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I3(ALU_srcB[2]),
        .I4(\ALU_packed_reg[srcA_SEL][0]_1 ),
        .O(\ALU_packed_reg[IMMED][1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][30]_i_5 
       (.I0(ALU_srcB[2]),
        .I1(ALU_srcB[1]),
        .I2(\DM_packed[result][30]_i_7_n_0 ),
        .O(\ALU_packed_reg[IMMED][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][30]_i_6 
       (.I0(ALU_srcB[2]),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[IMMED][4] ),
        .O(\ALU_packed_reg[IMMED][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][30]_i_7 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[30]),
        .O(\DM_packed[result][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \DM_packed[result][31]_i_5 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_5 ),
        .I1(\ALU_packed_reg[srcA_SEL][0]_6 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I4(ALU_srcB[2]),
        .I5(\ALU_packed_reg[srcA_SEL][0]_1 ),
        .O(\ALU_packed_reg[IMMED][1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DM_packed[result][31]_i_8 
       (.I0(ALU_srcB[3]),
        .I1(ALU_srcB[4]),
        .O(\ALU_packed_reg[IMMED][3] ));
  LUT6 #(
    .INIT(64'hAA8A0A8AA0800080)) 
    \DM_packed[result][4]_i_2 
       (.I0(\DM_packed_reg[result][4] ),
        .I1(\ALU_packed_reg[IMMED][1]_0 ),
        .I2(\PC_count_reg[3]_0 ),
        .I3(ALU_srcB[0]),
        .I4(\ALU_packed_reg[IMMED][1]_1 ),
        .I5(\DM_packed_reg[result][30] [0]),
        .O(\ALU_packed_reg[ALU_FUN][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \DM_packed[result][4]_i_4 
       (.I0(\ALU_packed_reg[IMMED][4]_0 ),
        .I1(\PC_count[3]_i_15_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(ALU_srcB[2]),
        .O(\ALU_packed_reg[IMMED][1]_1 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \DM_packed[result][5]_i_4 
       (.I0(\PC_count[3]_i_17_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[IMMED][4]_3 ),
        .I3(ALU_srcB[2]),
        .I4(\ALU_packed_reg[IMMED][3] ),
        .I5(ALU_srcA[4]),
        .O(\ALU_packed_reg[IMMED][1]_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \DM_packed[result][6]_i_5 
       (.I0(\PC_count[3]_i_15_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[IMMED][4]_0 ),
        .I3(ALU_srcB[2]),
        .I4(\ALU_packed_reg[IMMED][3] ),
        .I5(ALU_srcA[5]),
        .O(\ALU_packed_reg[IMMED][1]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][7]_i_5 
       (.I0(\ALU_packed_reg[IMMED][4]_3 ),
        .I1(\DM_packed[result][8]_i_9_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[3]_i_17_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\ALU_packed_reg[IMMED][4]_2 ),
        .O(\ALU_packed_reg[IMMED][1]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][8]_i_4 
       (.I0(\ALU_packed_reg[IMMED][4]_0 ),
        .I1(\DM_packed[result][8]_i_7_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[3]_i_15_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\ALU_packed_reg[IMMED][4]_7 ),
        .O(\ALU_packed_reg[IMMED][1]_21 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DM_packed[result][8]_i_5 
       (.I0(\PC_count[3]_i_17_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_2 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][8]_i_9_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[10]_i_11 ),
        .O(\ALU_packed_reg[IMMED][1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][8]_i_7 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[5]),
        .O(\DM_packed[result][8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][8]_i_8 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[6]),
        .O(\ALU_packed_reg[IMMED][4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \DM_packed[result][8]_i_9 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[4]),
        .O(\DM_packed[result][8]_i_9_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LEDS[15]_i_2 
       (.I0(\LEDS[15]_i_3_n_0 ),
        .I1(\addr2BUFFER_reg[31]_0 [16]),
        .I2(\addr2BUFFER_reg[31]_0 [17]),
        .I3(\addr2BUFFER_reg[31]_0 [19]),
        .I4(\addr2BUFFER_reg[31]_0 [18]),
        .I5(\LEDS[15]_i_4_n_0 ),
        .O(\DM_packed_reg[result][16] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LEDS[15]_i_3 
       (.I0(\addr2BUFFER_reg[31]_0 [20]),
        .I1(\addr2BUFFER_reg[31]_0 [21]),
        .I2(\addr2BUFFER_reg[31]_0 [22]),
        .I3(\addr2BUFFER_reg[31]_0 [23]),
        .O(\LEDS[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LEDS[15]_i_4 
       (.I0(\addr2BUFFER_reg[31]_0 [27]),
        .I1(\addr2BUFFER_reg[31]_0 [26]),
        .I2(\addr2BUFFER_reg[31]_0 [24]),
        .I3(\addr2BUFFER_reg[31]_0 [25]),
        .I4(\LEDS[15]_i_5_n_0 ),
        .O(\LEDS[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LEDS[15]_i_5 
       (.I0(\addr2BUFFER_reg[31]_0 [29]),
        .I1(\addr2BUFFER_reg[31]_0 [28]),
        .I2(\addr2BUFFER_reg[31]_0 [30]),
        .I3(\addr2BUFFER_reg[31]_0 [31]),
        .O(\LEDS[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    PC_WE_i_1
       (.I0(PC_WE2),
        .I1(\Hazard_Generator/PC_WE4 ),
        .I2(\Hazard_Generator/PC_WE45_out ),
        .I3(\ALU_packed_reg[RF_WE]__0 ),
        .I4(DEC_ALU_WE),
        .O(\ALU_packed_reg[RF_WE] ));
  LUT6 #(
    .INIT(64'h9000900000900000)) 
    PC_WE_i_3
       (.I0(ir[24]),
        .I1(D[4]),
        .I2(PC_WE_i_6_n_0),
        .I3(D[3]),
        .I4(PC_WE_i_7_n_0),
        .I5(ir[23]),
        .O(\Hazard_Generator/PC_WE4 ));
  LUT6 #(
    .INIT(64'h9000900000900000)) 
    PC_WE_i_4
       (.I0(ir[19]),
        .I1(D[4]),
        .I2(PC_WE_i_8_n_0),
        .I3(D[3]),
        .I4(PC_WE_i_9_n_0),
        .I5(ir[18]),
        .O(\Hazard_Generator/PC_WE45_out ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PC_WE_i_6
       (.I0(ir[20]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(ir[22]),
        .I4(D[1]),
        .I5(ir[21]),
        .O(PC_WE_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PC_WE_i_7
       (.I0(ir[22]),
        .I1(ir[24]),
        .I2(ir[20]),
        .I3(ir[21]),
        .O(PC_WE_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    PC_WE_i_8
       (.I0(ir[15]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(ir[17]),
        .I4(D[1]),
        .I5(ir[16]),
        .O(PC_WE_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PC_WE_i_9
       (.I0(ir[17]),
        .I1(ir[19]),
        .I2(ir[15]),
        .I3(ir[16]),
        .O(PC_WE_i_9_n_0));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \PC_count[0]_i_16 
       (.I0(\ALU_packed_reg[IMMED][4]_3 ),
        .I1(ALU_srcA[16]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[24]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[8]),
        .O(\ALU_packed_reg[srcA_SEL][0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0EFE0)) 
    \PC_count[10]_i_15 
       (.I0(\PC_count[10]_i_19_n_0 ),
        .I1(\PC_count[6]_i_6 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[10]_i_20_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[6]_i_6_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[10]_i_16 
       (.I0(\DM_packed[result][8]_i_9_n_0 ),
        .I1(\PC_count[10]_i_11 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[IMMED][4]_2 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[10]_i_11_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[10]_i_17 
       (.I0(\PC_count[3]_i_15_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_7 ),
        .I2(ALU_srcB[1]),
        .I3(\DM_packed[result][8]_i_7_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[10]_i_11_1 ),
        .O(\ALU_packed_reg[IMMED][1]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[10]_i_19 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[22]),
        .O(\PC_count[10]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[10]_i_20 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[18]),
        .O(\PC_count[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[10]_i_23 
       (.I0(ioBuffer[10]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[10]_i_24 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[2]),
        .O(\memKeyBuffer_reg[2]_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[10]_i_25 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[2]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[10]_i_27_n_0 ),
        .O(\memKeyBuffer_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[10]_i_27 
       (.I0(p_6_in[2]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0EFE0)) 
    \PC_count[11]_i_17 
       (.I0(\PC_count[11]_i_31_n_0 ),
        .I1(\DM_packed[result][5]_i_5 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[11]_i_32_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\DM_packed[result][5]_i_5_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[11]_i_27 
       (.I0(ioBuffer[11]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[11]_i_28 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[3]),
        .O(\memKeyBuffer_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[11]_i_29 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[3]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[11]_i_34_n_0 ),
        .O(\memKeyBuffer_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[11]_i_31 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[23]),
        .O(\PC_count[11]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[11]_i_32 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[19]),
        .O(\PC_count[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[11]_i_34 
       (.I0(p_6_in[3]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_count[12]_i_17 
       (.I0(\DM_packed[result][8]_i_7_n_0 ),
        .I1(\PC_count[10]_i_11_1 ),
        .I2(ALU_srcB[1]),
        .I3(\ALU_packed_reg[IMMED][4]_7 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[12]_i_11 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[12]_i_21 
       (.I0(ioBuffer[12]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[12]_i_22 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[4]),
        .O(\memKeyBuffer_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[12]_i_23 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[4]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[12]_i_25_n_0 ),
        .O(\memKeyBuffer_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[12]_i_25 
       (.I0(p_6_in[4]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[12]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[13]_i_18 
       (.I0(ioBuffer[13]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[13]_i_19 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[5]),
        .O(\memKeyBuffer_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[13]_i_20 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[5]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[13]_i_23_n_0 ),
        .O(\memKeyBuffer_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[13]_i_23 
       (.I0(p_6_in[5]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[13]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[14]_i_23 
       (.I0(ioBuffer[14]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[14]_i_24 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[6]),
        .O(\memKeyBuffer_reg[2]_10 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[14]_i_25 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[6]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[14]_i_30_n_0 ),
        .O(\memKeyBuffer_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[14]_i_27 
       (.I0(memKeyBuffer[0]),
        .I1(MEM_DOUT21),
        .O(\PC_count[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_count[14]_i_28 
       (.I0(MEM_DOUT21),
        .I1(memKeyBuffer[0]),
        .O(\PC_count[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \PC_count[14]_i_29 
       (.I0(memKeyBuffer[4]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[2]),
        .O(\PC_count[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[14]_i_30 
       (.I0(p_6_in[6]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFAFAFEAEAAAA)) 
    \PC_count[1]_i_12 
       (.I0(\ALU_packed_reg[IMMED][4]_0 ),
        .I1(ALU_srcA[17]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[25]),
        .I4(ALU_srcB[4]),
        .I5(ALU_srcA[9]),
        .O(\ALU_packed_reg[srcA_SEL][0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \PC_count[27]_i_11 
       (.I0(ALU_srcA[29]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[2]),
        .O(\PC_count[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \PC_count[27]_i_12 
       (.I0(ALU_srcA[27]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[2]),
        .O(\ALU_packed_reg[srcA_SEL][0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \PC_count[27]_i_13 
       (.I0(ALU_srcA[30]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[2]),
        .O(\PC_count[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \PC_count[27]_i_14 
       (.I0(ALU_srcA[28]),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcB[3]),
        .I3(ALU_srcA[31]),
        .I4(ALU_srcB[2]),
        .O(\ALU_packed_reg[srcA_SEL][0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[27]_i_6 
       (.I0(\PC_count[27]_i_11_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_8 ),
        .O(\ALU_packed_reg[IMMED][1]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[27]_i_7 
       (.I0(\PC_count[27]_i_13_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_7 ),
        .O(\ALU_packed_reg[IMMED][1]_15 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_count[29]_i_12 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_1 ),
        .I1(ALU_srcB[2]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_2 ),
        .I3(ALU_srcB[1]),
        .I4(\DM_packed[result][29]_i_2 ),
        .I5(\PC_count_reg[4] ),
        .O(\ALU_packed_reg[IMMED][2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PC_count[29]_i_13 
       (.I0(\DM_packed[result][29]_i_2_0 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[31]_i_31_n_0 ),
        .I3(ALU_srcB[2]),
        .I4(\PC_count[31]_i_32_n_0 ),
        .O(\ALU_packed_reg[IMMED][1]_5 ));
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[2]_i_11 
       (.I0(\PC_count[2]_i_5 ),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcA[2]),
        .O(\ALU_packed_reg[ALU_FUN][0]_rep ));
  LUT6 #(
    .INIT(64'h000000B000000080)) 
    \PC_count[30]_i_16 
       (.I0(\ALU_packed_reg[IMMED][4] ),
        .I1(ALU_srcB[0]),
        .I2(\PC_count_reg[3]_0 ),
        .I3(ALU_srcB[2]),
        .I4(ALU_srcB[1]),
        .I5(\DM_packed[result][30]_i_7_n_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0]_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \PC_count[30]_i_17 
       (.I0(\DM_packed[result][29]_i_5_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_1 ),
        .I2(ALU_srcA[13]),
        .I3(ALU_srcB[3]),
        .I4(\PC_count[30]_i_11_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC_count[30]_i_18 
       (.I0(\ALU_packed_reg[IMMED][3] ),
        .I1(ALU_srcA[25]),
        .I2(\ALU_packed_reg[IMMED][4]_1 ),
        .I3(ALU_srcA[9]),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[30]_i_11 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_2 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \PC_count[31]_i_11 
       (.I0(\PC_count[31]_i_29_n_0 ),
        .I1(\PC_count[31]_i_30_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(\PC_count[31]_i_31_n_0 ),
        .I4(ALU_srcB[2]),
        .I5(\PC_count[31]_i_32_n_0 ),
        .O(\ALU_packed_reg[IMMED][1]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    \PC_count[31]_i_16 
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(\PC_count[31]_i_33_n_0 ),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[31]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \PC_count[31]_i_25 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[31]),
        .O(\ALU_packed_reg[IMMED][4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC_count[31]_i_27 
       (.I0(\ALU_packed_reg[IMMED][3] ),
        .I1(ALU_srcA[27]),
        .I2(\ALU_packed_reg[IMMED][4]_1 ),
        .I3(ALU_srcA[11]),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[31]_i_10 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_6 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \PC_count[31]_i_28 
       (.I0(\ALU_packed_reg[IMMED][4] ),
        .I1(\ALU_packed_reg[IMMED][4]_1 ),
        .I2(ALU_srcA[15]),
        .I3(ALU_srcB[3]),
        .I4(\PC_count[31]_i_10_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_5 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \PC_count[31]_i_29 
       (.I0(\DM_packed[result][30]_i_7_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_1 ),
        .I2(ALU_srcA[14]),
        .I3(ALU_srcB[3]),
        .I4(\PC_count[31]_i_11_1 ),
        .O(\PC_count[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC_count[31]_i_30 
       (.I0(\ALU_packed_reg[IMMED][3] ),
        .I1(ALU_srcA[26]),
        .I2(\ALU_packed_reg[IMMED][4]_1 ),
        .I3(ALU_srcA[10]),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[31]_i_11_0 ),
        .O(\PC_count[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC_count[31]_i_31 
       (.I0(\ALU_packed_reg[IMMED][3] ),
        .I1(ALU_srcA[24]),
        .I2(\ALU_packed_reg[IMMED][4]_1 ),
        .I3(ALU_srcA[8]),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[29]_i_13_0 ),
        .O(\PC_count[31]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \PC_count[31]_i_32 
       (.I0(\DM_packed[result][28]_i_6_n_0 ),
        .I1(\ALU_packed_reg[IMMED][4]_1 ),
        .I2(ALU_srcA[12]),
        .I3(ALU_srcB[3]),
        .I4(\PC_count[29]_i_13_1 ),
        .O(\PC_count[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \PC_count[31]_i_33 
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[7]),
        .O(\PC_count[31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[31]_i_42 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .O(\ALU_packed_reg[IMMED][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \PC_count[3]_i_10 
       (.I0(\ALU_packed_reg[IMMED][4]_3 ),
        .I1(\PC_count[3]_i_17_n_0 ),
        .I2(ALU_srcB[1]),
        .I3(ALU_srcB[2]),
        .O(\ALU_packed_reg[IMMED][1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[3]_i_11 
       (.I0(\PC_count_reg[3]_0 ),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[3]),
        .O(\PC_count[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \PC_count[3]_i_15 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[3]),
        .O(\PC_count[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \PC_count[3]_i_16 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[1]),
        .O(\ALU_packed_reg[IMMED][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \PC_count[3]_i_17 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[2]),
        .O(\PC_count[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA8888A8888888)) 
    \PC_count[3]_i_5 
       (.I0(\PC_count_reg[3] ),
        .I1(\PC_count[3]_i_11_n_0 ),
        .I2(\ALU_packed_reg[IMMED][1] ),
        .I3(ALU_srcB[0]),
        .I4(\PC_count_reg[3]_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(\ALU_packed_reg[ALU_FUN][0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00005410)) 
    \PC_count[3]_i_9 
       (.I0(ALU_srcB[2]),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[3]_i_15_n_0 ),
        .I3(\ALU_packed_reg[IMMED][4]_0 ),
        .I4(\PC_count_reg[4] ),
        .O(\ALU_packed_reg[IMMED][2] ));
  LUT6 #(
    .INIT(64'hAFAFEFE0AFA0EFE0)) 
    \PC_count[4]_i_14 
       (.I0(\PC_count[8]_i_16_n_0 ),
        .I1(\PC_count[2]_i_12_0 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[2]_i_12_1 ),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[2]_i_12 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF20000)) 
    \PC_count[4]_i_4 
       (.I0(\ALU_packed_reg[IMMED][1] ),
        .I1(\PC_count_reg[4] ),
        .I2(\PC_count[4]_i_9_n_0 ),
        .I3(\PC_count_reg[4]_0 ),
        .I4(\PC_count_reg[3] ),
        .I5(\ALU_packed_reg[ALU_FUN][0]_0 ),
        .O(\ALU_packed_reg[PC][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[4]_i_8 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_12 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_13 ),
        .O(\ALU_packed_reg[IMMED][1] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \PC_count[4]_i_9 
       (.I0(\PC_count_reg[3]_0 ),
        .I1(ALU_srcB[4]),
        .I2(ALU_srcA[4]),
        .O(\PC_count[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[5]_i_9 
       (.I0(\ALU_packed_reg[srcA_SEL][0] ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_12 ),
        .O(\ALU_packed_reg[IMMED][1]_23 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0AFA0EFE0)) 
    \PC_count[6]_i_9 
       (.I0(\PC_count[10]_i_20_n_0 ),
        .I1(\PC_count[6]_i_6_0 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[6]_i_6_1 ),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[6]_i_6 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_12 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0AFA0EFE0)) 
    \PC_count[7]_i_13 
       (.I0(\PC_count[11]_i_32_n_0 ),
        .I1(\DM_packed[result][5]_i_5_0 ),
        .I2(ALU_srcB[2]),
        .I3(\DM_packed[result][5]_i_5_1 ),
        .I4(ALU_srcB[3]),
        .I5(\DM_packed[result][5]_i_5 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h000B0008)) 
    \PC_count[7]_i_18 
       (.I0(ALU_srcA[1]),
        .I1(ALU_srcB[2]),
        .I2(ALU_srcB[4]),
        .I3(ALU_srcB[3]),
        .I4(ALU_srcA[5]),
        .O(\ALU_packed_reg[srcA_SEL][0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[7]_i_7 
       (.I0(\PC_count[9]_i_16_n_0 ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_11 ),
        .O(\ALU_packed_reg[IMMED][1]_22 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0EFE0)) 
    \PC_count[8]_i_13 
       (.I0(\PC_count[8]_i_15_n_0 ),
        .I1(\PC_count[2]_i_12 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[8]_i_16_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[2]_i_12_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[8]_i_15 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[20]),
        .O(\PC_count[8]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[8]_i_16 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[16]),
        .O(\PC_count[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[8]_i_19 
       (.I0(ioBuffer[8]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[8]_i_20 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[0]),
        .O(\memKeyBuffer_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[8]_i_21 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[0]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[8]_i_23_n_0 ),
        .O(\memKeyBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[8]_i_23 
       (.I0(p_6_in[0]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[8]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \PC_count[8]_i_8 
       (.I0(\ALU_packed_reg[srcA_SEL][0] ),
        .I1(ALU_srcB[1]),
        .I2(\ALU_packed_reg[srcA_SEL][0]_0 ),
        .I3(\PC_count_reg[4] ),
        .O(\ALU_packed_reg[IMMED][1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC_count[9]_i_13 
       (.I0(\ALU_packed_reg[srcA_SEL][0]_10 ),
        .I1(ALU_srcB[1]),
        .I2(\PC_count[9]_i_16_n_0 ),
        .O(\ALU_packed_reg[IMMED][1]_20 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0EFE0)) 
    \PC_count[9]_i_16 
       (.I0(\PC_count[9]_i_22_n_0 ),
        .I1(\PC_count[9]_i_13_0 ),
        .I2(ALU_srcB[2]),
        .I3(\PC_count[9]_i_23_n_0 ),
        .I4(ALU_srcB[3]),
        .I5(\PC_count[9]_i_13_1 ),
        .O(\PC_count[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[9]_i_18 
       (.I0(ioBuffer[9]),
        .I1(MEM_DOUT21),
        .O(\ioBuffer_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \PC_count[9]_i_19 
       (.I0(\PC_count[14]_i_27_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[1]),
        .O(\memKeyBuffer_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A888)) 
    \PC_count[9]_i_20 
       (.I0(\PC_count[14]_i_28_n_0 ),
        .I1(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .I2(\PC_count[14]_i_29_n_0 ),
        .I3(p_4_in[1]),
        .I4(memKeyBuffer[1]),
        .I5(\PC_count[9]_i_25_n_0 ),
        .O(\memKeyBuffer_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[9]_i_22 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[21]),
        .O(\PC_count[9]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PC_count[9]_i_23 
       (.I0(ALU_srcB[4]),
        .I1(ALU_srcB[3]),
        .I2(ALU_srcA[17]),
        .O(\PC_count[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00AA0000000C0000)) 
    \PC_count[9]_i_25 
       (.I0(p_6_in[1]),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[2]),
        .O(\PC_count[9]_i_25_n_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_10
       (.I0(RAM_reg_r1_0_31_0_5_i_23_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_24_n_0),
        .O(ir[17]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_100
       (.I0(RAM_reg_r1_0_31_0_5_i_158_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_159_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_100_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_101
       (.I0(RAM_reg_r1_0_31_0_5_i_160_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_161_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_101_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_102
       (.I0(RAM_reg_r1_0_31_0_5_i_162_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_163_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_102_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_103
       (.I0(RAM_reg_r1_0_31_0_5_i_164_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_165_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_103_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_104
       (.I0(RAM_reg_r1_0_31_0_5_i_166_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_167_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_104_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_105
       (.I0(RAM_reg_r1_0_31_0_5_i_168_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_169_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_105_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_106
       (.I0(RAM_reg_r1_0_31_0_5_i_170_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_171_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_106_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_107
       (.I0(RAM_reg_r1_0_31_0_5_i_172_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_173_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_107_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_108
       (.I0(RAM_reg_r1_0_31_0_5_i_174_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_175_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_108_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_109
       (.I0(RAM_reg_r1_0_31_0_5_i_176_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_177_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_109_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_11
       (.I0(RAM_reg_r1_0_31_0_5_i_25_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_26_n_0),
        .O(ir[16]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_110
       (.I0(RAM_reg_r1_0_31_0_5_i_178_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_179_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_110_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_111
       (.I0(RAM_reg_r1_0_31_0_5_i_180_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_181_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_111_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_112
       (.I0(RAM_reg_r1_0_31_0_5_i_182_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_183_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_112_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_113
       (.I0(RAM_reg_r1_0_31_0_5_i_184_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_185_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_113_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_114
       (.I0(RAM_reg_r1_0_31_0_5_i_186_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_187_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_114_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_115
       (.I0(RAM_reg_r1_0_31_0_5_i_188_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_189_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_115_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_116
       (.I0(RAM_reg_r1_0_31_0_5_i_190_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_191_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_116_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_117
       (.I0(RAM_reg_r1_0_31_0_5_i_192_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_193_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_117_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_118
       (.I0(RAM_reg_r1_0_31_0_5_i_194_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_195_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_118_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_119
       (.I0(RAM_reg_r1_0_31_0_5_i_196_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_197_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_119_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_12
       (.I0(RAM_reg_r1_0_31_0_5_i_27_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_28_n_0),
        .O(ir[15]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_120
       (.I0(RAM_reg_r1_0_31_0_5_i_198_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_199_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_120_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_121
       (.I0(RAM_reg_r1_0_31_0_5_i_200_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_201_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_121_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_122
       (.I0(RAM_reg_r1_0_31_0_5_i_202_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_203_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_122_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_123
       (.I0(RAM_reg_r1_0_31_0_5_i_204_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_205_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_123_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_124
       (.I0(RAM_reg_r1_0_31_0_5_i_206_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_207_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_124_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_125
       (.I0(RAM_reg_r1_0_31_0_5_i_208_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_209_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_125_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_126
       (.I0(RAM_reg_r1_0_31_0_5_i_210_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_211_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_126_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_127
       (.I0(RAM_reg_r1_0_31_0_5_i_212_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_213_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_127_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_128
       (.I0(RAM_reg_r1_0_31_0_5_i_214_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_215_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_128_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_129
       (.I0(RAM_reg_r1_0_31_0_5_i_216_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_217_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_129_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_13
       (.I0(ioBuffer[1]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_0_5_i_30_n_0),
        .I3(RAM_reg_r1_0_31_0_5_i_31_n_0),
        .O(mem_DM_Data[1]));
  MUXF7 RAM_reg_r1_0_31_0_5_i_130
       (.I0(RAM_reg_r1_0_31_0_5_i_218_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_219_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_130_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_131
       (.I0(RAM_reg_r1_0_31_0_5_i_220_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_221_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_131_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_132
       (.I0(RAM_reg_r1_0_31_0_5_i_222_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_223_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_132_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_133
       (.I0(RAM_reg_r1_0_31_0_5_i_224_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_225_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_133_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_134
       (.I0(RAM_reg_r1_0_31_0_5_i_226_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_227_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_134_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_135
       (.I0(RAM_reg_r1_0_31_0_5_i_228_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_229_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_135_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_136
       (.I0(RAM_reg_r1_0_31_0_5_i_230_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_231_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_136_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_137
       (.I0(RAM_reg_r1_0_31_0_5_i_232_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_233_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_137_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_138
       (.I0(memory_reg_bram_3_n_10),
        .I1(memory_reg_bram_2_n_10),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_10),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_10),
        .O(RAM_reg_r1_0_31_0_5_i_138_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_139
       (.I0(memory_reg_bram_7_n_10),
        .I1(memory_reg_bram_6_n_10),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_10),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_10),
        .O(RAM_reg_r1_0_31_0_5_i_139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_14
       (.I0(ioBuffer[0]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_0_5_i_32_n_0),
        .I3(RAM_reg_r1_0_31_0_5_i_33_n_0),
        .O(mem_DM_Data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_140
       (.I0(memory_reg_bram_11_n_10),
        .I1(memory_reg_bram_10_n_10),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_10),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_10),
        .O(RAM_reg_r1_0_31_0_5_i_140_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_141
       (.I0(memory_reg_bram_15_n_10),
        .I1(memory_reg_bram_14_n_10),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_10),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_10),
        .O(RAM_reg_r1_0_31_0_5_i_141_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_142
       (.I0(memory_reg_bram_3_n_18),
        .I1(memory_reg_bram_2_n_18),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_18),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_18),
        .O(RAM_reg_r1_0_31_0_5_i_142_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_143
       (.I0(memory_reg_bram_7_n_18),
        .I1(memory_reg_bram_6_n_18),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_18),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_18),
        .O(RAM_reg_r1_0_31_0_5_i_143_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_144
       (.I0(memory_reg_bram_11_n_18),
        .I1(memory_reg_bram_10_n_18),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_18),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_18),
        .O(RAM_reg_r1_0_31_0_5_i_144_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_145
       (.I0(memory_reg_bram_15_n_18),
        .I1(memory_reg_bram_14_n_18),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_18),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_18),
        .O(RAM_reg_r1_0_31_0_5_i_145_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_146
       (.I0(memory_reg_bram_3_n_26),
        .I1(memory_reg_bram_2_n_26),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_26),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_26),
        .O(RAM_reg_r1_0_31_0_5_i_146_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_147
       (.I0(memory_reg_bram_7_n_26),
        .I1(memory_reg_bram_6_n_26),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_26),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_26),
        .O(RAM_reg_r1_0_31_0_5_i_147_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_148
       (.I0(memory_reg_bram_11_n_26),
        .I1(memory_reg_bram_10_n_26),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_26),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_26),
        .O(RAM_reg_r1_0_31_0_5_i_148_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_149
       (.I0(memory_reg_bram_15_n_26),
        .I1(memory_reg_bram_14_n_26),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_26),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_26),
        .O(RAM_reg_r1_0_31_0_5_i_149_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_15
       (.I0(\ioBuffer_reg[4]_0 [1]),
        .I1(MEM_DOUT21),
        .I2(\memKeyBuffer_reg[2]_1 ),
        .I3(\memKeyBuffer_reg[3]_1 ),
        .O(mem_DM_Data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_150
       (.I0(memory_reg_bram_3_n_34),
        .I1(memory_reg_bram_2_n_34),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_34),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_34),
        .O(RAM_reg_r1_0_31_0_5_i_150_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_151
       (.I0(memory_reg_bram_7_n_34),
        .I1(memory_reg_bram_6_n_34),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_34),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_34),
        .O(RAM_reg_r1_0_31_0_5_i_151_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_152
       (.I0(memory_reg_bram_11_n_34),
        .I1(memory_reg_bram_10_n_34),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_34),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_34),
        .O(RAM_reg_r1_0_31_0_5_i_152_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_153
       (.I0(memory_reg_bram_15_n_34),
        .I1(memory_reg_bram_14_n_34),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_34),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_34),
        .O(RAM_reg_r1_0_31_0_5_i_153_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_154
       (.I0(memory_reg_bram_3_n_11),
        .I1(memory_reg_bram_2_n_11),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_11),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_11),
        .O(RAM_reg_r1_0_31_0_5_i_154_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_155
       (.I0(memory_reg_bram_7_n_11),
        .I1(memory_reg_bram_6_n_11),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_11),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_11),
        .O(RAM_reg_r1_0_31_0_5_i_155_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_156
       (.I0(memory_reg_bram_11_n_11),
        .I1(memory_reg_bram_10_n_11),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_11),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_11),
        .O(RAM_reg_r1_0_31_0_5_i_156_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_157
       (.I0(memory_reg_bram_15_n_11),
        .I1(memory_reg_bram_14_n_11),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_11),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_11),
        .O(RAM_reg_r1_0_31_0_5_i_157_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_158
       (.I0(memory_reg_bram_3_n_19),
        .I1(memory_reg_bram_2_n_19),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_19),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_19),
        .O(RAM_reg_r1_0_31_0_5_i_158_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_159
       (.I0(memory_reg_bram_7_n_19),
        .I1(memory_reg_bram_6_n_19),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_19),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_19),
        .O(RAM_reg_r1_0_31_0_5_i_159_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_16
       (.I0(\ioBuffer_reg[4]_0 [0]),
        .I1(MEM_DOUT21),
        .I2(\memKeyBuffer_reg[2]_0 ),
        .I3(\memKeyBuffer_reg[3]_0 ),
        .O(mem_DM_Data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_160
       (.I0(memory_reg_bram_11_n_19),
        .I1(memory_reg_bram_10_n_19),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_19),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_19),
        .O(RAM_reg_r1_0_31_0_5_i_160_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_161
       (.I0(memory_reg_bram_15_n_19),
        .I1(memory_reg_bram_14_n_19),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_19),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_19),
        .O(RAM_reg_r1_0_31_0_5_i_161_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_162
       (.I0(memory_reg_bram_3_n_27),
        .I1(memory_reg_bram_2_n_27),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_27),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_27),
        .O(RAM_reg_r1_0_31_0_5_i_162_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_163
       (.I0(memory_reg_bram_7_n_27),
        .I1(memory_reg_bram_6_n_27),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_27),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_27),
        .O(RAM_reg_r1_0_31_0_5_i_163_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_164
       (.I0(memory_reg_bram_11_n_27),
        .I1(memory_reg_bram_10_n_27),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_27),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_27),
        .O(RAM_reg_r1_0_31_0_5_i_164_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_165
       (.I0(memory_reg_bram_15_n_27),
        .I1(memory_reg_bram_14_n_27),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_27),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_27),
        .O(RAM_reg_r1_0_31_0_5_i_165_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_166
       (.I0(memory_reg_bram_3_n_35),
        .I1(memory_reg_bram_2_n_35),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_35),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_35),
        .O(RAM_reg_r1_0_31_0_5_i_166_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_167
       (.I0(memory_reg_bram_7_n_35),
        .I1(memory_reg_bram_6_n_35),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_35),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_35),
        .O(RAM_reg_r1_0_31_0_5_i_167_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_168
       (.I0(memory_reg_bram_11_n_35),
        .I1(memory_reg_bram_10_n_35),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_35),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_35),
        .O(RAM_reg_r1_0_31_0_5_i_168_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_169
       (.I0(memory_reg_bram_15_n_35),
        .I1(memory_reg_bram_14_n_35),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_35),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_35),
        .O(RAM_reg_r1_0_31_0_5_i_169_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_17
       (.I0(ioBuffer[5]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_0_5_i_38_n_0),
        .I3(RAM_reg_r1_0_31_0_5_i_39_n_0),
        .O(mem_DM_Data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_170
       (.I0(memory_reg_bram_3_n_8),
        .I1(memory_reg_bram_2_n_8),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_8),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_8),
        .O(RAM_reg_r1_0_31_0_5_i_170_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_171
       (.I0(memory_reg_bram_7_n_8),
        .I1(memory_reg_bram_6_n_8),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_8),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_8),
        .O(RAM_reg_r1_0_31_0_5_i_171_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_172
       (.I0(memory_reg_bram_11_n_8),
        .I1(memory_reg_bram_10_n_8),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_8),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_8),
        .O(RAM_reg_r1_0_31_0_5_i_172_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_173
       (.I0(memory_reg_bram_15_n_8),
        .I1(memory_reg_bram_14_n_8),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_8),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_8),
        .O(RAM_reg_r1_0_31_0_5_i_173_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_174
       (.I0(memory_reg_bram_3_n_16),
        .I1(memory_reg_bram_2_n_16),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_16),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_16),
        .O(RAM_reg_r1_0_31_0_5_i_174_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_175
       (.I0(memory_reg_bram_7_n_16),
        .I1(memory_reg_bram_6_n_16),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_16),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_16),
        .O(RAM_reg_r1_0_31_0_5_i_175_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_176
       (.I0(memory_reg_bram_11_n_16),
        .I1(memory_reg_bram_10_n_16),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_16),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_16),
        .O(RAM_reg_r1_0_31_0_5_i_176_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_177
       (.I0(memory_reg_bram_15_n_16),
        .I1(memory_reg_bram_14_n_16),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_16),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_16),
        .O(RAM_reg_r1_0_31_0_5_i_177_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_178
       (.I0(memory_reg_bram_3_n_24),
        .I1(memory_reg_bram_2_n_24),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_24),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_24),
        .O(RAM_reg_r1_0_31_0_5_i_178_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_179
       (.I0(memory_reg_bram_7_n_24),
        .I1(memory_reg_bram_6_n_24),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_24),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_24),
        .O(RAM_reg_r1_0_31_0_5_i_179_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_0_5_i_18
       (.I0(\ioBuffer_reg[4]_0 [2]),
        .I1(MEM_DOUT21),
        .I2(\memKeyBuffer_reg[2]_2 ),
        .I3(\memKeyBuffer_reg[3]_2 ),
        .O(mem_DM_Data[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_180
       (.I0(memory_reg_bram_11_n_24),
        .I1(memory_reg_bram_10_n_24),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_24),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_24),
        .O(RAM_reg_r1_0_31_0_5_i_180_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_181
       (.I0(memory_reg_bram_15_n_24),
        .I1(memory_reg_bram_14_n_24),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_24),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_24),
        .O(RAM_reg_r1_0_31_0_5_i_181_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_182
       (.I0(memory_reg_bram_3_n_32),
        .I1(memory_reg_bram_2_n_32),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_32),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_32),
        .O(RAM_reg_r1_0_31_0_5_i_182_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_183
       (.I0(memory_reg_bram_7_n_32),
        .I1(memory_reg_bram_6_n_32),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_32),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_32),
        .O(RAM_reg_r1_0_31_0_5_i_183_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_184
       (.I0(memory_reg_bram_11_n_32),
        .I1(memory_reg_bram_10_n_32),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_32),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_32),
        .O(RAM_reg_r1_0_31_0_5_i_184_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_185
       (.I0(memory_reg_bram_15_n_32),
        .I1(memory_reg_bram_14_n_32),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_32),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_32),
        .O(RAM_reg_r1_0_31_0_5_i_185_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_186
       (.I0(memory_reg_bram_3_n_9),
        .I1(memory_reg_bram_2_n_9),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_9),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_9),
        .O(RAM_reg_r1_0_31_0_5_i_186_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_187
       (.I0(memory_reg_bram_7_n_9),
        .I1(memory_reg_bram_6_n_9),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_9),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_9),
        .O(RAM_reg_r1_0_31_0_5_i_187_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_188
       (.I0(memory_reg_bram_11_n_9),
        .I1(memory_reg_bram_10_n_9),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_9),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_9),
        .O(RAM_reg_r1_0_31_0_5_i_188_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_189
       (.I0(memory_reg_bram_15_n_9),
        .I1(memory_reg_bram_14_n_9),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_9),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_9),
        .O(RAM_reg_r1_0_31_0_5_i_189_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_19
       (.I0(RAM_reg_r1_0_31_0_5_i_42_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_43_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_19_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_190
       (.I0(memory_reg_bram_3_n_17),
        .I1(memory_reg_bram_2_n_17),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_17),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_17),
        .O(RAM_reg_r1_0_31_0_5_i_190_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_191
       (.I0(memory_reg_bram_7_n_17),
        .I1(memory_reg_bram_6_n_17),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_17),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_17),
        .O(RAM_reg_r1_0_31_0_5_i_191_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_192
       (.I0(memory_reg_bram_11_n_17),
        .I1(memory_reg_bram_10_n_17),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_17),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_17),
        .O(RAM_reg_r1_0_31_0_5_i_192_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_193
       (.I0(memory_reg_bram_15_n_17),
        .I1(memory_reg_bram_14_n_17),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_17),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_17),
        .O(RAM_reg_r1_0_31_0_5_i_193_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_194
       (.I0(memory_reg_bram_3_n_25),
        .I1(memory_reg_bram_2_n_25),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_25),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_25),
        .O(RAM_reg_r1_0_31_0_5_i_194_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_195
       (.I0(memory_reg_bram_7_n_25),
        .I1(memory_reg_bram_6_n_25),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_25),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_25),
        .O(RAM_reg_r1_0_31_0_5_i_195_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_196
       (.I0(memory_reg_bram_11_n_25),
        .I1(memory_reg_bram_10_n_25),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_25),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_25),
        .O(RAM_reg_r1_0_31_0_5_i_196_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_197
       (.I0(memory_reg_bram_15_n_25),
        .I1(memory_reg_bram_14_n_25),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_25),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_25),
        .O(RAM_reg_r1_0_31_0_5_i_197_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_198
       (.I0(memory_reg_bram_3_n_33),
        .I1(memory_reg_bram_2_n_33),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_33),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_33),
        .O(RAM_reg_r1_0_31_0_5_i_198_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_199
       (.I0(memory_reg_bram_7_n_33),
        .I1(memory_reg_bram_6_n_33),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_33),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_33),
        .O(RAM_reg_r1_0_31_0_5_i_199_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_20
       (.I0(RAM_reg_r1_0_31_0_5_i_44_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_45_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_20_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_200
       (.I0(memory_reg_bram_11_n_33),
        .I1(memory_reg_bram_10_n_33),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_33),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_33),
        .O(RAM_reg_r1_0_31_0_5_i_200_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_201
       (.I0(memory_reg_bram_15_n_33),
        .I1(memory_reg_bram_14_n_33),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_33),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_33),
        .O(RAM_reg_r1_0_31_0_5_i_201_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_202
       (.I0(memory_reg_bram_3_n_6),
        .I1(memory_reg_bram_2_n_6),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_6),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_6),
        .O(RAM_reg_r1_0_31_0_5_i_202_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_203
       (.I0(memory_reg_bram_7_n_6),
        .I1(memory_reg_bram_6_n_6),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_6),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_6),
        .O(RAM_reg_r1_0_31_0_5_i_203_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_204
       (.I0(memory_reg_bram_11_n_6),
        .I1(memory_reg_bram_10_n_6),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_6),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_6),
        .O(RAM_reg_r1_0_31_0_5_i_204_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_205
       (.I0(memory_reg_bram_15_n_6),
        .I1(memory_reg_bram_14_n_6),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_6),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_6),
        .O(RAM_reg_r1_0_31_0_5_i_205_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_206
       (.I0(memory_reg_bram_3_n_14),
        .I1(memory_reg_bram_2_n_14),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_14),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_14),
        .O(RAM_reg_r1_0_31_0_5_i_206_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_207
       (.I0(memory_reg_bram_7_n_14),
        .I1(memory_reg_bram_6_n_14),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_14),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_14),
        .O(RAM_reg_r1_0_31_0_5_i_207_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_208
       (.I0(memory_reg_bram_11_n_14),
        .I1(memory_reg_bram_10_n_14),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_14),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_14),
        .O(RAM_reg_r1_0_31_0_5_i_208_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_209
       (.I0(memory_reg_bram_15_n_14),
        .I1(memory_reg_bram_14_n_14),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_14),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_14),
        .O(RAM_reg_r1_0_31_0_5_i_209_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_21
       (.I0(RAM_reg_r1_0_31_0_5_i_46_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_47_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_21_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_210
       (.I0(memory_reg_bram_3_n_22),
        .I1(memory_reg_bram_2_n_22),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_22),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_22),
        .O(RAM_reg_r1_0_31_0_5_i_210_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_211
       (.I0(memory_reg_bram_7_n_22),
        .I1(memory_reg_bram_6_n_22),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_22),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_22),
        .O(RAM_reg_r1_0_31_0_5_i_211_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_212
       (.I0(memory_reg_bram_11_n_22),
        .I1(memory_reg_bram_10_n_22),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_22),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_22),
        .O(RAM_reg_r1_0_31_0_5_i_212_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_213
       (.I0(memory_reg_bram_15_n_22),
        .I1(memory_reg_bram_14_n_22),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_22),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_22),
        .O(RAM_reg_r1_0_31_0_5_i_213_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_214
       (.I0(memory_reg_bram_3_n_30),
        .I1(memory_reg_bram_2_n_30),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_30),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_30),
        .O(RAM_reg_r1_0_31_0_5_i_214_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_215
       (.I0(memory_reg_bram_7_n_30),
        .I1(memory_reg_bram_6_n_30),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_30),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_30),
        .O(RAM_reg_r1_0_31_0_5_i_215_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_216
       (.I0(memory_reg_bram_11_n_30),
        .I1(memory_reg_bram_10_n_30),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_30),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_30),
        .O(RAM_reg_r1_0_31_0_5_i_216_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_217
       (.I0(memory_reg_bram_15_n_30),
        .I1(memory_reg_bram_14_n_30),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_30),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_30),
        .O(RAM_reg_r1_0_31_0_5_i_217_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_218
       (.I0(memory_reg_bram_3_n_7),
        .I1(memory_reg_bram_2_n_7),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_7),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_7),
        .O(RAM_reg_r1_0_31_0_5_i_218_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_219
       (.I0(memory_reg_bram_7_n_7),
        .I1(memory_reg_bram_6_n_7),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_7),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_7),
        .O(RAM_reg_r1_0_31_0_5_i_219_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_22
       (.I0(RAM_reg_r1_0_31_0_5_i_48_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_49_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_22_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_220
       (.I0(memory_reg_bram_11_n_7),
        .I1(memory_reg_bram_10_n_7),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_7),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_7),
        .O(RAM_reg_r1_0_31_0_5_i_220_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_221
       (.I0(memory_reg_bram_15_n_7),
        .I1(memory_reg_bram_14_n_7),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_7),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_7),
        .O(RAM_reg_r1_0_31_0_5_i_221_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_222
       (.I0(memory_reg_bram_3_n_15),
        .I1(memory_reg_bram_2_n_15),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_15),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_15),
        .O(RAM_reg_r1_0_31_0_5_i_222_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_223
       (.I0(memory_reg_bram_7_n_15),
        .I1(memory_reg_bram_6_n_15),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_15),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_15),
        .O(RAM_reg_r1_0_31_0_5_i_223_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_224
       (.I0(memory_reg_bram_11_n_15),
        .I1(memory_reg_bram_10_n_15),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_15),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_15),
        .O(RAM_reg_r1_0_31_0_5_i_224_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_225
       (.I0(memory_reg_bram_15_n_15),
        .I1(memory_reg_bram_14_n_15),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_15),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_15),
        .O(RAM_reg_r1_0_31_0_5_i_225_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_226
       (.I0(memory_reg_bram_3_n_23),
        .I1(memory_reg_bram_2_n_23),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_23),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_23),
        .O(RAM_reg_r1_0_31_0_5_i_226_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_227
       (.I0(memory_reg_bram_7_n_23),
        .I1(memory_reg_bram_6_n_23),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_23),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_23),
        .O(RAM_reg_r1_0_31_0_5_i_227_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_228
       (.I0(memory_reg_bram_11_n_23),
        .I1(memory_reg_bram_10_n_23),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_23),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_23),
        .O(RAM_reg_r1_0_31_0_5_i_228_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_229
       (.I0(memory_reg_bram_15_n_23),
        .I1(memory_reg_bram_14_n_23),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_23),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_23),
        .O(RAM_reg_r1_0_31_0_5_i_229_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_23
       (.I0(RAM_reg_r1_0_31_0_5_i_50_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_51_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_23_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_230
       (.I0(memory_reg_bram_3_n_31),
        .I1(memory_reg_bram_2_n_31),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_31),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_31),
        .O(RAM_reg_r1_0_31_0_5_i_230_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_231
       (.I0(memory_reg_bram_7_n_31),
        .I1(memory_reg_bram_6_n_31),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_31),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_31),
        .O(RAM_reg_r1_0_31_0_5_i_231_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_232
       (.I0(memory_reg_bram_11_n_31),
        .I1(memory_reg_bram_10_n_31),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_31),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_31),
        .O(RAM_reg_r1_0_31_0_5_i_232_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_233
       (.I0(memory_reg_bram_15_n_31),
        .I1(memory_reg_bram_14_n_31),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_31),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_31),
        .O(RAM_reg_r1_0_31_0_5_i_233_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_24
       (.I0(RAM_reg_r1_0_31_0_5_i_52_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_53_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_24_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_25
       (.I0(RAM_reg_r1_0_31_0_5_i_54_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_55_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_25_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_26
       (.I0(RAM_reg_r1_0_31_0_5_i_56_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_57_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_26_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_27
       (.I0(RAM_reg_r1_0_31_0_5_i_58_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_59_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_27_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_28
       (.I0(RAM_reg_r1_0_31_0_5_i_60_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_61_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_28_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    RAM_reg_r1_0_31_0_5_i_29
       (.I0(RAM_reg_r1_0_31_0_5_i_62_n_0),
        .I1(addr2BUFFER[16]),
        .I2(addr2BUFFER[31]),
        .I3(addr2BUFFER[30]),
        .I4(addr2BUFFER[29]),
        .I5(RAM_reg_r1_0_31_0_5_i_63_n_0),
        .O(MEM_DOUT21));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_30
       (.I0(p_6_in[1]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[1]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(RAM_reg_r1_0_31_0_5_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_31
       (.I0(p_4_in[1]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_67_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_31_n_0));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_32
       (.I0(p_6_in[0]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[0]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(RAM_reg_r1_0_31_0_5_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_33
       (.I0(p_4_in[0]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_72_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_33_n_0));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_34
       (.I0(p_6_in[3]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[3]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_35
       (.I0(p_4_in[3]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_76_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(\memKeyBuffer_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_36
       (.I0(p_6_in[2]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[2]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_37
       (.I0(p_4_in[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_80_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(\memKeyBuffer_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_38
       (.I0(p_6_in[5]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[5]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(RAM_reg_r1_0_31_0_5_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_39
       (.I0(p_4_in[5]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_84_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_39_n_0));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_0_5_i_40
       (.I0(p_6_in[4]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[4]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(\memKeyBuffer_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_0_5_i_41
       (.I0(p_4_in[4]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_0_5_i_88_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(\memKeyBuffer_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_42
       (.I0(memory_reg_bram_3_n_48),
        .I1(memory_reg_bram_2_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_48),
        .O(RAM_reg_r1_0_31_0_5_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_43
       (.I0(memory_reg_bram_7_n_48),
        .I1(memory_reg_bram_6_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_48),
        .O(RAM_reg_r1_0_31_0_5_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_44
       (.I0(memory_reg_bram_11_n_48),
        .I1(memory_reg_bram_10_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_48),
        .O(RAM_reg_r1_0_31_0_5_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_45
       (.I0(memory_reg_bram_15_n_48),
        .I1(memory_reg_bram_14_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_48),
        .O(RAM_reg_r1_0_31_0_5_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_46
       (.I0(memory_reg_bram_3_n_49),
        .I1(memory_reg_bram_2_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_49),
        .O(RAM_reg_r1_0_31_0_5_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_47
       (.I0(memory_reg_bram_7_n_49),
        .I1(memory_reg_bram_6_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_49),
        .O(RAM_reg_r1_0_31_0_5_i_47_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_48
       (.I0(memory_reg_bram_11_n_49),
        .I1(memory_reg_bram_10_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_49),
        .O(RAM_reg_r1_0_31_0_5_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_49
       (.I0(memory_reg_bram_15_n_49),
        .I1(memory_reg_bram_14_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_49),
        .O(RAM_reg_r1_0_31_0_5_i_49_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_50
       (.I0(memory_reg_bram_3_n_50),
        .I1(memory_reg_bram_2_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_50),
        .O(RAM_reg_r1_0_31_0_5_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_51
       (.I0(memory_reg_bram_7_n_50),
        .I1(memory_reg_bram_6_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_50),
        .O(RAM_reg_r1_0_31_0_5_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_52
       (.I0(memory_reg_bram_11_n_50),
        .I1(memory_reg_bram_10_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_50),
        .O(RAM_reg_r1_0_31_0_5_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_53
       (.I0(memory_reg_bram_15_n_50),
        .I1(memory_reg_bram_14_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_50),
        .O(RAM_reg_r1_0_31_0_5_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_54
       (.I0(memory_reg_bram_3_n_51),
        .I1(memory_reg_bram_2_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_51),
        .O(RAM_reg_r1_0_31_0_5_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_55
       (.I0(memory_reg_bram_7_n_51),
        .I1(memory_reg_bram_6_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_51),
        .O(RAM_reg_r1_0_31_0_5_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_56
       (.I0(memory_reg_bram_11_n_51),
        .I1(memory_reg_bram_10_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_51),
        .O(RAM_reg_r1_0_31_0_5_i_56_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_57
       (.I0(memory_reg_bram_15_n_51),
        .I1(memory_reg_bram_14_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_51),
        .O(RAM_reg_r1_0_31_0_5_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_58
       (.I0(memory_reg_bram_3_n_52),
        .I1(memory_reg_bram_2_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_52),
        .O(RAM_reg_r1_0_31_0_5_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_59
       (.I0(memory_reg_bram_7_n_52),
        .I1(memory_reg_bram_6_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_52),
        .O(RAM_reg_r1_0_31_0_5_i_59_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_60
       (.I0(memory_reg_bram_11_n_52),
        .I1(memory_reg_bram_10_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_52),
        .O(RAM_reg_r1_0_31_0_5_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_0_5_i_61
       (.I0(memory_reg_bram_15_n_52),
        .I1(memory_reg_bram_14_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_52),
        .O(RAM_reg_r1_0_31_0_5_i_61_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAM_reg_r1_0_31_0_5_i_62
       (.I0(addr2BUFFER[28]),
        .I1(addr2BUFFER[27]),
        .I2(addr2BUFFER[26]),
        .I3(addr2BUFFER[25]),
        .O(RAM_reg_r1_0_31_0_5_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RAM_reg_r1_0_31_0_5_i_63
       (.I0(addr2BUFFER[21]),
        .I1(addr2BUFFER[22]),
        .I2(addr2BUFFER[23]),
        .I3(addr2BUFFER[24]),
        .I4(RAM_reg_r1_0_31_0_5_i_89_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_63_n_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_64
       (.I0(RAM_reg_r1_0_31_0_5_i_90_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_91_n_0),
        .O(p_6_in[1]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_65
       (.I0(RAM_reg_r1_0_31_0_5_i_92_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_93_n_0),
        .O(p_5_in[1]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_66
       (.I0(RAM_reg_r1_0_31_0_5_i_94_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_95_n_0),
        .O(p_4_in[1]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_67
       (.I0(RAM_reg_r1_0_31_0_5_i_96_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_97_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_67_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h01010111)) 
    RAM_reg_r1_0_31_0_5_i_68
       (.I0(memKeyBuffer[1]),
        .I1(memKeyBuffer[0]),
        .I2(memKeyBuffer[3]),
        .I3(memKeyBuffer[4]),
        .I4(memKeyBuffer[2]),
        .O(RAM_reg_r1_0_31_0_5_i_68_n_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_69
       (.I0(RAM_reg_r1_0_31_0_5_i_98_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_99_n_0),
        .O(p_6_in[0]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_70
       (.I0(RAM_reg_r1_0_31_0_5_i_100_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_101_n_0),
        .O(p_5_in[0]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_71
       (.I0(RAM_reg_r1_0_31_0_5_i_102_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_103_n_0),
        .O(p_4_in[0]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_72
       (.I0(RAM_reg_r1_0_31_0_5_i_104_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_105_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_72_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_73
       (.I0(RAM_reg_r1_0_31_0_5_i_106_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_107_n_0),
        .O(p_6_in[3]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_74
       (.I0(RAM_reg_r1_0_31_0_5_i_108_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_109_n_0),
        .O(p_5_in[3]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_75
       (.I0(RAM_reg_r1_0_31_0_5_i_110_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_111_n_0),
        .O(p_4_in[3]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_76
       (.I0(RAM_reg_r1_0_31_0_5_i_112_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_113_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_76_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_77
       (.I0(RAM_reg_r1_0_31_0_5_i_114_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_115_n_0),
        .O(p_6_in[2]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_78
       (.I0(RAM_reg_r1_0_31_0_5_i_116_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_117_n_0),
        .O(p_5_in[2]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_79
       (.I0(RAM_reg_r1_0_31_0_5_i_118_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_119_n_0),
        .O(p_4_in[2]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_8
       (.I0(RAM_reg_r1_0_31_0_5_i_19_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_20_n_0),
        .O(ir[19]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_80
       (.I0(RAM_reg_r1_0_31_0_5_i_120_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_121_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_80_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_81
       (.I0(RAM_reg_r1_0_31_0_5_i_122_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_123_n_0),
        .O(p_6_in[5]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_82
       (.I0(RAM_reg_r1_0_31_0_5_i_124_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_125_n_0),
        .O(p_5_in[5]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_83
       (.I0(RAM_reg_r1_0_31_0_5_i_126_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_127_n_0),
        .O(p_4_in[5]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_84
       (.I0(RAM_reg_r1_0_31_0_5_i_128_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_129_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_84_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_85
       (.I0(RAM_reg_r1_0_31_0_5_i_130_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_131_n_0),
        .O(p_6_in[4]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_86
       (.I0(RAM_reg_r1_0_31_0_5_i_132_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_133_n_0),
        .O(p_5_in[4]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_87
       (.I0(RAM_reg_r1_0_31_0_5_i_134_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_135_n_0),
        .O(p_4_in[4]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_0_5_i_88
       (.I0(RAM_reg_r1_0_31_0_5_i_136_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_137_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_88_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAM_reg_r1_0_31_0_5_i_89
       (.I0(addr2BUFFER[20]),
        .I1(addr2BUFFER[19]),
        .I2(addr2BUFFER[18]),
        .I3(addr2BUFFER[17]),
        .O(RAM_reg_r1_0_31_0_5_i_89_n_0));
  MUXF8 RAM_reg_r1_0_31_0_5_i_9
       (.I0(RAM_reg_r1_0_31_0_5_i_21_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_22_n_0),
        .O(ir[18]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_90
       (.I0(RAM_reg_r1_0_31_0_5_i_138_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_139_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_90_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_91
       (.I0(RAM_reg_r1_0_31_0_5_i_140_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_141_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_91_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_92
       (.I0(RAM_reg_r1_0_31_0_5_i_142_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_143_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_92_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_93
       (.I0(RAM_reg_r1_0_31_0_5_i_144_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_145_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_93_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_94
       (.I0(RAM_reg_r1_0_31_0_5_i_146_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_147_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_94_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_95
       (.I0(RAM_reg_r1_0_31_0_5_i_148_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_149_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_95_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_96
       (.I0(RAM_reg_r1_0_31_0_5_i_150_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_151_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_96_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_97
       (.I0(RAM_reg_r1_0_31_0_5_i_152_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_153_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_97_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_98
       (.I0(RAM_reg_r1_0_31_0_5_i_154_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_155_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_98_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_0_5_i_99
       (.I0(RAM_reg_r1_0_31_0_5_i_156_n_0),
        .I1(RAM_reg_r1_0_31_0_5_i_157_n_0),
        .O(RAM_reg_r1_0_31_0_5_i_99_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_12_17_i_10
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_12_17_i_19_n_0),
        .I2(RAM_reg_r1_0_31_12_17_i_20_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[14]),
        .O(mem_DM_Data[14]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_12_17_i_11
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_12_17_i_23_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[17]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_12_17_i_12
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_12_17_i_24_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[16]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_12_17_i_13
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[5]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_12_17_i_25_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_12_17_i_14
       (.I0(p_5_in[5]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_14_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_12_17_i_15
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[4]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_12_17_i_26_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_12_17_i_16
       (.I0(p_5_in[4]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAAAAA)) 
    RAM_reg_r1_0_31_12_17_i_17
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(memKeyBuffer[2]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[3]),
        .I4(p_6_in[7]),
        .I5(RAM_reg_r1_0_31_12_17_i_27_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_12_17_i_18
       (.I0(p_5_in[7]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_18_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_12_17_i_19
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[6]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_12_17_i_28_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_12_17_i_20
       (.I0(p_5_in[6]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_12_17_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h02020300)) 
    RAM_reg_r1_0_31_12_17_i_21
       (.I0(p_6_in[7]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_5_in[7]),
        .I4(memKeyBuffer[2]),
        .O(RAM_reg_r1_0_31_12_17_i_21_n_0));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    RAM_reg_r1_0_31_12_17_i_22
       (.I0(RAM_reg_r1_0_31_12_17_i_29_n_0),
        .I1(p_5_in[7]),
        .I2(memKeyBuffer[2]),
        .I3(memKeyBuffer[1]),
        .I4(p_6_in[7]),
        .I5(p_4_in[7]),
        .O(RAM_reg_r1_0_31_12_17_i_22_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_12_17_i_23
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[1]),
        .O(RAM_reg_r1_0_31_12_17_i_23_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_12_17_i_24
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[0]),
        .O(RAM_reg_r1_0_31_12_17_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_12_17_i_25
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[5]),
        .O(RAM_reg_r1_0_31_12_17_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_12_17_i_26
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[4]),
        .O(RAM_reg_r1_0_31_12_17_i_26_n_0));
  LUT6 #(
    .INIT(64'h0000000040404D48)) 
    RAM_reg_r1_0_31_12_17_i_27
       (.I0(memKeyBuffer[3]),
        .I1(p_4_in[7]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I4(memKeyBuffer[4]),
        .I5(memKeyBuffer[1]),
        .O(RAM_reg_r1_0_31_12_17_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_12_17_i_28
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[6]),
        .O(RAM_reg_r1_0_31_12_17_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    RAM_reg_r1_0_31_12_17_i_29
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .O(RAM_reg_r1_0_31_12_17_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_12_17_i_7
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_12_17_i_13_n_0),
        .I2(RAM_reg_r1_0_31_12_17_i_14_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[13]),
        .O(mem_DM_Data[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_12_17_i_8
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_12_17_i_15_n_0),
        .I2(RAM_reg_r1_0_31_12_17_i_16_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[12]),
        .O(mem_DM_Data[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_12_17_i_9
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_12_17_i_17_n_0),
        .I2(RAM_reg_r1_0_31_12_17_i_18_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[15]),
        .O(mem_DM_Data[15]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_18_23_i_10
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_18_23_i_16_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[20]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_18_23_i_12
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_18_23_i_22_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[22]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_18_23_i_13
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[3]),
        .O(RAM_reg_r1_0_31_18_23_i_13_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_18_23_i_14
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[2]),
        .O(RAM_reg_r1_0_31_18_23_i_14_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_18_23_i_15
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[5]),
        .O(RAM_reg_r1_0_31_18_23_i_15_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_18_23_i_16
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[4]),
        .O(RAM_reg_r1_0_31_18_23_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_r1_0_31_18_23_i_17
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(p_5_in[7]),
        .O(\memKeyBuffer_reg[2]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    RAM_reg_r1_0_31_18_23_i_18
       (.I0(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I1(memKeyBuffer[2]),
        .I2(p_4_in[7]),
        .I3(memKeyBuffer[3]),
        .O(\memKeyBuffer_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h01)) 
    RAM_reg_r1_0_31_18_23_i_19
       (.I0(memKeyBuffer[1]),
        .I1(memKeyBuffer[0]),
        .I2(memKeyBuffer[4]),
        .O(\memKeyBuffer_reg[1]_7 ));
  LUT6 #(
    .INIT(64'h080808F808080808)) 
    RAM_reg_r1_0_31_18_23_i_20
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(memKeyBuffer[4]),
        .I4(memKeyBuffer[3]),
        .I5(RAM_reg_r1_0_31_18_23_i_23_n_0),
        .O(\memKeyBuffer_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_18_23_i_22
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_5_in[6]),
        .O(RAM_reg_r1_0_31_18_23_i_22_n_0));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    RAM_reg_r1_0_31_18_23_i_23
       (.I0(p_4_in[7]),
        .I1(p_6_in[7]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(p_5_in[7]),
        .O(RAM_reg_r1_0_31_18_23_i_23_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_18_23_i_7
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_18_23_i_13_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[19]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_18_23_i_8
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_18_23_i_14_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[18]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_18_23_i_9
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_18_23_i_15_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[21]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_10
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_16_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[26]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_11
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_17_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[29]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_12
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_18_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[28]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_13
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[1]),
        .O(RAM_reg_r1_0_31_24_29_i_13_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_14
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[0]),
        .O(RAM_reg_r1_0_31_24_29_i_14_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_15
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[3]),
        .O(RAM_reg_r1_0_31_24_29_i_15_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_16
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[2]),
        .O(RAM_reg_r1_0_31_24_29_i_16_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_17
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[5]),
        .O(RAM_reg_r1_0_31_24_29_i_17_n_0));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    RAM_reg_r1_0_31_24_29_i_18
       (.I0(\memKeyBuffer_reg[1]_7 ),
        .I1(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I2(memKeyBuffer[2]),
        .I3(p_4_in[7]),
        .I4(memKeyBuffer[3]),
        .I5(p_6_in[4]),
        .O(RAM_reg_r1_0_31_24_29_i_18_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_7
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_13_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[25]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_8
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_14_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[24]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    RAM_reg_r1_0_31_24_29_i_9
       (.I0(RAM_reg_r1_0_31_12_17_i_21_n_0),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[0]),
        .I3(RAM_reg_r1_0_31_12_17_i_22_n_0),
        .I4(RAM_reg_r1_0_31_24_29_i_15_n_0),
        .I5(MEM_DOUT21),
        .O(mem_DM_Data[27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_6_11_i_10
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_6_11_i_19_n_0),
        .I2(RAM_reg_r1_0_31_6_11_i_20_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[8]),
        .O(mem_DM_Data[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_6_11_i_11
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_6_11_i_21_n_0),
        .I2(RAM_reg_r1_0_31_6_11_i_22_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[11]),
        .O(mem_DM_Data[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_6_11_i_12
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_6_11_i_23_n_0),
        .I2(RAM_reg_r1_0_31_6_11_i_24_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[10]),
        .O(mem_DM_Data[10]));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_6_11_i_13
       (.I0(p_6_in[7]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[7]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(RAM_reg_r1_0_31_6_11_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_6_11_i_14
       (.I0(p_4_in[7]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_14_n_0));
  LUT6 #(
    .INIT(64'h0022000000F00000)) 
    RAM_reg_r1_0_31_6_11_i_15
       (.I0(p_6_in[6]),
        .I1(memKeyBuffer[2]),
        .I2(p_5_in[6]),
        .I3(memKeyBuffer[3]),
        .I4(memKeyBuffer[1]),
        .I5(memKeyBuffer[0]),
        .O(RAM_reg_r1_0_31_6_11_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    RAM_reg_r1_0_31_6_11_i_16
       (.I0(p_4_in[6]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[0]),
        .I4(RAM_reg_r1_0_31_6_11_i_32_n_0),
        .I5(RAM_reg_r1_0_31_0_5_i_68_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_16_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_6_11_i_17
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[1]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_6_11_i_35_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_6_11_i_18
       (.I0(p_5_in[1]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_18_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_6_11_i_19
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[0]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_6_11_i_38_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_6_11_i_20
       (.I0(p_5_in[0]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_20_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_6_11_i_21
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[3]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_6_11_i_39_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_6_11_i_22
       (.I0(p_5_in[3]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_22_n_0));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    RAM_reg_r1_0_31_6_11_i_23
       (.I0(RAM_reg_r1_0_31_6_11_i_33_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_34_n_0),
        .I2(p_6_in[2]),
        .I3(memKeyBuffer[1]),
        .I4(RAM_reg_r1_0_31_6_11_i_40_n_0),
        .I5(RAM_reg_r1_0_31_6_11_i_36_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    RAM_reg_r1_0_31_6_11_i_24
       (.I0(p_5_in[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[1]),
        .I3(memKeyBuffer[2]),
        .I4(RAM_reg_r1_0_31_6_11_i_37_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_24_n_0));
  MUXF8 RAM_reg_r1_0_31_6_11_i_25
       (.I0(RAM_reg_r1_0_31_6_11_i_41_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_42_n_0),
        .O(p_6_in[7]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_26
       (.I0(RAM_reg_r1_0_31_6_11_i_43_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_44_n_0),
        .O(p_5_in[7]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_27
       (.I0(RAM_reg_r1_0_31_6_11_i_45_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_46_n_0),
        .O(p_4_in[7]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_28
       (.I0(RAM_reg_r1_0_31_6_11_i_47_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_48_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_29
       (.I0(RAM_reg_r1_0_31_6_11_i_49_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_50_n_0),
        .O(p_6_in[6]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_30
       (.I0(RAM_reg_r1_0_31_6_11_i_51_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_52_n_0),
        .O(p_5_in[6]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_31
       (.I0(RAM_reg_r1_0_31_6_11_i_53_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_54_n_0),
        .O(p_4_in[6]),
        .S(\DM_packed[result][15]_i_15_0 ));
  MUXF8 RAM_reg_r1_0_31_6_11_i_32
       (.I0(RAM_reg_r1_0_31_6_11_i_55_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_56_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_32_n_0),
        .S(\DM_packed[result][15]_i_15_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    RAM_reg_r1_0_31_6_11_i_33
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(memKeyBuffer[4]),
        .I4(p_5_in[7]),
        .O(RAM_reg_r1_0_31_6_11_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RAM_reg_r1_0_31_6_11_i_34
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[2]),
        .O(RAM_reg_r1_0_31_6_11_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_6_11_i_35
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[1]),
        .O(RAM_reg_r1_0_31_6_11_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    RAM_reg_r1_0_31_6_11_i_36
       (.I0(memKeyBuffer[3]),
        .I1(memKeyBuffer[4]),
        .I2(memKeyBuffer[2]),
        .I3(RAM_reg_r1_0_31_6_11_i_28_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000E00000002)) 
    RAM_reg_r1_0_31_6_11_i_37
       (.I0(p_4_in[7]),
        .I1(memKeyBuffer[1]),
        .I2(memKeyBuffer[3]),
        .I3(memKeyBuffer[4]),
        .I4(memKeyBuffer[2]),
        .I5(p_6_in[7]),
        .O(RAM_reg_r1_0_31_6_11_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_6_11_i_38
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[0]),
        .O(RAM_reg_r1_0_31_6_11_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_6_11_i_39
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[3]),
        .O(RAM_reg_r1_0_31_6_11_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h2600)) 
    RAM_reg_r1_0_31_6_11_i_40
       (.I0(memKeyBuffer[2]),
        .I1(memKeyBuffer[3]),
        .I2(memKeyBuffer[4]),
        .I3(p_4_in[2]),
        .O(RAM_reg_r1_0_31_6_11_i_40_n_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_41
       (.I0(RAM_reg_r1_0_31_6_11_i_57_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_58_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_41_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_42
       (.I0(RAM_reg_r1_0_31_6_11_i_59_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_60_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_42_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_43
       (.I0(RAM_reg_r1_0_31_6_11_i_61_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_62_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_43_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_44
       (.I0(RAM_reg_r1_0_31_6_11_i_63_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_64_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_44_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_45
       (.I0(RAM_reg_r1_0_31_6_11_i_65_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_66_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_45_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_46
       (.I0(RAM_reg_r1_0_31_6_11_i_67_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_68_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_46_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_47
       (.I0(RAM_reg_r1_0_31_6_11_i_69_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_70_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_47_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_48
       (.I0(RAM_reg_r1_0_31_6_11_i_71_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_72_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_48_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_49
       (.I0(RAM_reg_r1_0_31_6_11_i_73_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_74_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_49_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_50
       (.I0(RAM_reg_r1_0_31_6_11_i_75_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_76_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_50_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_51
       (.I0(RAM_reg_r1_0_31_6_11_i_77_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_78_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_51_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_52
       (.I0(RAM_reg_r1_0_31_6_11_i_79_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_80_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_52_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_53
       (.I0(RAM_reg_r1_0_31_6_11_i_81_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_82_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_53_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_54
       (.I0(RAM_reg_r1_0_31_6_11_i_83_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_84_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_54_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_55
       (.I0(RAM_reg_r1_0_31_6_11_i_85_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_86_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_55_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  MUXF7 RAM_reg_r1_0_31_6_11_i_56
       (.I0(RAM_reg_r1_0_31_6_11_i_87_n_0),
        .I1(RAM_reg_r1_0_31_6_11_i_88_n_0),
        .O(RAM_reg_r1_0_31_6_11_i_56_n_0),
        .S(RAM_reg_r1_0_31_6_11_i_25_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_57
       (.I0(memory_reg_bram_3_n_4),
        .I1(memory_reg_bram_2_n_4),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_4),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_4),
        .O(RAM_reg_r1_0_31_6_11_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_58
       (.I0(memory_reg_bram_7_n_4),
        .I1(memory_reg_bram_6_n_4),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_4),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_4),
        .O(RAM_reg_r1_0_31_6_11_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_59
       (.I0(memory_reg_bram_11_n_4),
        .I1(memory_reg_bram_10_n_4),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_4),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_4),
        .O(RAM_reg_r1_0_31_6_11_i_59_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_60
       (.I0(memory_reg_bram_15_n_4),
        .I1(memory_reg_bram_14_n_4),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_4),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_4),
        .O(RAM_reg_r1_0_31_6_11_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_61
       (.I0(memory_reg_bram_3_n_12),
        .I1(memory_reg_bram_2_n_12),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_12),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_12),
        .O(RAM_reg_r1_0_31_6_11_i_61_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_62
       (.I0(memory_reg_bram_7_n_12),
        .I1(memory_reg_bram_6_n_12),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_12),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_12),
        .O(RAM_reg_r1_0_31_6_11_i_62_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_63
       (.I0(memory_reg_bram_11_n_12),
        .I1(memory_reg_bram_10_n_12),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_12),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_12),
        .O(RAM_reg_r1_0_31_6_11_i_63_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_64
       (.I0(memory_reg_bram_15_n_12),
        .I1(memory_reg_bram_14_n_12),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_12),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_12),
        .O(RAM_reg_r1_0_31_6_11_i_64_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_65
       (.I0(memory_reg_bram_3_n_20),
        .I1(memory_reg_bram_2_n_20),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_20),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_20),
        .O(RAM_reg_r1_0_31_6_11_i_65_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_66
       (.I0(memory_reg_bram_7_n_20),
        .I1(memory_reg_bram_6_n_20),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_20),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_20),
        .O(RAM_reg_r1_0_31_6_11_i_66_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_67
       (.I0(memory_reg_bram_11_n_20),
        .I1(memory_reg_bram_10_n_20),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_20),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_20),
        .O(RAM_reg_r1_0_31_6_11_i_67_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_68
       (.I0(memory_reg_bram_15_n_20),
        .I1(memory_reg_bram_14_n_20),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_20),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_20),
        .O(RAM_reg_r1_0_31_6_11_i_68_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_69
       (.I0(memory_reg_bram_3_n_28),
        .I1(memory_reg_bram_2_n_28),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_28),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_28),
        .O(RAM_reg_r1_0_31_6_11_i_69_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_6_11_i_7
       (.I0(ioBuffer[7]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_6_11_i_13_n_0),
        .I3(RAM_reg_r1_0_31_6_11_i_14_n_0),
        .O(mem_DM_Data[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_70
       (.I0(memory_reg_bram_7_n_28),
        .I1(memory_reg_bram_6_n_28),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_28),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_28),
        .O(RAM_reg_r1_0_31_6_11_i_70_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_71
       (.I0(memory_reg_bram_11_n_28),
        .I1(memory_reg_bram_10_n_28),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_28),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_28),
        .O(RAM_reg_r1_0_31_6_11_i_71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_72
       (.I0(memory_reg_bram_15_n_28),
        .I1(memory_reg_bram_14_n_28),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_28),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_28),
        .O(RAM_reg_r1_0_31_6_11_i_72_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_73
       (.I0(memory_reg_bram_3_n_5),
        .I1(memory_reg_bram_2_n_5),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_5),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_5),
        .O(RAM_reg_r1_0_31_6_11_i_73_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_74
       (.I0(memory_reg_bram_7_n_5),
        .I1(memory_reg_bram_6_n_5),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_5),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_5),
        .O(RAM_reg_r1_0_31_6_11_i_74_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_75
       (.I0(memory_reg_bram_11_n_5),
        .I1(memory_reg_bram_10_n_5),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_5),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_5),
        .O(RAM_reg_r1_0_31_6_11_i_75_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_76
       (.I0(memory_reg_bram_15_n_5),
        .I1(memory_reg_bram_14_n_5),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_5),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_5),
        .O(RAM_reg_r1_0_31_6_11_i_76_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_77
       (.I0(memory_reg_bram_3_n_13),
        .I1(memory_reg_bram_2_n_13),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_13),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_13),
        .O(RAM_reg_r1_0_31_6_11_i_77_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_78
       (.I0(memory_reg_bram_7_n_13),
        .I1(memory_reg_bram_6_n_13),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_13),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_13),
        .O(RAM_reg_r1_0_31_6_11_i_78_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_79
       (.I0(memory_reg_bram_11_n_13),
        .I1(memory_reg_bram_10_n_13),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_13),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_13),
        .O(RAM_reg_r1_0_31_6_11_i_79_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    RAM_reg_r1_0_31_6_11_i_8
       (.I0(ioBuffer[6]),
        .I1(MEM_DOUT21),
        .I2(RAM_reg_r1_0_31_6_11_i_15_n_0),
        .I3(RAM_reg_r1_0_31_6_11_i_16_n_0),
        .O(mem_DM_Data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_80
       (.I0(memory_reg_bram_15_n_13),
        .I1(memory_reg_bram_14_n_13),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_13),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_13),
        .O(RAM_reg_r1_0_31_6_11_i_80_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_81
       (.I0(memory_reg_bram_3_n_21),
        .I1(memory_reg_bram_2_n_21),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_21),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_21),
        .O(RAM_reg_r1_0_31_6_11_i_81_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_82
       (.I0(memory_reg_bram_7_n_21),
        .I1(memory_reg_bram_6_n_21),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_21),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_21),
        .O(RAM_reg_r1_0_31_6_11_i_82_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_83
       (.I0(memory_reg_bram_11_n_21),
        .I1(memory_reg_bram_10_n_21),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_21),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_21),
        .O(RAM_reg_r1_0_31_6_11_i_83_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_84
       (.I0(memory_reg_bram_15_n_21),
        .I1(memory_reg_bram_14_n_21),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_21),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_21),
        .O(RAM_reg_r1_0_31_6_11_i_84_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_85
       (.I0(memory_reg_bram_3_n_29),
        .I1(memory_reg_bram_2_n_29),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_1_n_29),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_0_n_29),
        .O(RAM_reg_r1_0_31_6_11_i_85_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_86
       (.I0(memory_reg_bram_7_n_29),
        .I1(memory_reg_bram_6_n_29),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_5_n_29),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_4_n_29),
        .O(RAM_reg_r1_0_31_6_11_i_86_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_87
       (.I0(memory_reg_bram_11_n_29),
        .I1(memory_reg_bram_10_n_29),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_9_n_29),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_8_n_29),
        .O(RAM_reg_r1_0_31_6_11_i_87_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r1_0_31_6_11_i_88
       (.I0(memory_reg_bram_15_n_29),
        .I1(memory_reg_bram_14_n_29),
        .I2(RAM_reg_r1_0_31_6_11_i_42_0),
        .I3(memory_reg_bram_13_n_29),
        .I4(RAM_reg_r1_0_31_6_11_i_42_1),
        .I5(memory_reg_bram_12_n_29),
        .O(RAM_reg_r1_0_31_6_11_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    RAM_reg_r1_0_31_6_11_i_9
       (.I0(memKeyBuffer[0]),
        .I1(RAM_reg_r1_0_31_6_11_i_17_n_0),
        .I2(RAM_reg_r1_0_31_6_11_i_18_n_0),
        .I3(MEM_DOUT21),
        .I4(ioBuffer[9]),
        .O(mem_DM_Data[9]));
  MUXF8 RAM_reg_r2_0_31_0_5_i_1
       (.I0(RAM_reg_r2_0_31_0_5_i_6_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_7_n_0),
        .O(ir[24]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_10
       (.I0(RAM_reg_r2_0_31_0_5_i_24_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_25_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_10_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_11
       (.I0(RAM_reg_r2_0_31_0_5_i_26_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_27_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_11_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_12
       (.I0(RAM_reg_r2_0_31_0_5_i_28_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_29_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_12_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_13
       (.I0(RAM_reg_r2_0_31_0_5_i_30_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_31_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_13_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_14
       (.I0(RAM_reg_r2_0_31_0_5_i_32_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_33_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_14_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_15
       (.I0(RAM_reg_r2_0_31_0_5_i_34_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_35_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_15_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_16
       (.I0(memory_reg_bram_3_n_43),
        .I1(memory_reg_bram_2_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_43),
        .O(RAM_reg_r2_0_31_0_5_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_17
       (.I0(memory_reg_bram_7_n_43),
        .I1(memory_reg_bram_6_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_43),
        .O(RAM_reg_r2_0_31_0_5_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_18
       (.I0(memory_reg_bram_11_n_43),
        .I1(memory_reg_bram_10_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_43),
        .O(RAM_reg_r2_0_31_0_5_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_19
       (.I0(memory_reg_bram_15_n_43),
        .I1(memory_reg_bram_14_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_43),
        .O(RAM_reg_r2_0_31_0_5_i_19_n_0));
  MUXF8 RAM_reg_r2_0_31_0_5_i_2
       (.I0(RAM_reg_r2_0_31_0_5_i_8_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_9_n_0),
        .O(ir[23]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_20
       (.I0(memory_reg_bram_3_n_44),
        .I1(memory_reg_bram_2_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_44),
        .O(RAM_reg_r2_0_31_0_5_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_21
       (.I0(memory_reg_bram_7_n_44),
        .I1(memory_reg_bram_6_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_44),
        .O(RAM_reg_r2_0_31_0_5_i_21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_22
       (.I0(memory_reg_bram_11_n_44),
        .I1(memory_reg_bram_10_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_44),
        .O(RAM_reg_r2_0_31_0_5_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_23
       (.I0(memory_reg_bram_15_n_44),
        .I1(memory_reg_bram_14_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_44),
        .O(RAM_reg_r2_0_31_0_5_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_24
       (.I0(memory_reg_bram_3_n_45),
        .I1(memory_reg_bram_2_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_45),
        .O(RAM_reg_r2_0_31_0_5_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_25
       (.I0(memory_reg_bram_7_n_45),
        .I1(memory_reg_bram_6_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_45),
        .O(RAM_reg_r2_0_31_0_5_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_26
       (.I0(memory_reg_bram_11_n_45),
        .I1(memory_reg_bram_10_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_45),
        .O(RAM_reg_r2_0_31_0_5_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_27
       (.I0(memory_reg_bram_15_n_45),
        .I1(memory_reg_bram_14_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_45),
        .O(RAM_reg_r2_0_31_0_5_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_28
       (.I0(memory_reg_bram_3_n_46),
        .I1(memory_reg_bram_2_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_46),
        .O(RAM_reg_r2_0_31_0_5_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_29
       (.I0(memory_reg_bram_7_n_46),
        .I1(memory_reg_bram_6_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_46),
        .O(RAM_reg_r2_0_31_0_5_i_29_n_0));
  MUXF8 RAM_reg_r2_0_31_0_5_i_3
       (.I0(RAM_reg_r2_0_31_0_5_i_10_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_11_n_0),
        .O(ir[22]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_30
       (.I0(memory_reg_bram_11_n_46),
        .I1(memory_reg_bram_10_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_46),
        .O(RAM_reg_r2_0_31_0_5_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_31
       (.I0(memory_reg_bram_15_n_46),
        .I1(memory_reg_bram_14_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_46),
        .O(RAM_reg_r2_0_31_0_5_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_32
       (.I0(memory_reg_bram_3_n_47),
        .I1(memory_reg_bram_2_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_47),
        .O(RAM_reg_r2_0_31_0_5_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_33
       (.I0(memory_reg_bram_7_n_47),
        .I1(memory_reg_bram_6_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_47),
        .O(RAM_reg_r2_0_31_0_5_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_34
       (.I0(memory_reg_bram_11_n_47),
        .I1(memory_reg_bram_10_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_47),
        .O(RAM_reg_r2_0_31_0_5_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_r2_0_31_0_5_i_35
       (.I0(memory_reg_bram_15_n_47),
        .I1(memory_reg_bram_14_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_47),
        .O(RAM_reg_r2_0_31_0_5_i_35_n_0));
  MUXF8 RAM_reg_r2_0_31_0_5_i_4
       (.I0(RAM_reg_r2_0_31_0_5_i_12_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_13_n_0),
        .O(ir[21]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 RAM_reg_r2_0_31_0_5_i_5
       (.I0(RAM_reg_r2_0_31_0_5_i_14_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_15_n_0),
        .O(ir[20]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_6
       (.I0(RAM_reg_r2_0_31_0_5_i_16_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_17_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_6_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_7
       (.I0(RAM_reg_r2_0_31_0_5_i_18_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_19_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_7_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_8
       (.I0(RAM_reg_r2_0_31_0_5_i_20_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_21_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_8_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 RAM_reg_r2_0_31_0_5_i_9
       (.I0(RAM_reg_r2_0_31_0_5_i_22_n_0),
        .I1(RAM_reg_r2_0_31_0_5_i_23_n_0),
        .O(RAM_reg_r2_0_31_0_5_i_9_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [16]),
        .Q(addr2BUFFER[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [17]),
        .Q(addr2BUFFER[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [18]),
        .Q(addr2BUFFER[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [19]),
        .Q(addr2BUFFER[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [20]),
        .Q(addr2BUFFER[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [21]),
        .Q(addr2BUFFER[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [22]),
        .Q(addr2BUFFER[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [23]),
        .Q(addr2BUFFER[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [24]),
        .Q(addr2BUFFER[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [25]),
        .Q(addr2BUFFER[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [26]),
        .Q(addr2BUFFER[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [27]),
        .Q(addr2BUFFER[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [28]),
        .Q(addr2BUFFER[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [29]),
        .Q(addr2BUFFER[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [30]),
        .Q(addr2BUFFER[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \addr2BUFFER_reg[31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [31]),
        .Q(addr2BUFFER[31]),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFD)) 
    \ioBuffer[15]_i_1 
       (.I0(\DM_packed_reg[result][10] ),
        .I1(\addr2BUFFER_reg[31]_0 [18]),
        .I2(\addr2BUFFER_reg[31]_0 [19]),
        .O(\ioBuffer[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \ioBuffer[15]_i_2 
       (.I0(\ioBuffer[15]_i_3_n_0 ),
        .I1(\addr2BUFFER_reg[31]_0 [10]),
        .I2(\addr2BUFFER_reg[31]_0 [11]),
        .I3(\ioBuffer[15]_i_4_n_0 ),
        .I4(\ioBuffer[15]_i_5_n_0 ),
        .I5(\ioBuffer[15]_i_6_n_0 ),
        .O(\DM_packed_reg[result][10] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ioBuffer[15]_i_3 
       (.I0(\addr2BUFFER_reg[31]_0 [2]),
        .I1(\addr2BUFFER_reg[31]_0 [3]),
        .I2(\addr2BUFFER_reg[31]_0 [4]),
        .I3(\addr2BUFFER_reg[31]_0 [5]),
        .I4(\ioBuffer[15]_i_7_n_0 ),
        .O(\ioBuffer[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ioBuffer[15]_i_4 
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .O(\ioBuffer[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ioBuffer[15]_i_5 
       (.I0(\addr2BUFFER_reg[31]_0 [17]),
        .I1(\addr2BUFFER_reg[31]_0 [16]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .O(\ioBuffer[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ioBuffer[15]_i_6 
       (.I0(\ioBuffer[15]_i_8_n_0 ),
        .I1(\ioBuffer[15]_i_9_n_0 ),
        .I2(\addr2BUFFER_reg[31]_0 [23]),
        .I3(\addr2BUFFER_reg[31]_0 [22]),
        .I4(\addr2BUFFER_reg[31]_0 [21]),
        .I5(\addr2BUFFER_reg[31]_0 [20]),
        .O(\ioBuffer[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ioBuffer[15]_i_7 
       (.I0(\addr2BUFFER_reg[31]_0 [9]),
        .I1(\addr2BUFFER_reg[31]_0 [8]),
        .I2(\addr2BUFFER_reg[31]_0 [7]),
        .I3(\addr2BUFFER_reg[31]_0 [6]),
        .O(\ioBuffer[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ioBuffer[15]_i_8 
       (.I0(\addr2BUFFER_reg[31]_0 [28]),
        .I1(\addr2BUFFER_reg[31]_0 [29]),
        .I2(\addr2BUFFER_reg[31]_0 [30]),
        .I3(\addr2BUFFER_reg[31]_0 [31]),
        .I4(\addr2BUFFER_reg[31]_0 [1]),
        .I5(\addr2BUFFER_reg[31]_0 [0]),
        .O(\ioBuffer[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ioBuffer[15]_i_9 
       (.I0(\addr2BUFFER_reg[31]_0 [27]),
        .I1(\addr2BUFFER_reg[31]_0 [26]),
        .I2(\addr2BUFFER_reg[31]_0 [25]),
        .I3(\addr2BUFFER_reg[31]_0 [24]),
        .O(\ioBuffer[15]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[0]),
        .Q(ioBuffer[0]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[10]),
        .Q(ioBuffer[10]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[11]),
        .Q(ioBuffer[11]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[12]),
        .Q(ioBuffer[12]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[13]),
        .Q(ioBuffer[13]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[14]),
        .Q(ioBuffer[14]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[15]),
        .Q(ioBuffer[15]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[1]),
        .Q(ioBuffer[1]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[2]),
        .Q(\ioBuffer_reg[4]_0 [0]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[3]),
        .Q(\ioBuffer_reg[4]_0 [1]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[4]),
        .Q(\ioBuffer_reg[4]_0 [2]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[5]),
        .Q(ioBuffer[5]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[6]),
        .Q(ioBuffer[6]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[7]),
        .Q(ioBuffer[7]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[8]),
        .Q(ioBuffer[8]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF[9]),
        .Q(ioBuffer[9]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \memKeyBuffer_reg[0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [0]),
        .Q(memKeyBuffer[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \memKeyBuffer_reg[1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\addr2BUFFER_reg[31]_0 [1]),
        .Q(memKeyBuffer[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \memKeyBuffer_reg[2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\memKeyBuffer_reg[3]_3 [0]),
        .Q(memKeyBuffer[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \memKeyBuffer_reg[3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\memKeyBuffer_reg[3]_3 [1]),
        .Q(memKeyBuffer[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \memKeyBuffer_reg[4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\memKeyBuffer_reg[4]_0 ),
        .Q(memKeyBuffer[4]),
        .R(\<const0> ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h110C05B711000837000000000000006F010080E700000097FE01011300010117),
    .INIT_01(256'h44400FEF1BC080E7000000971F400FEF1C8080E700000097FFF0071311080637),
    .INIT_02(256'h198080E70000009779400FEF1A4080E70000009766C00FEF1B0080E700000097),
    .INIT_03(256'h0000009748500FEF180080E7000000971E900FEF18C080E7000000970C100FEF),
    .INIT_04(256'h43801FEF15C080E7000000971E001FEF168080E7000000976E900FEF174080E7),
    .INIT_05(256'h138080E7000000970B501FEF144080E70000009769001FEF150080E700000097),
    .INIT_06(256'h000000972F901FEF120080E70000009723101FEF12C080E70000009716D01FEF),
    .INIT_07(256'h17802FEF0FC080E70000009772D01FEF108080E7000000974F901FEF114080E7),
    .INIT_08(256'h0D8080E70000009759002FEF0E4080E70000009738402FEF0F0080E700000097),
    .INIT_09(256'h0000009720502FEF0C0080E7000000970D502FEF0CC080E7000000976FC02FEF),
    .INIT_0A(256'h62D02FEF09C080E70000009746D02FEF0A8080E70000009733D02FEF0B4080E7),
    .INIT_0B(256'h078080E70000009712403FEF084080E70000009776102FEF090080E700000097),
    .INIT_0C(256'h0000009728003FEF060080E70000009721803FEF06C080E70000009718003FEF),
    .INIT_0D(256'h7C003FEF03C080E7000000974CC03FEF048080E70000009734C03FEF054080E7),
    .INIT_0E(256'h018080E70000009714503FEF024080E70000009763403FEF030080E700000097),
    .INIT_0F(256'h00170713FE069CE30016F69300082683E39FF06F00C080E70000009735103FEF),
    .INIT_10(256'h00F5A023FFF007930000806700A6202300150513001515130000806700E5A023),
    .INIT_11(256'h0020019300000E9300208F33000001130000009300A6202300000513000F8067),
    .INIT_12(256'h0030019300200E9300208F330010011300100093FC4080E700000097FDDF1CE3),
    .INIT_13(256'h0040019300A00E9300208F330070011300300093FA4080E700000097FBDF1CE3),
    .INIT_14(256'h00500193FFFF8EB700208F33FFFF813700000093F84080E700000097F9DF1CE3),
    .INIT_15(256'h0060019380000EB700208F3300000113800000B7F64080E700000097F7DF1CE3),
    .INIT_16(256'h007001937FFF8EB700208F33FFFF8137800000B7F44080E700000097F5DF1CE3),
    .INIT_17(256'h00008EB700208F33FFF101130000813700000093F24080E700000097F3DF1CE3),
    .INIT_18(256'h00000113FFF08093800000B7EFC080E700000097F1DF18E300800193FFFE8E93),
    .INIT_19(256'h800000B7ED4080E700000097EFDF14E300900193FFFE8E9380000EB700208F33),
    .INIT_1A(256'hEBDF1EE300A00193FFEE8E9380008EB700208F33FFF1011300008137FFF08093),
    .INIT_1B(256'hFFFE8E9380008EB700208F33FFF1011300008137800000B7EA8080E700000097),
    .INIT_1C(256'h00208F33FFFF8137FFF08093800000B7E80080E700000097E9DF1AE300B00193),
    .INIT_1D(256'hFFF0011300000093E58080E700000097E7DF16E300C00193FFFE8E937FFF8EB7),
    .INIT_1E(256'h00100113FFF00093E38080E700000097E5DF16E300D00193FFF00E9300208F33),
    .INIT_1F(256'hFFF00113FFF00093E18080E700000097E3DF16E300E0019300000E9300208F33),
    .INIT_20(256'h8000013700100093DF8080E700000097E1DF16E300F00193FFE00E9300208F33),
    .INIT_21(256'h00D00093DD4080E700000097DFDF14E30100019380000EB700208F33FFF10113),
    .INIT_22(256'h00E00093DB4080E700000097DDD094E30110019301800E93002080B300B00113),
    .INIT_23(256'h000F8067D94080E700000097DBD114E30120019301900E930020813300B00113),
    .INIT_24(256'hD7DF1EE30020019300000E9340208F33000001130000009300A6202300000513),
    .INIT_25(256'hD5DF1EE30030019300000E9340208F330010011300100093D68080E700000097),
    .INIT_26(256'hD3DF1EE300400193FFC00E9340208F330070011300300093D48080E700000097),
    .INIT_27(256'hD1DF1EE30050019300008EB740208F33FFFF813700000093D28080E700000097),
    .INIT_28(256'hCFDF1EE30060019380000EB740208F3300000113800000B7D08080E700000097),
    .INIT_29(256'hCDDF1EE30070019380008EB740208F33FFFF8137800000B7CE8080E700000097),
    .INIT_2A(256'h001E8E93FFFF8EB740208F33FFF101130000813700000093CC8080E700000097),
    .INIT_2B(256'h40208F3300000113FFF08093800000B7CA0080E700000097CBDF1AE300800193),
    .INIT_2C(256'hFFF08093800000B7C78080E700000097C9DF16E300900193FFFE8E9380000EB7),
    .INIT_2D(256'hC50080E700000097C7DF12E300A001937FFF8EB740208F33FFF1011300008137),
    .INIT_2E(256'hC3DF1EE300B00193001E8E937FFF8EB740208F33FFF1011300008137800000B7),
    .INIT_2F(256'hFFFE8E9380008EB740208F33FFFF8137FFF08093800000B7C28080E700000097),
    .INIT_30(256'h00100E9340208F33FFF0011300000093C00080E700000097C1DF1AE300C00193),
    .INIT_31(256'hFFE00E9340208F3300100113FFF00093BE0080E700000097BFDF1AE300D00193),
    .INIT_32(256'h00000E9340208F33FFF00113FFF00093BC0080E700000097BDDF1AE300E00193),
    .INIT_33(256'h00200E93402080B300B0011300D00093BA0080E700000097BBDF1AE300F00193),
    .INIT_34(256'h00300E934020813300B0011300E00093B80080E700000097B9D09AE301000193),
    .INIT_35(256'hFF0100B700A6202300000513000F8067B60080E700000097B7D11AE301100193),
    .INIT_36(256'hB3DF1EE300200193F00E8E930F001EB70020FF33F0F101130F0F1137F0008093),
    .INIT_37(256'h00F00EB70020FF330F010113F0F0F137FF0080930FF010B7B28080E700000097),
    .INIT_38(256'h0F0F11370FF0809300FF00B7AFC080E700000097B1DF18E3003001930F0E8E93),
    .INIT_39(256'hAD0080E700000097AFDF12E30040019300FE8E93000F0EB70020FF33F0F10113),
    .INIT_3A(256'hABDF1EE300500193F000FEB70020FF330F010113F0F0F13700F08093F00FF0B7),
    .INIT_3B(256'h0F001EB70020F0B3F0F101130F0F1137F0008093FF0100B7AA8080E700000097),
    .INIT_3C(256'hF0F0F137FF0080930FF010B7A7C080E700000097A9D098E300600193F00E8E93),
    .INIT_3D(256'hA50080E700000097A7D112E3007001930F0E8E9300F00EB70020F1330F010113),
    .INIT_3E(256'h00000097A5D090E300800193F00E8E93FF010EB70010F0B3F0008093FF0100B7),
    .INIT_3F(256'hF0F101130F0F1137F0008093FF0100B700A6202300000513000F8067A2C080E7),
    .INIT_40(256'h0FF010B79F4080E700000097A1DF14E300200193F0FE8E93FF100EB70020EF33),
    .INIT_41(256'h9DDF1EE300300193FF0E8E93FFF10EB70020EF330F010113F0F0F137FF008093),
    .INIT_42(256'h0FFF1EB70020EF33F0F101130F0F11370FF0809300FF00B79C8080E700000097),
    .INIT_43(256'hF0F0F13700F08093F00FF0B799C080E7000000979BDF18E300400193FFFE8E93),
    .INIT_44(256'h970080E70000009799DF12E3005001930FFE8E93F0FFFEB70020EF330F010113),
    .INIT_45(256'h00600193F0FE8E93FF100EB70020E0B3F0F101130F0F1137F0008093FF0100B7),
    .INIT_46(256'h0020E133F0F101130F0F1137F0008093FF0100B7944080E70000009795D09CE3),
    .INIT_47(256'hF0008093FF0100B7918080E70000009793D116E300700193F0FE8E93FF100EB7),
    .INIT_48(256'h000F80678F4080E70000009791D094E300800193F00E8E93FF010EB70010E0B3),
    .INIT_49(256'hF00FFEB70020CF33F0F101130F0F1137F0008093FF0100B700A6202300000513),
    .INIT_4A(256'hF0F0F137FF0080930FF010B78BC080E7000000978DDF18E30020019300FE8E93),
    .INIT_4B(256'h890080E7000000978BDF12E300300193F00E8E93FF010EB70020CF330F010113),
    .INIT_4C(256'h00400193FF0E8E930FF01EB70020CF33F0F101130F0F11370FF0809300FF00B7),
    .INIT_4D(256'h0020CF330F010113F0F0F13700F08093F00FF0B7864080E70000009787DF1CE3),
    .INIT_4E(256'hF0008093FF0100B7838080E70000009785DF16E3005001930FFE8E9300FF0EB7),
    .INIT_4F(256'h0000009783D090E30060019300FE8E93F00FFEB70020C0B3F0F101130F0F1137),
    .INIT_50(256'h00FE8E93F00FFEB70020C133F0F101130F0F1137F0008093FF0100B780C080E7),
    .INIT_51(256'h00000E930010C0B3F0008093FF0100B77E0080E7FFFFF097FFD11A6300700193),
    .INIT_52(256'h0010009300A6202300000513000F80677C0080E7FFFFF097FDD09A6300800193),
    .INIT_53(256'h00100093794080E7FFFFF097FBDF14630020019300100E9300209F3300000113),
    .INIT_54(256'h00100093774080E7FFFFF097F9DF14630030019300200E9300209F3300100113),
    .INIT_55(256'h00100093754080E7FFFFF097F7DF14630040019308000E9300209F3300700113),
    .INIT_56(256'h00100093734080E7FFFFF097F5DF14630050019300004EB700209F3300E00113),
    .INIT_57(256'hFFF00093714080E7FFFFF097F3DF14630060019380000EB700209F3301F00113),
    .INIT_58(256'hFFF000936F4080E7FFFFF097F1DF146300700193FFF00E9300209F3300000113),
    .INIT_59(256'hFFF000936D4080E7FFFFF097EFDF146300800193FFE00E9300209F3300100113),
    .INIT_5A(256'hFFF000936B4080E7FFFFF097EDDF146300900193F8000E9300209F3300700113),
    .INIT_5B(256'hFFF00093694080E7FFFFF097EBDF146300A00193FFFFCEB700209F3300E00113),
    .INIT_5C(256'h212120B7674080E7FFFFF097E9DF146300B0019380000EB700209F3301F00113),
    .INIT_5D(256'hFFFFF097E7DF106300C00193121E8E9321212EB700209F330000011312108093),
    .INIT_5E(256'h00D00193242E8E9342424EB700209F330010011312108093212120B764C080E7),
    .INIT_5F(256'h90909EB700209F330070011312108093212120B7624080E7FFFFF097E3DF1C63),
    .INIT_60(256'h00E0011312108093212120B75FC080E7FFFFF097E1DF186300E00193080E8E93),
    .INIT_61(256'h12108093212120B75D8080E7FFFFF097DFDF166300F0019348484EB700209F33),
    .INIT_62(256'h212120B75B4080E7FFFFF097DDDF14630100019380000EB700209F3301F00113),
    .INIT_63(256'hFFFFF097DBDF106301100193121E8E9321212EB700209F33FC00011312108093),
    .INIT_64(256'h01200193242E8E9342424EB700209F33FC10011312108093212120B758C080E7),
    .INIT_65(256'h90909EB700209F33FC70011312108093212120B7564080E7FFFFF097D7DF1C63),
    .INIT_66(256'hFCE0011312108093212120B753C080E7FFFFF097D5DF186301300193080E8E93),
    .INIT_67(256'h00000513000F8067518080E7FFFFF097D3DF16630140019348484EB700209F33),
    .INIT_68(256'hFFFFF097D1DF10630020019380000EB70020DF3300000113800000B700A62023),
    .INIT_69(256'hFFFFF097CFDF10630030019340000EB70020DF3300100113800000B74EC080E7),
    .INIT_6A(256'hFFFFF097CDDF10630040019301000EB70020DF3300700113800000B74CC080E7),
    .INIT_6B(256'hFFFFF097CBDF10630050019300020EB70020DF3300E00113800000B74AC080E7),
    .INIT_6C(256'hC7DF1E630060019300100E930020DF3301F0011300108093800000B748C080E7),
    .INIT_6D(256'hC5DF1E6300700193FFF00E930020DF3300000113FFF00093468080E7FFFFF097),
    .INIT_6E(256'h00800193FFFE8E9380000EB70020DF3300100113FFF00093448080E7FFFFF097),
    .INIT_6F(256'hFFFE8E9302000EB70020DF3300700113FFF00093424080E7FFFFF097C3DF1C63),
    .INIT_70(256'h00040EB70020DF3300E00113FFF00093400080E7FFFFF097C1DF1A6300900193),
    .INIT_71(256'h0020DF3301F00113FFF000933DC080E7FFFFF097BFDF186300A00193FFFE8E93),
    .INIT_72(256'h0000011312108093212120B73BC080E7FFFFF097BDDF186300B0019300100E93),
    .INIT_73(256'h212120B7394080E7FFFFF097BBDF146300C00193121E8E9321212EB70020DF33),
    .INIT_74(256'hFFFFF097B9DF106300D00193090E8E9310909EB70020DF330010011312108093),
    .INIT_75(256'h00E00193242E8E9300424EB70020DF330070011312108093212120B736C080E7),
    .INIT_76(256'h00008EB70020DF3300E0011312108093212120B7344080E7FFFFF097B5DF1C63),
    .INIT_77(256'h01F0011312108093212120B731C080E7FFFFF097B3DF186300F00193484E8E93),
    .INIT_78(256'h12108093212120B72F8080E7FFFFF097B1DF16630100019300000E930020DF33),
    .INIT_79(256'h2D0080E7FFFFF097AFDF126301100193121E8E9321212EB70020DF33FC000113),
    .INIT_7A(256'hABDF1E6301200193090E8E9310909EB70020DF33FC10011312108093212120B7),
    .INIT_7B(256'h4020DF3300000113800000B700A6202300000513000F80672A8080E7FFFFF097),
    .INIT_7C(256'h4020DF3300100113800000B727C080E7FFFFF097A9DF18630020019380000EB7),
    .INIT_7D(256'h4020DF3300700113800000B725C080E7FFFFF097A7DF186300300193C0000EB7),
    .INIT_7E(256'h4020DF3300E00113800000B723C080E7FFFFF097A5DF186300400193FF000EB7),
    .INIT_7F(256'h01F0011300108093800000B721C080E7FFFFF097A3DF186300500193FFFE0EB7),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_0
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_0_n_4,memory_reg_bram_0_n_5,memory_reg_bram_0_n_6,memory_reg_bram_0_n_7,memory_reg_bram_0_n_8,memory_reg_bram_0_n_9,memory_reg_bram_0_n_10,memory_reg_bram_0_n_11,memory_reg_bram_0_n_12,memory_reg_bram_0_n_13,memory_reg_bram_0_n_14,memory_reg_bram_0_n_15,memory_reg_bram_0_n_16,memory_reg_bram_0_n_17,memory_reg_bram_0_n_18,memory_reg_bram_0_n_19,memory_reg_bram_0_n_20,memory_reg_bram_0_n_21,memory_reg_bram_0_n_22,memory_reg_bram_0_n_23,memory_reg_bram_0_n_24,memory_reg_bram_0_n_25,memory_reg_bram_0_n_26,memory_reg_bram_0_n_27,memory_reg_bram_0_n_28,memory_reg_bram_0_n_29,memory_reg_bram_0_n_30,memory_reg_bram_0_n_31,memory_reg_bram_0_n_32,memory_reg_bram_0_n_33,memory_reg_bram_0_n_34,memory_reg_bram_0_n_35}),
        .DOBDO({memory_reg_bram_0_n_36,memory_reg_bram_0_n_37,memory_reg_bram_0_n_38,memory_reg_bram_0_n_39,memory_reg_bram_0_n_40,memory_reg_bram_0_n_41,memory_reg_bram_0_n_42,memory_reg_bram_0_n_43,memory_reg_bram_0_n_44,memory_reg_bram_0_n_45,memory_reg_bram_0_n_46,memory_reg_bram_0_n_47,memory_reg_bram_0_n_48,memory_reg_bram_0_n_49,memory_reg_bram_0_n_50,memory_reg_bram_0_n_51,memory_reg_bram_0_n_52,memory_reg_bram_0_n_53,memory_reg_bram_0_n_54,memory_reg_bram_0_n_55,memory_reg_bram_0_n_56,memory_reg_bram_0_n_57,memory_reg_bram_0_n_58,memory_reg_bram_0_n_59,memory_reg_bram_0_n_60,memory_reg_bram_0_n_61,memory_reg_bram_0_n_62,memory_reg_bram_0_n_63,memory_reg_bram_0_n_64,memory_reg_bram_0_n_65,memory_reg_bram_0_n_66,memory_reg_bram_0_n_67}),
        .ENARDEN(memory_reg_bram_0_i_1_n_0),
        .ENBWREN(memory_reg_bram_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_0_i_27_n_0,memory_reg_bram_0_i_28_n_0,memory_reg_bram_0_i_29_n_0,memory_reg_bram_0_i_30_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0001)) 
    memory_reg_bram_0_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_10
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[24]),
        .I2(memory_reg_bram_0_1[8]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[0]),
        .O(memory_reg_bram_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_11
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[7]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[23]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[15]),
        .O(memory_reg_bram_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_12
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[6]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[22]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[14]),
        .O(memory_reg_bram_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_13
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[5]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[21]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[13]),
        .O(memory_reg_bram_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_14
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[4]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[20]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[12]),
        .O(memory_reg_bram_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_15
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[3]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[19]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[11]),
        .O(memory_reg_bram_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_16
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[2]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[18]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[10]),
        .O(memory_reg_bram_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_17
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[1]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[17]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[9]),
        .O(memory_reg_bram_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F4400004F44)) 
    memory_reg_bram_0_i_18
       (.I0(\memKeyBuffer_reg[3]_3 [1]),
        .I1(memory_reg_bram_0_1[0]),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(memory_reg_bram_0_1[16]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(memory_reg_bram_0_1[8]),
        .O(memory_reg_bram_0_i_18_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_19
       (.I0(memory_reg_bram_0_1[7]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[15]),
        .O(memory_reg_bram_0_i_19_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_20
       (.I0(memory_reg_bram_0_1[6]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[14]),
        .O(memory_reg_bram_0_i_20_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_21
       (.I0(memory_reg_bram_0_1[5]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[13]),
        .O(memory_reg_bram_0_i_21_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_22
       (.I0(memory_reg_bram_0_1[4]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[12]),
        .O(memory_reg_bram_0_i_22_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_23
       (.I0(memory_reg_bram_0_1[3]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[11]),
        .O(memory_reg_bram_0_i_23_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_24
       (.I0(memory_reg_bram_0_1[2]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[10]),
        .O(memory_reg_bram_0_i_24_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_25
       (.I0(memory_reg_bram_0_1[1]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[9]),
        .O(memory_reg_bram_0_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_26
       (.I0(memory_reg_bram_0_1[0]),
        .I1(\addr2BUFFER_reg[31]_0 [0]),
        .I2(memory_reg_bram_0_1[8]),
        .O(memory_reg_bram_0_i_26_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_27
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_0_i_27_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_28
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_0_i_28_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_29
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_0_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_3
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[31]),
        .I2(memory_reg_bram_0_1[15]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[7]),
        .O(memory_reg_bram_0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_30
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000020002000020)) 
    memory_reg_bram_0_i_31
       (.I0(memory_reg_bram_12_1),
        .I1(\DM_packed_reg[result][16] ),
        .I2(\memKeyBuffer_reg[3]_3 [1]),
        .I3(\addr2BUFFER_reg[31]_0 [1]),
        .I4(\memKeyBuffer_reg[3]_3 [0]),
        .I5(\addr2BUFFER_reg[31]_0 [0]),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'h0000000202200020)) 
    memory_reg_bram_0_i_32
       (.I0(memory_reg_bram_12_1),
        .I1(\DM_packed_reg[result][16] ),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(\memKeyBuffer_reg[3]_3 [0]),
        .I5(\memKeyBuffer_reg[3]_3 [1]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'h0000000202020200)) 
    memory_reg_bram_0_i_33
       (.I0(memory_reg_bram_12_1),
        .I1(\DM_packed_reg[result][16] ),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(\memKeyBuffer_reg[3]_3 [0]),
        .I4(\addr2BUFFER_reg[31]_0 [0]),
        .I5(\memKeyBuffer_reg[3]_3 [1]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    memory_reg_bram_0_i_34
       (.I0(memory_reg_bram_12_1),
        .I1(\DM_packed_reg[result][16] ),
        .I2(\addr2BUFFER_reg[31]_0 [1]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(\memKeyBuffer_reg[3]_3 [1]),
        .I5(\memKeyBuffer_reg[3]_3 [0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_4
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[30]),
        .I2(memory_reg_bram_0_1[14]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[6]),
        .O(memory_reg_bram_0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_5
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[29]),
        .I2(memory_reg_bram_0_1[13]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[5]),
        .O(memory_reg_bram_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_6
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[28]),
        .I2(memory_reg_bram_0_1[12]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[4]),
        .O(memory_reg_bram_0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_7
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[27]),
        .I2(memory_reg_bram_0_1[11]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[3]),
        .O(memory_reg_bram_0_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_8
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[26]),
        .I2(memory_reg_bram_0_1[10]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[2]),
        .O(memory_reg_bram_0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    memory_reg_bram_0_i_9
       (.I0(\addr2BUFFER_reg[31]_0 [1]),
        .I1(memory_reg_bram_0_1[25]),
        .I2(memory_reg_bram_0_1[9]),
        .I3(\addr2BUFFER_reg[31]_0 [0]),
        .I4(memory_reg_bram_0_1[1]),
        .O(memory_reg_bram_0_i_9_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFF08093800000B71F8080E7FFFFF097A1DF166300600193FFF00E934020DF33),
    .INIT_01(256'h1D0080E7FFFFF0979FDF126300700193FFFE8E9380000EB74020DF3300000113),
    .INIT_02(256'h9BDF1E6300800193FFFE8E9340000EB74020DF3300100113FFF08093800000B7),
    .INIT_03(256'hFFFE8E9301000EB74020DF3300700113FFF08093800000B71A8080E7FFFFF097),
    .INIT_04(256'h4020DF3300E00113FFF08093800000B7180080E7FFFFF09799DF1A6300900193),
    .INIT_05(256'hFFF08093800000B7158080E7FFFFF09797DF166300A00193FFFE8E9300020EB7),
    .INIT_06(256'h818180B7134080E7FFFFF09795DF146300B0019300000E934020DF3301F00113),
    .INIT_07(256'hFFFFF09793DF106300C00193181E8E9381818EB74020DF330000011318108093),
    .INIT_08(256'h00D001930C0E8E93C0C0CEB74020DF330010011318108093818180B710C080E7),
    .INIT_09(256'hFF030EB74020DF330070011318108093818180B70E4080E7FFFFF0978FDF1C63),
    .INIT_0A(256'h00E0011318108093818180B70BC080E7FFFFF0978DDF186300E00193303E8E93),
    .INIT_0B(256'h818180B7094080E7FFFFF0978BDF146300F00193606E8E93FFFE0EB74020DF33),
    .INIT_0C(256'h070080E7FFFFF09789DF126301000193FFF00E934020DF3301F0011318108093),
    .INIT_0D(256'h85DF1E6301100193181E8E9381818EB74020DF33FC00011318108093818180B7),
    .INIT_0E(256'h0C0E8E93C0C0CEB74020DF33FC10011318108093818180B7048080E7FFFFF097),
    .INIT_0F(256'h4020DF33FC70011318108093818180B7020080E7FFFFF09783DF1A6301200193),
    .INIT_10(256'h18108093818180B7FF8080E7FFFFF09781DF166301300193303E8E93FF030EB7),
    .INIT_11(256'hFFFFF097FE1FE06F01DF046301400193606E8E93FFFE0EB74020DF33FCE00113),
    .INIT_12(256'h01DF046301500193FFF00E934020DF33FFF0011318108093818180B7FCC080E7),
    .INIT_13(256'h000001130000009300A6202300000513000F8067FA4080E7FFFFF097FB9FE06F),
    .INIT_14(256'h00100093F74080E7FFFFF097F89FE06F01DF04630020019300000E930020AF33),
    .INIT_15(256'hF50080E7FFFFF097F65FE06F01DF04630030019300000E930020AF3300100113),
    .INIT_16(256'hFFFFF097F41FE06F01DF04630040019300100E930020AF330070011300300093),
    .INIT_17(256'hF1DFE06F01DF04630050019300000E930020AF330030011300700093F2C080E7),
    .INIT_18(256'h01DF04630060019300000E930020AF33FFFF813700000093F08080E7FFFFF097),
    .INIT_19(256'h0070019300100E930020AF3300000113800000B7EE4080E7FFFFF097EF9FE06F),
    .INIT_1A(256'h00100E930020AF33FFFF8137800000B7EC0080E7FFFFF097ED5FE06F01DF0463),
    .INIT_1B(256'hFFF101130000813700000093E9C080E7FFFFF097EB1FE06F01DF046300800193),
    .INIT_1C(256'h800000B7E74080E7FFFFF097E89FE06F01DF04630090019300100E930020AF33),
    .INIT_1D(256'hFFFFF097E61FE06F01DF046300A0019300000E930020AF3300000113FFF08093),
    .INIT_1E(256'h00B0019300000E930020AF33FFF1011300008137FFF08093800000B7E4C080E7),
    .INIT_1F(256'h0020AF33FFF1011300008137800000B7E20080E7FFFFF097E35FE06F01DF0463),
    .INIT_20(256'hFFF08093800000B7DF8080E7FFFFF097E0DFE06F01DF046300C0019300100E93),
    .INIT_21(256'hDD0080E7FFFFF097DE5FE06F01DF046300D0019300000E930020AF33FFFF8137),
    .INIT_22(256'hFFFFF097DC1FE06F01DF046300E0019300000E930020AF33FFF0011300000093),
    .INIT_23(256'hD9DFE06F01DF046300F0019300100E930020AF3300100113FFF00093DAC080E7),
    .INIT_24(256'h01DF04630100019300000E930020AF33FFF00113FFF00093D88080E7FFFFF097),
    .INIT_25(256'h0110019300000E930020A0B300D0011300E00093D64080E7FFFFF097D79FE06F),
    .INIT_26(256'h0000009300A6202300000513000F8067D40080E7FFFFF097D55FE06F01D08463),
    .INIT_27(256'hD10080E7FFFFF097D25FE06F01DF04630020019300000E930020BF3300000113),
    .INIT_28(256'hFFFFF097D01FE06F01DF04630030019300000E930020BF330010011300100093),
    .INIT_29(256'hCDDFE06F01DF04630040019300100E930020BF330070011300300093CEC080E7),
    .INIT_2A(256'h01DF04630050019300000E930020BF330030011300700093CC8080E7FFFFF097),
    .INIT_2B(256'h0060019300100E930020BF33FFFF813700000093CA4080E7FFFFF097CB9FE06F),
    .INIT_2C(256'h00000E930020BF3300000113800000B7C80080E7FFFFF097C95FE06F01DF0463),
    .INIT_2D(256'h0020BF33FFFF8137800000B7C5C080E7FFFFF097C71FE06F01DF046300700193),
    .INIT_2E(256'h0000813700000093C38080E7FFFFF097C4DFE06F01DF04630080019300100E93),
    .INIT_2F(256'hC10080E7FFFFF097C25FE06F01DF04630090019300100E930020BF33FFF10113),
    .INIT_30(256'hBFDFE06F01DF046300A0019300000E930020BF3300000113FFF08093800000B7),
    .INIT_31(256'h00000E930020BF33FFF1011300008137FFF08093800000B7BE8080E7FFFFF097),
    .INIT_32(256'hFFF1011300008137800000B7BBC080E7FFFFF097BD1FE06F01DF046300B00193),
    .INIT_33(256'h800000B7B94080E7FFFFF097BA9FE06F01DF046300C0019300000E930020BF33),
    .INIT_34(256'hFFFFF097B81FE06F01DF046300D0019300100E930020BF33FFFF8137FFF08093),
    .INIT_35(256'hB5DFE06F01DF046300E0019300100E930020BF33FFF0011300000093B6C080E7),
    .INIT_36(256'h01DF046300F0019300000E930020BF3300100113FFF00093B48080E7FFFFF097),
    .INIT_37(256'h0100019300000E930020BF33FFF00113FFF00093B24080E7FFFFF097B39FE06F),
    .INIT_38(256'h00000E930020B0B300D0011300E00093B00080E7FFFFF097B15FE06F01DF0463),
    .INIT_39(256'h00A6202300000513000F8067ADC080E7FFFFF097AF1FE06F01D0846301100193),
    .INIT_3A(256'hAB0080E7FFFFF097AC5FE06F01DF04630020019300000E9300008F1300000093),
    .INIT_3B(256'hA90080E7FFFFF097AA5FE06F01DF04630030019300200E9300108F1300100093),
    .INIT_3C(256'hA70080E7FFFFF097A85FE06F01DF04630040019300A00E9300708F1300300093),
    .INIT_3D(256'hA50080E7FFFFF097A65FE06F01DF04630050019380000E9380008F1300000093),
    .INIT_3E(256'hA30080E7FFFFF097A45FE06F01DF04630060019380000EB700008F13800000B7),
    .INIT_3F(256'hFFFFF097A21FE06F01DF046300700193800E8E9380000EB780008F13800000B7),
    .INIT_40(256'hFFFFF097A01FE06F01DF0463008001937FF00E937FF08F1300000093A0C080E7),
    .INIT_41(256'h01DF046300900193FFFE8E9380000EB700008F13FFF08093800000B79EC080E7),
    .INIT_42(256'h7FEE8E9380000EB77FF08F13FFF08093800000B79C4080E7FFFFF0979D9FE06F),
    .INIT_43(256'h80000EB77FF08F13800000B799C080E7FFFFF0979B1FE06F01DF046300A00193),
    .INIT_44(256'hFFF08093800000B7978080E7FFFFF09798DFE06F01DF046300B001937FFE8E93),
    .INIT_45(256'h950080E7FFFFF097965FE06F01DF046300C001937FFE8E937FFFFEB780008F13),
    .INIT_46(256'h930080E7FFFFF097945FE06F01DF046300D00193FFF00E93FFF08F1300000093),
    .INIT_47(256'h910080E7FFFFF097925FE06F01DF046300E0019300000E9300108F13FFF00093),
    .INIT_48(256'h8F0080E7FFFFF097905FE06F01DF046300F00193FFE00E93FFF08F13FFF00093),
    .INIT_49(256'hFFFFF0978E1FE06F01DF04630100019380000EB700108F13FFF08093800000B7),
    .INIT_4A(256'hFFFFF0978C1FE06F01D084630110019301800E9300B0809300D000938CC080E7),
    .INIT_4B(256'hFF010EB7F0F0FF13F0008093FF0100B700A6202300000513000F80678AC080E7),
    .INIT_4C(256'hFF0080930FF010B7878080E7FFFFF09788DFE06F01DF046300200193F00E8E93),
    .INIT_4D(256'h00FF00B7854080E7FFFFF097869FE06F01DF0463003001930F000E930F00FF13),
    .INIT_4E(256'h830080E7FFFFF097845FE06F01DF04630040019300F00E9370F0FF130FF08093),
    .INIT_4F(256'hFFFFF097821FE06F01DF04630050019300000E930F00FF1300F08093F00FF0B7),
    .INIT_50(256'hFFCFE06F01D084630060019300000E930F00F093F0008093FF0100B780C080E7),
    .INIT_51(256'hF0F0EF13F0008093FF0100B700A6202300000513000F80677E8080E7FFFFE097),
    .INIT_52(256'hFF0080930FF010B77B8080E7FFFFE097FCCFE06F01DF046300200193F0F00E93),
    .INIT_53(256'h790080E7FFFFE097FA4FE06F01DF046300300193FF0E8E930FF01EB70F00EF13),
    .INIT_54(256'hF7CFE06F01DF0463004001937FFE8E9300FF0EB770F0EF130FF0809300FF00B7),
    .INIT_55(256'h005001930FFE8E93F00FFEB70F00EF1300F08093F00FF0B7768080E7FFFFE097),
    .INIT_56(256'hFF010EB70F00E093F0008093FF0100B7740080E7FFFFE097F54FE06F01DF0463),
    .INIT_57(256'h00000513000F8067718080E7FFFFE097F2CFE06F01D0846300600193FF0E8E93),
    .INIT_58(256'h01DF04630020019300FE8E93FF00FEB7F0F0CF13F000809300FF10B700A62023),
    .INIT_59(256'hF00E8E930FF01EB70F00CF13FF0080930FF010B76E4080E7FFFFE097EF8FE06F),
    .INIT_5A(256'h70F0CF138FF0809300FF10B76BC080E7FFFFE097ED0FE06F01DF046300300193),
    .INIT_5B(256'hF00FF0B7694080E7FFFFE097EA8FE06F01DF046300400193FF0E8E9300FF1EB7),
    .INIT_5C(256'hFFFFE097E80FE06F01DF0463005001930FFE8E93F00FFEB70F00CF1300F08093),
    .INIT_5D(256'h01D084630060019300FE8E93FF00FEB770F0C09370008093FF00F0B766C080E7),
    .INIT_5E(256'h00009F130010009300A6202300000513000F8067644080E7FFFFE097E58FE06F),
    .INIT_5F(256'h00109F1300100093618080E7FFFFE097E2CFE06F01DF04630020019300100E93),
    .INIT_60(256'h00709F13001000935F8080E7FFFFE097E0CFE06F01DF04630030019300200E93),
    .INIT_61(256'h00E09F13001000935D8080E7FFFFE097DECFE06F01DF04630040019308000E93),
    .INIT_62(256'h01F09F13001000935B8080E7FFFFE097DCCFE06F01DF04630050019300004EB7),
    .INIT_63(256'h00009F13FFF00093598080E7FFFFE097DACFE06F01DF04630060019380000EB7),
    .INIT_64(256'h00109F13FFF00093578080E7FFFFE097D8CFE06F01DF046300700193FFF00E93),
    .INIT_65(256'h00709F13FFF00093558080E7FFFFE097D6CFE06F01DF046300800193FFE00E93),
    .INIT_66(256'h00E09F13FFF00093538080E7FFFFE097D4CFE06F01DF046300900193F8000E93),
    .INIT_67(256'h01F09F13FFF00093518080E7FFFFE097D2CFE06F01DF046300A00193FFFFCEB7),
    .INIT_68(256'h12108093212120B74F8080E7FFFFE097D0CFE06F01DF046300B0019380000EB7),
    .INIT_69(256'h4D0080E7FFFFE097CE4FE06F01DF046300C00193121E8E9321212EB700009F13),
    .INIT_6A(256'hCBCFE06F01DF046300D00193242E8E9342424EB700109F1312108093212120B7),
    .INIT_6B(256'h00E00193080E8E9390909EB700709F1312108093212120B74A8080E7FFFFE097),
    .INIT_6C(256'h48484EB700E09F1312108093212120B7480080E7FFFFE097C94FE06F01DF0463),
    .INIT_6D(256'h01F09F1312108093212120B745C080E7FFFFE097C70FE06F01DF046300F00193),
    .INIT_6E(256'h00000513000F8067438080E7FFFFE097C4CFE06F01DF04630100019380000EB7),
    .INIT_6F(256'hFFFFE097C20FE06F01DF04630020019380000EB70000DF13800000B700A62023),
    .INIT_70(256'hFFFFE097C00FE06F01DF04630030019340000EB70010DF13800000B740C080E7),
    .INIT_71(256'hFFFFE097BE0FE06F01DF04630040019301000EB70070DF13800000B73EC080E7),
    .INIT_72(256'hFFFFE097BC0FE06F01DF04630050019300020EB700E0DF13800000B73CC080E7),
    .INIT_73(256'hB9CFE06F01DF04630060019300100E9301F0DF1300108093800000B73AC080E7),
    .INIT_74(256'hB7CFE06F01DF046300700193FFF00E930000DF13FFF00093388080E7FFFFE097),
    .INIT_75(256'h01DF046300800193FFFE8E9380000EB70010DF13FFF00093368080E7FFFFE097),
    .INIT_76(256'h00900193FFFE8E9302000EB70070DF13FFF00093344080E7FFFFE097B58FE06F),
    .INIT_77(256'hFFFE8E9300040EB700E0DF13FFF00093320080E7FFFFE097B34FE06F01DF0463),
    .INIT_78(256'h00100E9301F0DF13FFF000932FC080E7FFFFE097B10FE06F01DF046300A00193),
    .INIT_79(256'h0000DF1312108093212120B72DC080E7FFFFE097AF0FE06F01DF046300B00193),
    .INIT_7A(256'h212120B72B4080E7FFFFE097AC8FE06F01DF046300C00193121E8E9321212EB7),
    .INIT_7B(256'hFFFFE097AA0FE06F01DF046300D00193090E8E9310909EB70010DF1312108093),
    .INIT_7C(256'h01DF046300E00193242E8E9300424EB70070DF1312108093212120B728C080E7),
    .INIT_7D(256'h484E8E9300008EB700E0DF1312108093212120B7264080E7FFFFE097A78FE06F),
    .INIT_7E(256'h01F0DF1312108093212120B723C080E7FFFFE097A50FE06F01DF046300F00193),
    .INIT_7F(256'h0070D093800000B7218080E7FFFFE097A2CFE06F01DF04630100019300000E93),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_1
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_1_n_4,memory_reg_bram_1_n_5,memory_reg_bram_1_n_6,memory_reg_bram_1_n_7,memory_reg_bram_1_n_8,memory_reg_bram_1_n_9,memory_reg_bram_1_n_10,memory_reg_bram_1_n_11,memory_reg_bram_1_n_12,memory_reg_bram_1_n_13,memory_reg_bram_1_n_14,memory_reg_bram_1_n_15,memory_reg_bram_1_n_16,memory_reg_bram_1_n_17,memory_reg_bram_1_n_18,memory_reg_bram_1_n_19,memory_reg_bram_1_n_20,memory_reg_bram_1_n_21,memory_reg_bram_1_n_22,memory_reg_bram_1_n_23,memory_reg_bram_1_n_24,memory_reg_bram_1_n_25,memory_reg_bram_1_n_26,memory_reg_bram_1_n_27,memory_reg_bram_1_n_28,memory_reg_bram_1_n_29,memory_reg_bram_1_n_30,memory_reg_bram_1_n_31,memory_reg_bram_1_n_32,memory_reg_bram_1_n_33,memory_reg_bram_1_n_34,memory_reg_bram_1_n_35}),
        .DOBDO({memory_reg_bram_1_n_36,memory_reg_bram_1_n_37,memory_reg_bram_1_n_38,memory_reg_bram_1_n_39,memory_reg_bram_1_n_40,memory_reg_bram_1_n_41,memory_reg_bram_1_n_42,memory_reg_bram_1_n_43,memory_reg_bram_1_n_44,memory_reg_bram_1_n_45,memory_reg_bram_1_n_46,memory_reg_bram_1_n_47,memory_reg_bram_1_n_48,memory_reg_bram_1_n_49,memory_reg_bram_1_n_50,memory_reg_bram_1_n_51,memory_reg_bram_1_n_52,memory_reg_bram_1_n_53,memory_reg_bram_1_n_54,memory_reg_bram_1_n_55,memory_reg_bram_1_n_56,memory_reg_bram_1_n_57,memory_reg_bram_1_n_58,memory_reg_bram_1_n_59,memory_reg_bram_1_n_60,memory_reg_bram_1_n_61,memory_reg_bram_1_n_62,memory_reg_bram_1_n_63,memory_reg_bram_1_n_64,memory_reg_bram_1_n_65,memory_reg_bram_1_n_66,memory_reg_bram_1_n_67}),
        .ENARDEN(memory_reg_bram_1_i_1_n_0),
        .ENBWREN(memory_reg_bram_1_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_1_i_3_n_0,memory_reg_bram_1_i_4_n_0,memory_reg_bram_1_i_5_n_0,memory_reg_bram_1_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_10
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_10_n_4,memory_reg_bram_10_n_5,memory_reg_bram_10_n_6,memory_reg_bram_10_n_7,memory_reg_bram_10_n_8,memory_reg_bram_10_n_9,memory_reg_bram_10_n_10,memory_reg_bram_10_n_11,memory_reg_bram_10_n_12,memory_reg_bram_10_n_13,memory_reg_bram_10_n_14,memory_reg_bram_10_n_15,memory_reg_bram_10_n_16,memory_reg_bram_10_n_17,memory_reg_bram_10_n_18,memory_reg_bram_10_n_19,memory_reg_bram_10_n_20,memory_reg_bram_10_n_21,memory_reg_bram_10_n_22,memory_reg_bram_10_n_23,memory_reg_bram_10_n_24,memory_reg_bram_10_n_25,memory_reg_bram_10_n_26,memory_reg_bram_10_n_27,memory_reg_bram_10_n_28,memory_reg_bram_10_n_29,memory_reg_bram_10_n_30,memory_reg_bram_10_n_31,memory_reg_bram_10_n_32,memory_reg_bram_10_n_33,memory_reg_bram_10_n_34,memory_reg_bram_10_n_35}),
        .DOBDO({memory_reg_bram_10_n_36,memory_reg_bram_10_n_37,memory_reg_bram_10_n_38,memory_reg_bram_10_n_39,memory_reg_bram_10_n_40,memory_reg_bram_10_n_41,memory_reg_bram_10_n_42,memory_reg_bram_10_n_43,memory_reg_bram_10_n_44,memory_reg_bram_10_n_45,memory_reg_bram_10_n_46,memory_reg_bram_10_n_47,memory_reg_bram_10_n_48,memory_reg_bram_10_n_49,memory_reg_bram_10_n_50,memory_reg_bram_10_n_51,memory_reg_bram_10_n_52,memory_reg_bram_10_n_53,memory_reg_bram_10_n_54,memory_reg_bram_10_n_55,memory_reg_bram_10_n_56,memory_reg_bram_10_n_57,memory_reg_bram_10_n_58,memory_reg_bram_10_n_59,memory_reg_bram_10_n_60,memory_reg_bram_10_n_61,memory_reg_bram_10_n_62,memory_reg_bram_10_n_63,memory_reg_bram_10_n_64,memory_reg_bram_10_n_65,memory_reg_bram_10_n_66,memory_reg_bram_10_n_67}),
        .ENARDEN(memory_reg_bram_10_i_1_n_0),
        .ENBWREN(memory_reg_bram_10_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_10_i_3_n_0,memory_reg_bram_10_i_4_n_0,memory_reg_bram_10_i_5_n_0,memory_reg_bram_10_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_10_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [14]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_10_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_10_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_10_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_10_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_10_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_11
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_11_n_4,memory_reg_bram_11_n_5,memory_reg_bram_11_n_6,memory_reg_bram_11_n_7,memory_reg_bram_11_n_8,memory_reg_bram_11_n_9,memory_reg_bram_11_n_10,memory_reg_bram_11_n_11,memory_reg_bram_11_n_12,memory_reg_bram_11_n_13,memory_reg_bram_11_n_14,memory_reg_bram_11_n_15,memory_reg_bram_11_n_16,memory_reg_bram_11_n_17,memory_reg_bram_11_n_18,memory_reg_bram_11_n_19,memory_reg_bram_11_n_20,memory_reg_bram_11_n_21,memory_reg_bram_11_n_22,memory_reg_bram_11_n_23,memory_reg_bram_11_n_24,memory_reg_bram_11_n_25,memory_reg_bram_11_n_26,memory_reg_bram_11_n_27,memory_reg_bram_11_n_28,memory_reg_bram_11_n_29,memory_reg_bram_11_n_30,memory_reg_bram_11_n_31,memory_reg_bram_11_n_32,memory_reg_bram_11_n_33,memory_reg_bram_11_n_34,memory_reg_bram_11_n_35}),
        .DOBDO({memory_reg_bram_11_n_36,memory_reg_bram_11_n_37,memory_reg_bram_11_n_38,memory_reg_bram_11_n_39,memory_reg_bram_11_n_40,memory_reg_bram_11_n_41,memory_reg_bram_11_n_42,memory_reg_bram_11_n_43,memory_reg_bram_11_n_44,memory_reg_bram_11_n_45,memory_reg_bram_11_n_46,memory_reg_bram_11_n_47,memory_reg_bram_11_n_48,memory_reg_bram_11_n_49,memory_reg_bram_11_n_50,memory_reg_bram_11_n_51,memory_reg_bram_11_n_52,memory_reg_bram_11_n_53,memory_reg_bram_11_n_54,memory_reg_bram_11_n_55,memory_reg_bram_11_n_56,memory_reg_bram_11_n_57,memory_reg_bram_11_n_58,memory_reg_bram_11_n_59,memory_reg_bram_11_n_60,memory_reg_bram_11_n_61,memory_reg_bram_11_n_62,memory_reg_bram_11_n_63,memory_reg_bram_11_n_64,memory_reg_bram_11_n_65,memory_reg_bram_11_n_66,memory_reg_bram_11_n_67}),
        .ENARDEN(memory_reg_bram_11_i_1_n_0),
        .ENBWREN(memory_reg_bram_11_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_11_i_3_n_0,memory_reg_bram_11_i_4_n_0,memory_reg_bram_11_i_5_n_0,memory_reg_bram_11_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_11_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_11_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_11_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_11_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_11_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_11_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_12
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_12_n_4,memory_reg_bram_12_n_5,memory_reg_bram_12_n_6,memory_reg_bram_12_n_7,memory_reg_bram_12_n_8,memory_reg_bram_12_n_9,memory_reg_bram_12_n_10,memory_reg_bram_12_n_11,memory_reg_bram_12_n_12,memory_reg_bram_12_n_13,memory_reg_bram_12_n_14,memory_reg_bram_12_n_15,memory_reg_bram_12_n_16,memory_reg_bram_12_n_17,memory_reg_bram_12_n_18,memory_reg_bram_12_n_19,memory_reg_bram_12_n_20,memory_reg_bram_12_n_21,memory_reg_bram_12_n_22,memory_reg_bram_12_n_23,memory_reg_bram_12_n_24,memory_reg_bram_12_n_25,memory_reg_bram_12_n_26,memory_reg_bram_12_n_27,memory_reg_bram_12_n_28,memory_reg_bram_12_n_29,memory_reg_bram_12_n_30,memory_reg_bram_12_n_31,memory_reg_bram_12_n_32,memory_reg_bram_12_n_33,memory_reg_bram_12_n_34,memory_reg_bram_12_n_35}),
        .DOBDO({memory_reg_bram_12_n_36,memory_reg_bram_12_n_37,memory_reg_bram_12_n_38,memory_reg_bram_12_n_39,memory_reg_bram_12_n_40,memory_reg_bram_12_n_41,memory_reg_bram_12_n_42,memory_reg_bram_12_n_43,memory_reg_bram_12_n_44,memory_reg_bram_12_n_45,memory_reg_bram_12_n_46,memory_reg_bram_12_n_47,memory_reg_bram_12_n_48,memory_reg_bram_12_n_49,memory_reg_bram_12_n_50,memory_reg_bram_12_n_51,memory_reg_bram_12_n_52,memory_reg_bram_12_n_53,memory_reg_bram_12_n_54,memory_reg_bram_12_n_55,memory_reg_bram_12_n_56,memory_reg_bram_12_n_57,memory_reg_bram_12_n_58,memory_reg_bram_12_n_59,memory_reg_bram_12_n_60,memory_reg_bram_12_n_61,memory_reg_bram_12_n_62,memory_reg_bram_12_n_63,memory_reg_bram_12_n_64,memory_reg_bram_12_n_65,memory_reg_bram_12_n_66,memory_reg_bram_12_n_67}),
        .ENARDEN(memory_reg_bram_12_i_1_n_0),
        .ENBWREN(memory_reg_bram_12_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_12_i_3_n_0,memory_reg_bram_12_i_4_n_0,memory_reg_bram_12_i_5_n_0,memory_reg_bram_12_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_12_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_12_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_12_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_12_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_12_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_12_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_13
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_13_n_4,memory_reg_bram_13_n_5,memory_reg_bram_13_n_6,memory_reg_bram_13_n_7,memory_reg_bram_13_n_8,memory_reg_bram_13_n_9,memory_reg_bram_13_n_10,memory_reg_bram_13_n_11,memory_reg_bram_13_n_12,memory_reg_bram_13_n_13,memory_reg_bram_13_n_14,memory_reg_bram_13_n_15,memory_reg_bram_13_n_16,memory_reg_bram_13_n_17,memory_reg_bram_13_n_18,memory_reg_bram_13_n_19,memory_reg_bram_13_n_20,memory_reg_bram_13_n_21,memory_reg_bram_13_n_22,memory_reg_bram_13_n_23,memory_reg_bram_13_n_24,memory_reg_bram_13_n_25,memory_reg_bram_13_n_26,memory_reg_bram_13_n_27,memory_reg_bram_13_n_28,memory_reg_bram_13_n_29,memory_reg_bram_13_n_30,memory_reg_bram_13_n_31,memory_reg_bram_13_n_32,memory_reg_bram_13_n_33,memory_reg_bram_13_n_34,memory_reg_bram_13_n_35}),
        .DOBDO({memory_reg_bram_13_n_36,memory_reg_bram_13_n_37,memory_reg_bram_13_n_38,memory_reg_bram_13_n_39,memory_reg_bram_13_n_40,memory_reg_bram_13_n_41,memory_reg_bram_13_n_42,memory_reg_bram_13_n_43,memory_reg_bram_13_n_44,memory_reg_bram_13_n_45,memory_reg_bram_13_n_46,memory_reg_bram_13_n_47,memory_reg_bram_13_n_48,memory_reg_bram_13_n_49,memory_reg_bram_13_n_50,memory_reg_bram_13_n_51,memory_reg_bram_13_n_52,memory_reg_bram_13_n_53,memory_reg_bram_13_n_54,memory_reg_bram_13_n_55,memory_reg_bram_13_n_56,memory_reg_bram_13_n_57,memory_reg_bram_13_n_58,memory_reg_bram_13_n_59,memory_reg_bram_13_n_60,memory_reg_bram_13_n_61,memory_reg_bram_13_n_62,memory_reg_bram_13_n_63,memory_reg_bram_13_n_64,memory_reg_bram_13_n_65,memory_reg_bram_13_n_66,memory_reg_bram_13_n_67}),
        .ENARDEN(memory_reg_bram_13_i_1_n_0),
        .ENBWREN(memory_reg_bram_13_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_13_i_3_n_0,memory_reg_bram_13_i_4_n_0,memory_reg_bram_13_i_5_n_0,memory_reg_bram_13_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_13_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_13_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_13_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_13_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_13_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_13_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_14
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_14_n_4,memory_reg_bram_14_n_5,memory_reg_bram_14_n_6,memory_reg_bram_14_n_7,memory_reg_bram_14_n_8,memory_reg_bram_14_n_9,memory_reg_bram_14_n_10,memory_reg_bram_14_n_11,memory_reg_bram_14_n_12,memory_reg_bram_14_n_13,memory_reg_bram_14_n_14,memory_reg_bram_14_n_15,memory_reg_bram_14_n_16,memory_reg_bram_14_n_17,memory_reg_bram_14_n_18,memory_reg_bram_14_n_19,memory_reg_bram_14_n_20,memory_reg_bram_14_n_21,memory_reg_bram_14_n_22,memory_reg_bram_14_n_23,memory_reg_bram_14_n_24,memory_reg_bram_14_n_25,memory_reg_bram_14_n_26,memory_reg_bram_14_n_27,memory_reg_bram_14_n_28,memory_reg_bram_14_n_29,memory_reg_bram_14_n_30,memory_reg_bram_14_n_31,memory_reg_bram_14_n_32,memory_reg_bram_14_n_33,memory_reg_bram_14_n_34,memory_reg_bram_14_n_35}),
        .DOBDO({memory_reg_bram_14_n_36,memory_reg_bram_14_n_37,memory_reg_bram_14_n_38,memory_reg_bram_14_n_39,memory_reg_bram_14_n_40,memory_reg_bram_14_n_41,memory_reg_bram_14_n_42,memory_reg_bram_14_n_43,memory_reg_bram_14_n_44,memory_reg_bram_14_n_45,memory_reg_bram_14_n_46,memory_reg_bram_14_n_47,memory_reg_bram_14_n_48,memory_reg_bram_14_n_49,memory_reg_bram_14_n_50,memory_reg_bram_14_n_51,memory_reg_bram_14_n_52,memory_reg_bram_14_n_53,memory_reg_bram_14_n_54,memory_reg_bram_14_n_55,memory_reg_bram_14_n_56,memory_reg_bram_14_n_57,memory_reg_bram_14_n_58,memory_reg_bram_14_n_59,memory_reg_bram_14_n_60,memory_reg_bram_14_n_61,memory_reg_bram_14_n_62,memory_reg_bram_14_n_63,memory_reg_bram_14_n_64,memory_reg_bram_14_n_65,memory_reg_bram_14_n_66,memory_reg_bram_14_n_67}),
        .ENARDEN(memory_reg_bram_14_i_1_n_0),
        .ENBWREN(memory_reg_bram_14_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_14_i_3_n_0,memory_reg_bram_14_i_4_n_0,memory_reg_bram_14_i_5_n_0,memory_reg_bram_14_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_14_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [13]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_14_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_14_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_14_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_14_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_14_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_15
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_15_n_4,memory_reg_bram_15_n_5,memory_reg_bram_15_n_6,memory_reg_bram_15_n_7,memory_reg_bram_15_n_8,memory_reg_bram_15_n_9,memory_reg_bram_15_n_10,memory_reg_bram_15_n_11,memory_reg_bram_15_n_12,memory_reg_bram_15_n_13,memory_reg_bram_15_n_14,memory_reg_bram_15_n_15,memory_reg_bram_15_n_16,memory_reg_bram_15_n_17,memory_reg_bram_15_n_18,memory_reg_bram_15_n_19,memory_reg_bram_15_n_20,memory_reg_bram_15_n_21,memory_reg_bram_15_n_22,memory_reg_bram_15_n_23,memory_reg_bram_15_n_24,memory_reg_bram_15_n_25,memory_reg_bram_15_n_26,memory_reg_bram_15_n_27,memory_reg_bram_15_n_28,memory_reg_bram_15_n_29,memory_reg_bram_15_n_30,memory_reg_bram_15_n_31,memory_reg_bram_15_n_32,memory_reg_bram_15_n_33,memory_reg_bram_15_n_34,memory_reg_bram_15_n_35}),
        .DOBDO({memory_reg_bram_15_n_36,memory_reg_bram_15_n_37,memory_reg_bram_15_n_38,memory_reg_bram_15_n_39,memory_reg_bram_15_n_40,memory_reg_bram_15_n_41,memory_reg_bram_15_n_42,memory_reg_bram_15_n_43,memory_reg_bram_15_n_44,memory_reg_bram_15_n_45,memory_reg_bram_15_n_46,memory_reg_bram_15_n_47,memory_reg_bram_15_n_48,memory_reg_bram_15_n_49,memory_reg_bram_15_n_50,memory_reg_bram_15_n_51,memory_reg_bram_15_n_52,memory_reg_bram_15_n_53,memory_reg_bram_15_n_54,memory_reg_bram_15_n_55,memory_reg_bram_15_n_56,memory_reg_bram_15_n_57,memory_reg_bram_15_n_58,memory_reg_bram_15_n_59,memory_reg_bram_15_n_60,memory_reg_bram_15_n_61,memory_reg_bram_15_n_62,memory_reg_bram_15_n_63,memory_reg_bram_15_n_64,memory_reg_bram_15_n_65,memory_reg_bram_15_n_66,memory_reg_bram_15_n_67}),
        .ENARDEN(memory_reg_bram_15_i_1_n_0),
        .ENBWREN(memory_reg_bram_15_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_15_i_3_n_0,memory_reg_bram_15_i_4_n_0,memory_reg_bram_15_i_5_n_0,memory_reg_bram_15_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h8000)) 
    memory_reg_bram_15_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [13]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_15_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_15_i_3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_15_i_4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_15_i_5_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [14]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_15_i_6_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_1_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_1_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_1_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_1_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_1_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000513000F80671F8080E7FFFFE097A0CFE06F01D084630110019301000EB7),
    .INIT_01(256'hFFFFE0979E0FE06F01DF04630020019300000E934000DF130000009300A62023),
    .INIT_02(256'hFFFFE0979C0FE06F01DF046300300193C0000EB74010DF13800000B71CC080E7),
    .INIT_03(256'hFFFFE0979A0FE06F01DF046300400193FF000EB74070DF13800000B71AC080E7),
    .INIT_04(256'hFFFFE097980FE06F01DF046300500193FFFE0EB740E0DF13800000B718C080E7),
    .INIT_05(256'h95CFE06F01DF046300600193FFF00E9341F0DF1300108093800000B716C080E7),
    .INIT_06(256'h00700193FFFE8E9380000EB74000DF13FFF08093800000B7148080E7FFFFE097),
    .INIT_07(256'h40000EB74010DF13FFF08093800000B7120080E7FFFFE097934FE06F01DF0463),
    .INIT_08(256'hFFF08093800000B70F8080E7FFFFE09790CFE06F01DF046300800193FFFE8E93),
    .INIT_09(256'h0D0080E7FFFFE0978E4FE06F01DF046300900193FFFE8E9301000EB74070DF13),
    .INIT_0A(256'h8BCFE06F01DF046300A00193FFFE8E9300020EB740E0DF13FFF08093800000B7),
    .INIT_0B(256'h01DF046300B0019300000E9341F0DF13FFF08093800000B70A8080E7FFFFE097),
    .INIT_0C(256'h181E8E9381818EB74000DF1318108093818180B7084080E7FFFFE097898FE06F),
    .INIT_0D(256'h4010DF1318108093818180B705C080E7FFFFE097870FE06F01DF046300C00193),
    .INIT_0E(256'h818180B7034080E7FFFFE097848FE06F01DF046300D001930C0E8E93C0C0CEB7),
    .INIT_0F(256'hFFFFE097820FE06F01DF046300E00193303E8E93FF030EB74070DF1318108093),
    .INIT_10(256'h01DF046300F00193606E8E93FFFE0EB740E0DF1318108093818180B700C080E7),
    .INIT_11(256'h01000193FFF00E9341F0DF1318108093818180B7FE4080E7FFFFE097FF9FD06F),
    .INIT_12(256'h01100193FF000EB74070D093800000B7FC0080E7FFFFE097FD5FD06F01DF0463),
    .INIT_13(256'h0000009300A6202300000513000F8067FA0080E7FFFFE097FB5FD06F01D08463),
    .INIT_14(256'h00100093F74080E7FFFFE097F89FD06F01DF04630020019300000E930000BF13),
    .INIT_15(256'h00300093F54080E7FFFFE097F69FD06F01DF04630030019300000E930010BF13),
    .INIT_16(256'h00700093F34080E7FFFFE097F49FD06F01DF04630040019300100E930070BF13),
    .INIT_17(256'h00000093F14080E7FFFFE097F29FD06F01DF04630050019300000E930030BF13),
    .INIT_18(256'h800000B7EF4080E7FFFFE097F09FD06F01DF04630060019300100E938000BF13),
    .INIT_19(256'h800000B7ED4080E7FFFFE097EE9FD06F01DF04630070019300000E930000BF13),
    .INIT_1A(256'h00000093EB4080E7FFFFE097EC9FD06F01DF04630080019300100E938000BF13),
    .INIT_1B(256'h800000B7E94080E7FFFFE097EA9FD06F01DF04630090019300100E937FF0BF13),
    .INIT_1C(256'hE70080E7FFFFE097E85FD06F01DF046300A0019300000E930000BF13FFF08093),
    .INIT_1D(256'hFFFFE097E61FD06F01DF046300B0019300000E937FF0BF13FFF08093800000B7),
    .INIT_1E(256'hFFFFE097E41FD06F01DF046300C0019300000E937FF0BF13800000B7E4C080E7),
    .INIT_1F(256'hE1DFD06F01DF046300D0019300100E938000BF13FFF08093800000B7E2C080E7),
    .INIT_20(256'hDFDFD06F01DF046300E0019300100E93FFF0BF1300000093E08080E7FFFFE097),
    .INIT_21(256'hDDDFD06F01DF046300F0019300000E930010BF13FFF00093DE8080E7FFFFE097),
    .INIT_22(256'hDBDFD06F01DF04630100019300000E93FFF0BF13FFF00093DC8080E7FFFFE097),
    .INIT_23(256'hD9DFD06F01D084630110019300100E9300D0B09300B00093DA8080E7FFFFE097),
    .INIT_24(256'h00000E930000AF130000009300A6202300000513000F8067D88080E7FFFFE097),
    .INIT_25(256'h00000E930010AF1300100093D5C080E7FFFFE097D71FD06F01DF046300200193),
    .INIT_26(256'h00100E930070AF1300300093D3C080E7FFFFE097D51FD06F01DF046300300193),
    .INIT_27(256'h00000E930030AF1300700093D1C080E7FFFFE097D31FD06F01DF046300400193),
    .INIT_28(256'h00000E938000AF1300000093CFC080E7FFFFE097D11FD06F01DF046300500193),
    .INIT_29(256'h00100E930000AF13800000B7CDC080E7FFFFE097CF1FD06F01DF046300600193),
    .INIT_2A(256'h00100E938000AF13800000B7CBC080E7FFFFE097CD1FD06F01DF046300700193),
    .INIT_2B(256'h00100E937FF0AF1300000093C9C080E7FFFFE097CB1FD06F01DF046300800193),
    .INIT_2C(256'h0000AF13FFF08093800000B7C7C080E7FFFFE097C91FD06F01DF046300900193),
    .INIT_2D(256'hFFF08093800000B7C58080E7FFFFE097C6DFD06F01DF046300A0019300000E93),
    .INIT_2E(256'h800000B7C34080E7FFFFE097C49FD06F01DF046300B0019300000E937FF0AF13),
    .INIT_2F(256'h800000B7C14080E7FFFFE097C29FD06F01DF046300C0019300100E937FF0AF13),
    .INIT_30(256'hBF0080E7FFFFE097C05FD06F01DF046300D0019300000E938000AF13FFF08093),
    .INIT_31(256'hBD0080E7FFFFE097BE5FD06F01DF046300E0019300000E93FFF0AF1300000093),
    .INIT_32(256'hBB0080E7FFFFE097BC5FD06F01DF046300F0019300100E930010AF13FFF00093),
    .INIT_33(256'hB90080E7FFFFE097BA5FD06F01DF04630100019300000E93FFF0AF13FFF00093),
    .INIT_34(256'hB70080E7FFFFE097B85FD06F01D084630110019300100E9300D0A09300B00093),
    .INIT_35(256'h0FFE8E9300FF0EB70000AF03874080930000209700A6202300000513000F8067),
    .INIT_36(256'h0040AF0384C0809300002097B3C080E7FFFFE097B51FD06F01DF046300200193),
    .INIT_37(256'h00002097B14080E7FFFFE097B29FD06F01DF046300300193F00E8E93FF010EB7),
    .INIT_38(256'hFFFFE097B01FD06F01DF046300400193FF0E8E930FF01EB70080AF0382408093),
    .INIT_39(256'h01DF04630050019300FE8E93F00FFEB700C0AF037FC0809300001097AEC080E7),
    .INIT_3A(256'h0FFE8E9300FF0EB7FF40AF037E00809300001097AC4080E7FFFFE097AD9FD06F),
    .INIT_3B(256'hFF80AF037B80809300001097A9C080E7FFFFE097AB1FD06F01DF046300600193),
    .INIT_3C(256'h00001097A74080E7FFFFE097A89FD06F01DF046300700193F00E8E93FF010EB7),
    .INIT_3D(256'hFFFFE097A61FD06F01DF046300800193FF0E8E930FF01EB7FFC0AF0379008093),
    .INIT_3E(256'h01DF04630090019300FE8E93F00FFEB70000AF037680809300001097A4C080E7),
    .INIT_3F(256'h00FF0EB70200A283FE0080937340809300001097A24080E7FFFFE097A39FD06F),
    .INIT_40(256'h00000513000F80679F8080E7FFFFE097A0DFD06F01D2846300A001930FFE8E93),
    .INIT_41(256'h00AA0EB70000AF030020A0230AA1011300AA013770C080930000109700A62023),
    .INIT_42(256'h6D808093000010979B8080E7FFFFE0979CDFD06F01DF0463002001930AAE8E93),
    .INIT_43(256'h01DF046300300193A00E8E93AA00BEB70040AF030020A223A0010113AA00B137),
    .INIT_44(256'h0020A423AA0101130AA011376A40809300001097984080E7FFFFE097999FD06F),
    .INIT_45(256'h950080E7FFFFE097965FD06F01DF046300400193AA0E8E930AA01EB70080AF03),
    .INIT_46(256'h00AE8E93A00AAEB700C0AF030020A62300A10113A00AA1376700809300001097),
    .INIT_47(256'h00AA0137658080930000109791C080E7FFFFE097931FD06F01DF046300500193),
    .INIT_48(256'h8FDFD06F01DF0463006001930AAE8E9300AA0EB7FF40AF03FE20AA230AA10113),
    .INIT_49(256'hFF80AF03FE20AC23A0010113AA00B13762408093000010978E8080E7FFFFE097),
    .INIT_4A(256'h000010978B4080E7FFFFE0978C9FD06F01DF046300700193A00E8E93AA00BEB7),
    .INIT_4B(256'h00800193AA0E8E930AA01EB7FFC0AF03FE20AE23AA0101130AA011375F008093),
    .INIT_4C(256'h00A10113A00AA1375BC0809300001097880080E7FFFFE097895FD06F01DF0463),
    .INIT_4D(256'hFFFFE097861FD06F01DF04630090019300AE8E93A00AAEB70000AF030020A023),
    .INIT_4E(256'h0000A28302222023FE008213678101131234513758C080930000109784C080E7),
    .INIT_4F(256'h000F8067814080E7FFFFE097829FD06F01D2846300A00193678E8E9312345EB7),
    .INIT_50(256'hFFCFD06F003004630020886300000113000000930020019300A6202300000513),
    .INIT_51(256'h00100093003001937D8080E7FFFFD097FECFD06F00300463FE208EE300301863),
    .INIT_52(256'hFBCFD06F00300463FE208EE300301863FCCFD06F003004630020886300100113),
    .INIT_53(256'hF9CFD06F0030046300208863FFF00113FFF00093004001937A8080E7FFFFD097),
    .INIT_54(256'h0000009300500193778080E7FFFFD097F8CFD06F00300463FE208EE300301863),
    .INIT_55(256'h750080E7FFFFD097FE208CE3F68FD06F00300463003016630020846300100113),
    .INIT_56(256'hFE208CE3F40FD06F003004630030166300208463000001130010009300600193),
    .INIT_57(256'h00300463003016630020846300100113FFF0009300700193728080E7FFFFD097),
    .INIT_58(256'h00208463FFF001130010009300800193700080E7FFFFD097FE208CE3F18FD06F),
    .INIT_59(256'h00000513000F80676D8080E7FFFFD097FE208CE3EF0FD06F0030046300301663),
    .INIT_5A(256'h00301863EC0FD06F003004630020986300100113000000930020019300A62023),
    .INIT_5B(256'h00000113001000930030019369C080E7FFFFD097EB0FD06F00300463FE209EE3),
    .INIT_5C(256'hFFFFD097E80FD06F00300463FE209EE300301863E90FD06F0030046300209863),
    .INIT_5D(256'h00301863E60FD06F003004630020986300100113FFF000930040019366C080E7),
    .INIT_5E(256'hFFF00113001000930050019363C080E7FFFFD097E50FD06F00300463FE209EE3),
    .INIT_5F(256'hFFFFD097E20FD06F00300463FE209EE300301863E30FD06F0030046300209863),
    .INIT_60(256'hDFCFD06F00300463003016630020946300000113000000930060019360C080E7),
    .INIT_61(256'h00301663002094630010011300100093007001935E4080E7FFFFD097FE209CE3),
    .INIT_62(256'hFFF00113FFF00093008001935BC080E7FFFFD097FE209CE3DD4FD06F00300463),
    .INIT_63(256'h000F8067594080E7FFFFD097FE209CE3DACFD06F003004630030166300209463),
    .INIT_64(256'hD7CFD06F003004630020C86300100113000000930020019300A6202300000513),
    .INIT_65(256'hFFF0009300300193558080E7FFFFD097D6CFD06F00300463FE20CEE300301863),
    .INIT_66(256'hD3CFD06F00300463FE20CEE300301863D4CFD06F003004630020C86300100113),
    .INIT_67(256'hD1CFD06F003004630020C863FFF00113FFE0009300400193528080E7FFFFD097),
    .INIT_68(256'h00100093005001934F8080E7FFFFD097D0CFD06F00300463FE20CEE300301863),
    .INIT_69(256'h4D0080E7FFFFD097FE20CCE3CE8FD06F00300463003016630020C46300000113),
    .INIT_6A(256'hFE20CCE3CC0FD06F00300463003016630020C463FFF001130010009300600193),
    .INIT_6B(256'h00300463003016630020C463FFE00113FFF00093007001934A8080E7FFFFD097),
    .INIT_6C(256'h0020C463FFE001130010009300800193480080E7FFFFD097FE20CCE3C98FD06F),
    .INIT_6D(256'h00000513000F8067458080E7FFFFD097FE20CCE3C70FD06F0030046300301663),
    .INIT_6E(256'h00301863C40FD06F003004630020D86300000113000000930020019300A62023),
    .INIT_6F(256'h00100113001000930030019341C080E7FFFFD097C30FD06F00300463FE20DEE3),
    .INIT_70(256'hFFFFD097C00FD06F00300463FE20DEE300301863C10FD06F003004630020D863),
    .INIT_71(256'h00301863BE0FD06F003004630020D863FFF00113FFF00093004001933EC080E7),
    .INIT_72(256'h0000011300100093005001933BC080E7FFFFD097BD0FD06F00300463FE20DEE3),
    .INIT_73(256'hFFFFD097BA0FD06F00300463FE20DEE300301863BB0FD06F003004630020D863),
    .INIT_74(256'h00301863B80FD06F003004630020D863FFF00113001000930060019338C080E7),
    .INIT_75(256'hFFE00113FFF000930070019335C080E7FFFFD097B70FD06F00300463FE20DEE3),
    .INIT_76(256'hFFFFD097B40FD06F00300463FE20DEE300301863B50FD06F003004630020D863),
    .INIT_77(256'hB1CFD06F00300463003016630020D46300100113000000930080019332C080E7),
    .INIT_78(256'h003016630020D46300100113FFF0009300900193304080E7FFFFD097FE20DCE3),
    .INIT_79(256'hFFF00113FFE0009300A001932DC080E7FFFFD097FE20DCE3AF4FD06F00300463),
    .INIT_7A(256'h00B001932B4080E7FFFFD097FE20DCE3ACCFD06F00300463003016630020D463),
    .INIT_7B(256'hFFFFD097FE20DCE3AA4FD06F00300463003016630020D46300100113FFE00093),
    .INIT_7C(256'h0020E86300100113000000930020019300A6202300000513000F806728C080E7),
    .INIT_7D(256'h250080E7FFFFD097A64FD06F00300463FE20EEE300301863A74FD06F00300463),
    .INIT_7E(256'hFE20EEE300301863A44FD06F003004630020E863FFF00113FFE0009300300193),
    .INIT_7F(256'h0020E863FFF001130000009300400193220080E7FFFFD097A34FD06F00300463),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_2
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_2_n_4,memory_reg_bram_2_n_5,memory_reg_bram_2_n_6,memory_reg_bram_2_n_7,memory_reg_bram_2_n_8,memory_reg_bram_2_n_9,memory_reg_bram_2_n_10,memory_reg_bram_2_n_11,memory_reg_bram_2_n_12,memory_reg_bram_2_n_13,memory_reg_bram_2_n_14,memory_reg_bram_2_n_15,memory_reg_bram_2_n_16,memory_reg_bram_2_n_17,memory_reg_bram_2_n_18,memory_reg_bram_2_n_19,memory_reg_bram_2_n_20,memory_reg_bram_2_n_21,memory_reg_bram_2_n_22,memory_reg_bram_2_n_23,memory_reg_bram_2_n_24,memory_reg_bram_2_n_25,memory_reg_bram_2_n_26,memory_reg_bram_2_n_27,memory_reg_bram_2_n_28,memory_reg_bram_2_n_29,memory_reg_bram_2_n_30,memory_reg_bram_2_n_31,memory_reg_bram_2_n_32,memory_reg_bram_2_n_33,memory_reg_bram_2_n_34,memory_reg_bram_2_n_35}),
        .DOBDO({memory_reg_bram_2_n_36,memory_reg_bram_2_n_37,memory_reg_bram_2_n_38,memory_reg_bram_2_n_39,memory_reg_bram_2_n_40,memory_reg_bram_2_n_41,memory_reg_bram_2_n_42,memory_reg_bram_2_n_43,memory_reg_bram_2_n_44,memory_reg_bram_2_n_45,memory_reg_bram_2_n_46,memory_reg_bram_2_n_47,memory_reg_bram_2_n_48,memory_reg_bram_2_n_49,memory_reg_bram_2_n_50,memory_reg_bram_2_n_51,memory_reg_bram_2_n_52,memory_reg_bram_2_n_53,memory_reg_bram_2_n_54,memory_reg_bram_2_n_55,memory_reg_bram_2_n_56,memory_reg_bram_2_n_57,memory_reg_bram_2_n_58,memory_reg_bram_2_n_59,memory_reg_bram_2_n_60,memory_reg_bram_2_n_61,memory_reg_bram_2_n_62,memory_reg_bram_2_n_63,memory_reg_bram_2_n_64,memory_reg_bram_2_n_65,memory_reg_bram_2_n_66,memory_reg_bram_2_n_67}),
        .ENARDEN(memory_reg_bram_2_i_1_n_0),
        .ENBWREN(memory_reg_bram_2_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_2_i_3_n_0,memory_reg_bram_2_i_4_n_0,memory_reg_bram_2_i_5_n_0,memory_reg_bram_2_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_2_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [13]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_2_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_2_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_2_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1F0080E7FFFFD097A04FD06F00300463FE20EEE300301863A14FD06F00300463),
    .INIT_01(256'hFE20ECE39E0FD06F00300463003016630020E463000001130010009300500193),
    .INIT_02(256'h00300463003016630020E463FFE00113FFF00093006001931C8080E7FFFFD097),
    .INIT_03(256'h0020E46300000113FFF00093007001931A0080E7FFFFD097FE20ECE39B8FD06F),
    .INIT_04(256'h800000B700800193178080E7FFFFD097FE20ECE3990FD06F0030046300301663),
    .INIT_05(256'hFFFFD097FE20ECE3964FD06F00300463003016630020E463FFF1011380000137),
    .INIT_06(256'h0020F86300000113000000930020019300A6202300000513000F806714C080E7),
    .INIT_07(256'h110080E7FFFFD097924FD06F00300463FE20FEE300301863934FD06F00300463),
    .INIT_08(256'hFE20FEE300301863904FD06F003004630020F863001001130010009300300193),
    .INIT_09(256'h0020F863FFF00113FFF00093004001930E0080E7FFFFD0978F4FD06F00300463),
    .INIT_0A(256'h0B0080E7FFFFD0978C4FD06F00300463FE20FEE3003018638D4FD06F00300463),
    .INIT_0B(256'hFE20FEE3003018638A4FD06F003004630020F863000001130010009300500193),
    .INIT_0C(256'h0020F863FFE00113FFF0009300600193080080E7FFFFD097894FD06F00300463),
    .INIT_0D(256'h050080E7FFFFD097864FD06F00300463FE20FEE300301863874FD06F00300463),
    .INIT_0E(256'hFE20FEE300301863844FD06F003004630020F86300000113FFF0009300700193),
    .INIT_0F(256'h0020F463001001130000009300800193020080E7FFFFD097834FD06F00300463),
    .INIT_10(256'hFFE0009300900193FF8080E7FFFFD097FE20FCE3810FD06F0030046300301663),
    .INIT_11(256'hFD0080E7FFFFD097FE20FCE3FE9FC06F00300463003016630020F463FFF00113),
    .INIT_12(256'hFE20FCE3FC1FC06F00300463003016630020F463FFF001130000009300A00193),
    .INIT_13(256'h003016630020F46380000137FFF08093800000B700B00193FA8080E7FFFFD097),
    .INIT_14(256'h00A6202300000513000F8067F7C080E7FFFFD097FE20FCE3F95FC06F00300463),
    .INIT_15(256'h01DE046300200193710E8E9300002EB741BE0E3300400DEF71CE0E1300002E17),
    .INIT_16(256'h41BE0E3300400DEF8FCE0E13FFFFEE1700000013F44080E7FFFFD097F59FC06F),
    .INIT_17(256'h000F8067F14080E7FFFFD097F29FC06F01DE0463003001938F0E8E93FFFFEEB7),
    .INIT_18(256'hFFFFD097F01FC06F01D084630020019300000E93000000B700A6202300000513),
    .INIT_19(256'hFFFFD097EE1FC06F01D084630030019380000E934010D093FFFFF0B7EEC080E7),
    .INIT_1A(256'hFFFFD097EC1FC06F01D08463004001937FF00E934140D0937FFFF0B7ECC080E7),
    .INIT_1B(256'hFFFFD097EA1FC06F01D084630050019380000E934140D093800000B7EAC080E7),
    .INIT_1C(256'hE70080E7FFFFD097E85FC06F01D004630060019300000E9380000037E8C080E7),
    .INIT_1D(256'h00000013000000130100026F000000930020019300A6202300000513000F8067),
    .INIT_1E(256'h00100093E34080E7FFFFD097E49FC06F00410463FF41011300000117E59FC06F),
    .INIT_1F(256'h00300E930010809300108093001080930010809300108093001080930140006F),
    .INIT_20(256'h00A6202300000513000F8067DFC080E7FFFFD097E11FC06F01D0846300300193),
    .INIT_21(256'hFFC3031300000317DE5FC06F000302E701030313000003170000029300200193),
    .INIT_22(256'h01430313000003170000021300400193DC0080E7FFFFD097DD5FC06F00628463),
    .INIT_23(256'hD90080E7FFFFD097FE5212E30020029300120213DB1FC06F00300463000309E7),
    .INIT_24(256'hD7DFC06F00300463000309E70000001301830313000003170000021300500193),
    .INIT_25(256'h000003170000021300600193D5C080E7FFFFD097FE5210E30020029300120213),
    .INIT_26(256'h0020029300120213D45FC06F00300463000309E7000000130000001301C30313),
    .INIT_27(256'hA5C080930000109700A6202300000513000F8067D24080E7FFFFD097FC521EE3),
    .INIT_28(256'h00001097CF4080E7FFFFD097D09FC06F01DF0463002001930FF00E9300009F03),
    .INIT_29(256'hCD0080E7FFFFD097CE5FC06F01DF046300300193F0000E9300209F03A3808093),
    .INIT_2A(256'hCBDFC06F01DF046300400193FF0E8E9300001EB700409F03A140809300001097),
    .INIT_2B(256'h0050019300FE8E93FFFFFEB700609F039EC0809300001097CA8080E7FFFFD097),
    .INIT_2C(256'h0FF00E93FFA09F039CA0809300001097C80080E7FFFFD097C95FC06F01DF0463),
    .INIT_2D(256'hFFC09F039A60809300001097C5C080E7FFFFD097C71FC06F01DF046300600193),
    .INIT_2E(256'h9820809300001097C38080E7FFFFD097C4DFC06F01DF046300700193F0000E93),
    .INIT_2F(256'hC10080E7FFFFD097C25FC06F01DF046300800193FF0E8E9300001EB7FFE09F03),
    .INIT_30(256'hBFDFC06F01DF04630090019300FE8E93FFFFFEB700009F0395A0809300001097),
    .INIT_31(256'h00A001930FF00E9302009283FE00809392C0809300001097BE8080E7FFFFD097),
    .INIT_32(256'h00709283FFB080939040809300001097BC0080E7FFFFD097BD5FC06F01D28463),
    .INIT_33(256'h00000513000F8067B98080E7FFFFD097BADFC06F01D2846300B00193F0000E93),
    .INIT_34(256'h01DF046300200193FFF00E9300008F038D408093000010970015151300A62023),
    .INIT_35(256'h0030019300000E9300108F038B00809300001097B64080E7FFFFD097B79FC06F),
    .INIT_36(256'hFF000E9300208F0388C0809300001097B40080E7FFFFD097B55FC06F01DF0463),
    .INIT_37(256'h00308F038680809300001097B1C080E7FFFFD097B31FC06F01DF046300400193),
    .INIT_38(256'h8470809300001097AF8080E7FFFFD097B0DFC06F01DF04630050019300F00E93),
    .INIT_39(256'h00001097AD4080E7FFFFD097AE9FC06F01DF046300600193FFF00E93FFD08F03),
    .INIT_3A(256'hAB0080E7FFFFD097AC5FC06F01DF04630070019300000E93FFE08F0382308093),
    .INIT_3B(256'hFFFFD097AA1FC06F01DF046300800193FF000E93FFF08F037FF0809300000097),
    .INIT_3C(256'hA7DFC06F01DF04630090019300F00E9300008F037DB0809300000097A8C080E7),
    .INIT_3D(256'h00A00193FFF00E9302008283FE0080937B40809300000097A68080E7FFFFD097),
    .INIT_3E(256'h00708283FFA0809378C0809300000097A40080E7FFFFD097A55FC06F01D28463),
    .INIT_3F(256'h00000513000F8067A18080E7FFFFD097A2DFC06F01D2846300B0019300000E93),
    .INIT_40(256'h01DF0463002001930FF00E930000CF0375408093000000970015151300A62023),
    .INIT_41(256'h0030019300000E930010CF0373008093000000979E4080E7FFFFD0979F9FC06F),
    .INIT_42(256'h0F000E930020CF0370C08093000000979C0080E7FFFFD0979D5FC06F01DF0463),
    .INIT_43(256'h0030CF036E8080930000009799C080E7FFFFD0979B1FC06F01DF046300400193),
    .INIT_44(256'h6C70809300000097978080E7FFFFD09798DFC06F01DF04630050019300F00E93),
    .INIT_45(256'h00000097954080E7FFFFD097969FC06F01DF0463006001930FF00E93FFD0CF03),
    .INIT_46(256'h930080E7FFFFD097945FC06F01DF04630070019300000E93FFE0CF036A308093),
    .INIT_47(256'hFFFFD097921FC06F01DF0463008001930F000E93FFF0CF0367F0809300000097),
    .INIT_48(256'h8FDFC06F01DF04630090019300F00E930000CF0365B080930000009790C080E7),
    .INIT_49(256'h00A001930FF00E930200C283FE00809363408093000000978E8080E7FFFFD097),
    .INIT_4A(256'h0070C283FFA0809360C08093000000978C0080E7FFFFD0978D5FC06F01D28463),
    .INIT_4B(256'h00000513000F8067898080E7FFFFD0978ADFC06F01D2846300B0019300000E93),
    .INIT_4C(256'h01DF0463002001930FF00E930000DF035CC08093000000970015151300A62023),
    .INIT_4D(256'hF00E8E9300010EB70020DF035A80809300000097864080E7FFFFD097879FC06F),
    .INIT_4E(256'h0040DF03580080930000009783C080E7FFFFD097851FC06F01DF046300300193),
    .INIT_4F(256'h00000097814080E7FFFFD097829FC06F01DF046300400193FF0E8E9300001EB7),
    .INIT_50(256'hFFFFC097801FC06F01DF04630050019300FE8E930000FEB70060DF0355808093),
    .INIT_51(256'hFDCFC06F01DF0463006001930FF00E93FFA0DF0353608093000000977EC080E7),
    .INIT_52(256'h00700193F00E8E9300010EB7FFC0DF0351208093000000977C8080E7FFFFC097),
    .INIT_53(256'h00001EB7FFE0DF034EA08093000000977A0080E7FFFFC097FB4FC06F01DF0463),
    .INIT_54(256'h4C20809300000097778080E7FFFFC097F8CFC06F01DF046300800193FF0E8E93),
    .INIT_55(256'h750080E7FFFFC097F64FC06F01DF04630090019300FE8E930000FEB70000DF03),
    .INIT_56(256'hF3CFC06F01D2846300A001930FF00E930200D283FE0080934940809300000097),
    .INIT_57(256'hF00E8E9300010EB70070D283FFB0809346C0809300000097728080E7FFFFC097),
    .INIT_58(256'h00A6202300000513000F80676FC080E7FFFFC097F10FC06F01D2846300B00193),
    .INIT_59(256'h002001930AA00E9300009F03002090230AA00113446080930000009700151513),
    .INIT_5A(256'hA0010113FFFFB13741A08093000000976C0080E7FFFFC097ED4FC06F01DF0463),
    .INIT_5B(256'hFFFFC097EA0FC06F01DF046300300193A00E8E93FFFFBEB700209F0300209123),
    .INIT_5C(256'h00001EB700409F0300209223AA010113BEEF11373E6080930000009768C080E7),
    .INIT_5D(256'h3B20809300000097658080E7FFFFC097E6CFC06F01DF046300400193AA0E8E93),
    .INIT_5E(256'h01DF04630050019300AE8E93FFFFAEB700609F030020932300A10113FFFFA137),
    .INIT_5F(256'hFFA09F03FE209D230AA0011338C0809300000097624080E7FFFFC097E38FC06F),
    .INIT_60(256'h36008093000000975F8080E7FFFFC097E0CFC06F01DF0463006001930AA00E93),
    .INIT_61(256'h01DF046300700193A00E8E93FFFFBEB7FFC09F03FE209E23A0010113FFFFB137),
    .INIT_62(256'hFE209F23AA0101130000113732C08093000000975C4080E7FFFFC097DD8FC06F),
    .INIT_63(256'h590080E7FFFFC097DA4FC06F01DF046300800193AA0E8E9300001EB7FFE09F03),
    .INIT_64(256'h00AE8E93FFFFAEB700009F030020902300A10113FFFFA1372F80809300000097),
    .INIT_65(256'h123451372C6080930000009755C080E7FFFFC097D70FC06F01DF046300900193),
    .INIT_66(256'h01D2846300A00193678E8E9300005EB70000928302221023FE00821367810113),
    .INIT_67(256'hFFB08093098101130000313728E0809300000097524080E7FFFFC097D38FC06F),
    .INIT_68(256'h01D2846300B00193098E8E9300003EB7000212832782021300000217002093A3),
    .INIT_69(256'h000000970015151300A6202300000513000F80674E4080E7FFFFC097CF8FC06F),
    .INIT_6A(256'hCBCFC06F01DF046300200193FAA00E9300008F0300208023FAA0011322408093),
    .INIT_6B(256'h00000E9300108F03002080A3000001131F808093000000974A8080E7FFFFC097),
    .INIT_6C(256'hFFFFF1371CC080930000009747C080E7FFFFC097C90FC06F01DF046300300193),
    .INIT_6D(256'hFFFFC097C60FC06F01DF046300400193FA000E9300208F0300208123FA010113),
    .INIT_6E(256'h0050019300A00E9300308F03002081A300A0011319C080930000009744C080E7),
    .INIT_6F(256'hFE208EA3FAA001131770809300000097420080E7FFFFC097C34FC06F01DF0463),
    .INIT_70(256'h000000973F4080E7FFFFC097C08FC06F01DF046300600193FAA00E93FFD08F03),
    .INIT_71(256'hBDCFC06F01DF04630070019300000E93FFE08F03FE208F230000011314B08093),
    .INIT_72(256'hFA000E93FFF08F03FE208FA3FA00011311F08093000000973C8080E7FFFFC097),
    .INIT_73(256'h00A001130F3080930000009739C080E7FFFFC097BB0FC06F01DF046300800193),
    .INIT_74(256'h370080E7FFFFC097B84FC06F01DF04630090019300A00E9300008F0300208023),
    .INIT_75(256'h07800E930000828302220023FE00821367810113123451370C80809300000097),
    .INIT_76(256'h00003137094080930000009733C080E7FFFFC097B50FC06F01D2846300A00193),
    .INIT_77(256'h00B00193F9800E930002028307D2021300000217002083A3FFA0809309810113),
    .INIT_78(256'h000000000000000000000000000F8067300080E7FFFFC097B14FC06F01D28463),
    .INIT_79(256'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFF00FF00F0FF00FF0FF00FF0000FF00FF),
    .INIT_7A(256'h0FF000FFF00F0FF0FF0000FFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF),
    .INIT_7B(256'h0000BEEFBEEFBEEFBEEFBEEFBEEFBEEFBEEFBEEFBEEFEFEFEFEFEFEFEFEFEFEF),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_3
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_3_n_4,memory_reg_bram_3_n_5,memory_reg_bram_3_n_6,memory_reg_bram_3_n_7,memory_reg_bram_3_n_8,memory_reg_bram_3_n_9,memory_reg_bram_3_n_10,memory_reg_bram_3_n_11,memory_reg_bram_3_n_12,memory_reg_bram_3_n_13,memory_reg_bram_3_n_14,memory_reg_bram_3_n_15,memory_reg_bram_3_n_16,memory_reg_bram_3_n_17,memory_reg_bram_3_n_18,memory_reg_bram_3_n_19,memory_reg_bram_3_n_20,memory_reg_bram_3_n_21,memory_reg_bram_3_n_22,memory_reg_bram_3_n_23,memory_reg_bram_3_n_24,memory_reg_bram_3_n_25,memory_reg_bram_3_n_26,memory_reg_bram_3_n_27,memory_reg_bram_3_n_28,memory_reg_bram_3_n_29,memory_reg_bram_3_n_30,memory_reg_bram_3_n_31,memory_reg_bram_3_n_32,memory_reg_bram_3_n_33,memory_reg_bram_3_n_34,memory_reg_bram_3_n_35}),
        .DOBDO({memory_reg_bram_3_n_36,memory_reg_bram_3_n_37,memory_reg_bram_3_n_38,memory_reg_bram_3_n_39,memory_reg_bram_3_n_40,memory_reg_bram_3_n_41,memory_reg_bram_3_n_42,memory_reg_bram_3_n_43,memory_reg_bram_3_n_44,memory_reg_bram_3_n_45,memory_reg_bram_3_n_46,memory_reg_bram_3_n_47,memory_reg_bram_3_n_48,memory_reg_bram_3_n_49,memory_reg_bram_3_n_50,memory_reg_bram_3_n_51,memory_reg_bram_3_n_52,memory_reg_bram_3_n_53,memory_reg_bram_3_n_54,memory_reg_bram_3_n_55,memory_reg_bram_3_n_56,memory_reg_bram_3_n_57,memory_reg_bram_3_n_58,memory_reg_bram_3_n_59,memory_reg_bram_3_n_60,memory_reg_bram_3_n_61,memory_reg_bram_3_n_62,memory_reg_bram_3_n_63,memory_reg_bram_3_n_64,memory_reg_bram_3_n_65,memory_reg_bram_3_n_66,memory_reg_bram_3_n_67}),
        .ENARDEN(memory_reg_bram_3_i_1_n_0),
        .ENBWREN(memory_reg_bram_3_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_3_i_3_n_0,memory_reg_bram_3_i_4_n_0,memory_reg_bram_3_i_5_n_0,memory_reg_bram_3_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_3_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [14]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [13]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_3_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [13]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_3_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [13]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_3_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [13]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_3_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [13]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_3_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_4
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_4_n_4,memory_reg_bram_4_n_5,memory_reg_bram_4_n_6,memory_reg_bram_4_n_7,memory_reg_bram_4_n_8,memory_reg_bram_4_n_9,memory_reg_bram_4_n_10,memory_reg_bram_4_n_11,memory_reg_bram_4_n_12,memory_reg_bram_4_n_13,memory_reg_bram_4_n_14,memory_reg_bram_4_n_15,memory_reg_bram_4_n_16,memory_reg_bram_4_n_17,memory_reg_bram_4_n_18,memory_reg_bram_4_n_19,memory_reg_bram_4_n_20,memory_reg_bram_4_n_21,memory_reg_bram_4_n_22,memory_reg_bram_4_n_23,memory_reg_bram_4_n_24,memory_reg_bram_4_n_25,memory_reg_bram_4_n_26,memory_reg_bram_4_n_27,memory_reg_bram_4_n_28,memory_reg_bram_4_n_29,memory_reg_bram_4_n_30,memory_reg_bram_4_n_31,memory_reg_bram_4_n_32,memory_reg_bram_4_n_33,memory_reg_bram_4_n_34,memory_reg_bram_4_n_35}),
        .DOBDO({memory_reg_bram_4_n_36,memory_reg_bram_4_n_37,memory_reg_bram_4_n_38,memory_reg_bram_4_n_39,memory_reg_bram_4_n_40,memory_reg_bram_4_n_41,memory_reg_bram_4_n_42,memory_reg_bram_4_n_43,memory_reg_bram_4_n_44,memory_reg_bram_4_n_45,memory_reg_bram_4_n_46,memory_reg_bram_4_n_47,memory_reg_bram_4_n_48,memory_reg_bram_4_n_49,memory_reg_bram_4_n_50,memory_reg_bram_4_n_51,memory_reg_bram_4_n_52,memory_reg_bram_4_n_53,memory_reg_bram_4_n_54,memory_reg_bram_4_n_55,memory_reg_bram_4_n_56,memory_reg_bram_4_n_57,memory_reg_bram_4_n_58,memory_reg_bram_4_n_59,memory_reg_bram_4_n_60,memory_reg_bram_4_n_61,memory_reg_bram_4_n_62,memory_reg_bram_4_n_63,memory_reg_bram_4_n_64,memory_reg_bram_4_n_65,memory_reg_bram_4_n_66,memory_reg_bram_4_n_67}),
        .ENARDEN(memory_reg_bram_4_i_1_n_0),
        .ENBWREN(memory_reg_bram_4_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_4_i_3_n_0,memory_reg_bram_4_i_4_n_0,memory_reg_bram_4_i_5_n_0,memory_reg_bram_4_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_4_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [14]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_4_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_4_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_4_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_4_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_4_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_5
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_5_n_4,memory_reg_bram_5_n_5,memory_reg_bram_5_n_6,memory_reg_bram_5_n_7,memory_reg_bram_5_n_8,memory_reg_bram_5_n_9,memory_reg_bram_5_n_10,memory_reg_bram_5_n_11,memory_reg_bram_5_n_12,memory_reg_bram_5_n_13,memory_reg_bram_5_n_14,memory_reg_bram_5_n_15,memory_reg_bram_5_n_16,memory_reg_bram_5_n_17,memory_reg_bram_5_n_18,memory_reg_bram_5_n_19,memory_reg_bram_5_n_20,memory_reg_bram_5_n_21,memory_reg_bram_5_n_22,memory_reg_bram_5_n_23,memory_reg_bram_5_n_24,memory_reg_bram_5_n_25,memory_reg_bram_5_n_26,memory_reg_bram_5_n_27,memory_reg_bram_5_n_28,memory_reg_bram_5_n_29,memory_reg_bram_5_n_30,memory_reg_bram_5_n_31,memory_reg_bram_5_n_32,memory_reg_bram_5_n_33,memory_reg_bram_5_n_34,memory_reg_bram_5_n_35}),
        .DOBDO({memory_reg_bram_5_n_36,memory_reg_bram_5_n_37,memory_reg_bram_5_n_38,memory_reg_bram_5_n_39,memory_reg_bram_5_n_40,memory_reg_bram_5_n_41,memory_reg_bram_5_n_42,memory_reg_bram_5_n_43,memory_reg_bram_5_n_44,memory_reg_bram_5_n_45,memory_reg_bram_5_n_46,memory_reg_bram_5_n_47,memory_reg_bram_5_n_48,memory_reg_bram_5_n_49,memory_reg_bram_5_n_50,memory_reg_bram_5_n_51,memory_reg_bram_5_n_52,memory_reg_bram_5_n_53,memory_reg_bram_5_n_54,memory_reg_bram_5_n_55,memory_reg_bram_5_n_56,memory_reg_bram_5_n_57,memory_reg_bram_5_n_58,memory_reg_bram_5_n_59,memory_reg_bram_5_n_60,memory_reg_bram_5_n_61,memory_reg_bram_5_n_62,memory_reg_bram_5_n_63,memory_reg_bram_5_n_64,memory_reg_bram_5_n_65,memory_reg_bram_5_n_66,memory_reg_bram_5_n_67}),
        .ENARDEN(memory_reg_bram_5_i_1_n_0),
        .ENBWREN(memory_reg_bram_5_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_5_i_3_n_0,memory_reg_bram_5_i_4_n_0,memory_reg_bram_5_i_5_n_0,memory_reg_bram_5_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_5_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [15]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_5_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_5_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_5_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_5_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_6
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_6_n_4,memory_reg_bram_6_n_5,memory_reg_bram_6_n_6,memory_reg_bram_6_n_7,memory_reg_bram_6_n_8,memory_reg_bram_6_n_9,memory_reg_bram_6_n_10,memory_reg_bram_6_n_11,memory_reg_bram_6_n_12,memory_reg_bram_6_n_13,memory_reg_bram_6_n_14,memory_reg_bram_6_n_15,memory_reg_bram_6_n_16,memory_reg_bram_6_n_17,memory_reg_bram_6_n_18,memory_reg_bram_6_n_19,memory_reg_bram_6_n_20,memory_reg_bram_6_n_21,memory_reg_bram_6_n_22,memory_reg_bram_6_n_23,memory_reg_bram_6_n_24,memory_reg_bram_6_n_25,memory_reg_bram_6_n_26,memory_reg_bram_6_n_27,memory_reg_bram_6_n_28,memory_reg_bram_6_n_29,memory_reg_bram_6_n_30,memory_reg_bram_6_n_31,memory_reg_bram_6_n_32,memory_reg_bram_6_n_33,memory_reg_bram_6_n_34,memory_reg_bram_6_n_35}),
        .DOBDO({memory_reg_bram_6_n_36,memory_reg_bram_6_n_37,memory_reg_bram_6_n_38,memory_reg_bram_6_n_39,memory_reg_bram_6_n_40,memory_reg_bram_6_n_41,memory_reg_bram_6_n_42,memory_reg_bram_6_n_43,memory_reg_bram_6_n_44,memory_reg_bram_6_n_45,memory_reg_bram_6_n_46,memory_reg_bram_6_n_47,memory_reg_bram_6_n_48,memory_reg_bram_6_n_49,memory_reg_bram_6_n_50,memory_reg_bram_6_n_51,memory_reg_bram_6_n_52,memory_reg_bram_6_n_53,memory_reg_bram_6_n_54,memory_reg_bram_6_n_55,memory_reg_bram_6_n_56,memory_reg_bram_6_n_57,memory_reg_bram_6_n_58,memory_reg_bram_6_n_59,memory_reg_bram_6_n_60,memory_reg_bram_6_n_61,memory_reg_bram_6_n_62,memory_reg_bram_6_n_63,memory_reg_bram_6_n_64,memory_reg_bram_6_n_65,memory_reg_bram_6_n_66,memory_reg_bram_6_n_67}),
        .ENARDEN(memory_reg_bram_6_i_1_n_0),
        .ENBWREN(memory_reg_bram_6_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_6_i_3_n_0,memory_reg_bram_6_i_4_n_0,memory_reg_bram_6_i_5_n_0,memory_reg_bram_6_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_6_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [15]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_6_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_6_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_6_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_6_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_6_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_7
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_7_n_4,memory_reg_bram_7_n_5,memory_reg_bram_7_n_6,memory_reg_bram_7_n_7,memory_reg_bram_7_n_8,memory_reg_bram_7_n_9,memory_reg_bram_7_n_10,memory_reg_bram_7_n_11,memory_reg_bram_7_n_12,memory_reg_bram_7_n_13,memory_reg_bram_7_n_14,memory_reg_bram_7_n_15,memory_reg_bram_7_n_16,memory_reg_bram_7_n_17,memory_reg_bram_7_n_18,memory_reg_bram_7_n_19,memory_reg_bram_7_n_20,memory_reg_bram_7_n_21,memory_reg_bram_7_n_22,memory_reg_bram_7_n_23,memory_reg_bram_7_n_24,memory_reg_bram_7_n_25,memory_reg_bram_7_n_26,memory_reg_bram_7_n_27,memory_reg_bram_7_n_28,memory_reg_bram_7_n_29,memory_reg_bram_7_n_30,memory_reg_bram_7_n_31,memory_reg_bram_7_n_32,memory_reg_bram_7_n_33,memory_reg_bram_7_n_34,memory_reg_bram_7_n_35}),
        .DOBDO({memory_reg_bram_7_n_36,memory_reg_bram_7_n_37,memory_reg_bram_7_n_38,memory_reg_bram_7_n_39,memory_reg_bram_7_n_40,memory_reg_bram_7_n_41,memory_reg_bram_7_n_42,memory_reg_bram_7_n_43,memory_reg_bram_7_n_44,memory_reg_bram_7_n_45,memory_reg_bram_7_n_46,memory_reg_bram_7_n_47,memory_reg_bram_7_n_48,memory_reg_bram_7_n_49,memory_reg_bram_7_n_50,memory_reg_bram_7_n_51,memory_reg_bram_7_n_52,memory_reg_bram_7_n_53,memory_reg_bram_7_n_54,memory_reg_bram_7_n_55,memory_reg_bram_7_n_56,memory_reg_bram_7_n_57,memory_reg_bram_7_n_58,memory_reg_bram_7_n_59,memory_reg_bram_7_n_60,memory_reg_bram_7_n_61,memory_reg_bram_7_n_62,memory_reg_bram_7_n_63,memory_reg_bram_7_n_64,memory_reg_bram_7_n_65,memory_reg_bram_7_n_66,memory_reg_bram_7_n_67}),
        .ENARDEN(memory_reg_bram_7_i_1_n_0),
        .ENBWREN(memory_reg_bram_7_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_7_i_3_n_0,memory_reg_bram_7_i_4_n_0,memory_reg_bram_7_i_5_n_0,memory_reg_bram_7_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_7_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [12]),
        .I1(\addr2BUFFER_reg[31]_0 [15]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_7_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_7_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_7_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_7_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [15]),
        .I4(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_7_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_8
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_8_n_4,memory_reg_bram_8_n_5,memory_reg_bram_8_n_6,memory_reg_bram_8_n_7,memory_reg_bram_8_n_8,memory_reg_bram_8_n_9,memory_reg_bram_8_n_10,memory_reg_bram_8_n_11,memory_reg_bram_8_n_12,memory_reg_bram_8_n_13,memory_reg_bram_8_n_14,memory_reg_bram_8_n_15,memory_reg_bram_8_n_16,memory_reg_bram_8_n_17,memory_reg_bram_8_n_18,memory_reg_bram_8_n_19,memory_reg_bram_8_n_20,memory_reg_bram_8_n_21,memory_reg_bram_8_n_22,memory_reg_bram_8_n_23,memory_reg_bram_8_n_24,memory_reg_bram_8_n_25,memory_reg_bram_8_n_26,memory_reg_bram_8_n_27,memory_reg_bram_8_n_28,memory_reg_bram_8_n_29,memory_reg_bram_8_n_30,memory_reg_bram_8_n_31,memory_reg_bram_8_n_32,memory_reg_bram_8_n_33,memory_reg_bram_8_n_34,memory_reg_bram_8_n_35}),
        .DOBDO({memory_reg_bram_8_n_36,memory_reg_bram_8_n_37,memory_reg_bram_8_n_38,memory_reg_bram_8_n_39,memory_reg_bram_8_n_40,memory_reg_bram_8_n_41,memory_reg_bram_8_n_42,memory_reg_bram_8_n_43,memory_reg_bram_8_n_44,memory_reg_bram_8_n_45,memory_reg_bram_8_n_46,memory_reg_bram_8_n_47,memory_reg_bram_8_n_48,memory_reg_bram_8_n_49,memory_reg_bram_8_n_50,memory_reg_bram_8_n_51,memory_reg_bram_8_n_52,memory_reg_bram_8_n_53,memory_reg_bram_8_n_54,memory_reg_bram_8_n_55,memory_reg_bram_8_n_56,memory_reg_bram_8_n_57,memory_reg_bram_8_n_58,memory_reg_bram_8_n_59,memory_reg_bram_8_n_60,memory_reg_bram_8_n_61,memory_reg_bram_8_n_62,memory_reg_bram_8_n_63,memory_reg_bram_8_n_64,memory_reg_bram_8_n_65,memory_reg_bram_8_n_66,memory_reg_bram_8_n_67}),
        .ENARDEN(memory_reg_bram_8_i_1_n_0),
        .ENBWREN(memory_reg_bram_8_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_8_i_3_n_0,memory_reg_bram_8_i_4_n_0,memory_reg_bram_8_i_5_n_0,memory_reg_bram_8_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [15]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .O(memory_reg_bram_8_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_8_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_8_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_8_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [14]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .I4(\addr2BUFFER_reg[31]_0 [15]),
        .O(memory_reg_bram_8_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "OTTER_MCU/Memory/memory_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_9
       (.ADDRARDADDR({\<const1> ,\addr2BUFFER_reg[31]_0 [11:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,Q[9:0],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(clk_50_BUFG),
        .CLKBWRCLK(clk_50_BUFG),
        .DIADI({memory_reg_bram_0_i_3_n_0,memory_reg_bram_0_i_4_n_0,memory_reg_bram_0_i_5_n_0,memory_reg_bram_0_i_6_n_0,memory_reg_bram_0_i_7_n_0,memory_reg_bram_0_i_8_n_0,memory_reg_bram_0_i_9_n_0,memory_reg_bram_0_i_10_n_0,memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,memory_reg_bram_0_i_19_n_0,memory_reg_bram_0_i_20_n_0,memory_reg_bram_0_i_21_n_0,memory_reg_bram_0_i_22_n_0,memory_reg_bram_0_i_23_n_0,memory_reg_bram_0_i_24_n_0,memory_reg_bram_0_i_25_n_0,memory_reg_bram_0_i_26_n_0,memory_reg_bram_0_1[7:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({memory_reg_bram_9_n_4,memory_reg_bram_9_n_5,memory_reg_bram_9_n_6,memory_reg_bram_9_n_7,memory_reg_bram_9_n_8,memory_reg_bram_9_n_9,memory_reg_bram_9_n_10,memory_reg_bram_9_n_11,memory_reg_bram_9_n_12,memory_reg_bram_9_n_13,memory_reg_bram_9_n_14,memory_reg_bram_9_n_15,memory_reg_bram_9_n_16,memory_reg_bram_9_n_17,memory_reg_bram_9_n_18,memory_reg_bram_9_n_19,memory_reg_bram_9_n_20,memory_reg_bram_9_n_21,memory_reg_bram_9_n_22,memory_reg_bram_9_n_23,memory_reg_bram_9_n_24,memory_reg_bram_9_n_25,memory_reg_bram_9_n_26,memory_reg_bram_9_n_27,memory_reg_bram_9_n_28,memory_reg_bram_9_n_29,memory_reg_bram_9_n_30,memory_reg_bram_9_n_31,memory_reg_bram_9_n_32,memory_reg_bram_9_n_33,memory_reg_bram_9_n_34,memory_reg_bram_9_n_35}),
        .DOBDO({memory_reg_bram_9_n_36,memory_reg_bram_9_n_37,memory_reg_bram_9_n_38,memory_reg_bram_9_n_39,memory_reg_bram_9_n_40,memory_reg_bram_9_n_41,memory_reg_bram_9_n_42,memory_reg_bram_9_n_43,memory_reg_bram_9_n_44,memory_reg_bram_9_n_45,memory_reg_bram_9_n_46,memory_reg_bram_9_n_47,memory_reg_bram_9_n_48,memory_reg_bram_9_n_49,memory_reg_bram_9_n_50,memory_reg_bram_9_n_51,memory_reg_bram_9_n_52,memory_reg_bram_9_n_53,memory_reg_bram_9_n_54,memory_reg_bram_9_n_55,memory_reg_bram_9_n_56,memory_reg_bram_9_n_57,memory_reg_bram_9_n_58,memory_reg_bram_9_n_59,memory_reg_bram_9_n_60,memory_reg_bram_9_n_61,memory_reg_bram_9_n_62,memory_reg_bram_9_n_63,memory_reg_bram_9_n_64,memory_reg_bram_9_n_65,memory_reg_bram_9_n_66,memory_reg_bram_9_n_67}),
        .ENARDEN(memory_reg_bram_9_i_1_n_0),
        .ENBWREN(memory_reg_bram_9_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({memory_reg_bram_9_i_3_n_0,memory_reg_bram_9_i_4_n_0,memory_reg_bram_9_i_5_n_0,memory_reg_bram_9_i_6_n_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_9_i_1
       (.I0(\addr2BUFFER_reg[31]_0 [14]),
        .I1(\addr2BUFFER_reg[31]_0 [13]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [12]),
        .O(memory_reg_bram_9_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_3
       (.I0(p_0_in[24]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_9_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_4
       (.I0(p_0_in[16]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_9_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_5
       (.I0(p_0_in[8]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_9_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_6
       (.I0(p_0_in[0]),
        .I1(\addr2BUFFER_reg[31]_0 [12]),
        .I2(\addr2BUFFER_reg[31]_0 [15]),
        .I3(\addr2BUFFER_reg[31]_0 [13]),
        .I4(\addr2BUFFER_reg[31]_0 [14]),
        .O(memory_reg_bram_9_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_0
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(Q[13]),
        .Q(memory_reg_mux_sel_b_pos_0_n_0),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_1
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(Q[12]),
        .Q(memory_reg_mux_sel_b_pos_1_n_0),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_2
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(Q[11]),
        .Q(memory_reg_mux_sel_b_pos_2_n_0),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_3
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(Q[10]),
        .Q(memory_reg_mux_sel_b_pos_3_n_0),
        .R(\<const0> ));
endmodule

module Mux_2x4
   (ALU_srcA,
    \ALU_packed_reg[IMMED][8] ,
    \ALU_packed_reg[IMMED][9] ,
    \ALU_packed_reg[IMMED][10] ,
    \ALU_packed_reg[IMMED][11] ,
    \ALU_packed_reg[IMMED][12] ,
    \ALU_packed_reg[IMMED][13] ,
    \ALU_packed_reg[IMMED][14] ,
    \ALU_packed_reg[IMMED][15] ,
    DI,
    \ALU_packed_reg[srcA_SEL][0] ,
    \ALU_packed_reg[srcA_SEL][0]_0 ,
    \ALU_packed_reg[srcA_SEL][0]_1 ,
    \DM_packed[result][0]_i_62 ,
    mem_DM_Data,
    \DM_packed[result][0]_i_19 ,
    \DM_packed[result][0]_i_62_0 ,
    \PC_count_reg[15]_i_14 ,
    \DM_packed[result][0]_i_62_1 ,
    \PC_count[3]_i_20 ,
    \PC_count[3]_i_20_0 ,
    \PC_count[3]_i_20_1 ,
    \DM_packed[result][0]_i_61 ,
    \DM_packed[result][0]_i_61_0 ,
    \DM_packed[result][0]_i_61_1 ,
    \PC_count[3]_i_18 ,
    \PC_count[3]_i_18_0 ,
    \PC_count[3]_i_18_1 ,
    \DM_packed[result][0]_i_60 ,
    \DM_packed[result][0]_i_60_0 ,
    \DM_packed[result][0]_i_60_1 ,
    \PC_count[7]_i_16 ,
    \PC_count[7]_i_16_0 ,
    \PC_count[7]_i_16_1 ,
    \DM_packed[result][0]_i_59 ,
    \DM_packed[result][0]_i_59_0 ,
    \DM_packed[result][0]_i_59_1 ,
    \PC_count[7]_i_14 ,
    \PC_count[7]_i_14_0 ,
    \PC_count[7]_i_14_1 ,
    ALU_fwA,
    \PC_count_reg[11]_i_14 ,
    \PC_count_reg[11]_i_14_0 ,
    \PC_count_reg[11]_i_14_1 ,
    \PC_count_reg[11]_i_14_2 ,
    \PC_count_reg[15]_i_14_0 ,
    \PC_count_reg[15]_i_14_1 ,
    \PC_count_reg[15]_i_14_2 ,
    \PC_count_reg[15]_i_14_3 ,
    \DM_packed[result][0]_i_35 ,
    \DM_packed[result][0]_i_35_0 ,
    \DM_packed[result][0]_i_35_1 ,
    \DM_packed[result][19]_i_26 ,
    \DM_packed[result][19]_i_26_0 ,
    \DM_packed[result][19]_i_26_1 ,
    \DM_packed[result][0]_i_34 ,
    \DM_packed[result][0]_i_34_0 ,
    \DM_packed[result][0]_i_34_1 ,
    \DM_packed[result][19]_i_24 ,
    \DM_packed[result][19]_i_24_0 ,
    \DM_packed[result][19]_i_24_1 ,
    \DM_packed[result][0]_i_33 ,
    \DM_packed[result][0]_i_33_0 ,
    \DM_packed[result][0]_i_33_1 ,
    \DM_packed[result][23]_i_34 ,
    \DM_packed[result][23]_i_34_0 ,
    \DM_packed[result][23]_i_34_1 ,
    \DM_packed[result][0]_i_32 ,
    \DM_packed[result][0]_i_32_0 ,
    \DM_packed[result][0]_i_32_1 ,
    \DM_packed[result][23]_i_32 ,
    \DM_packed[result][23]_i_32_0 ,
    \DM_packed[result][23]_i_32_1 ,
    \DM_packed[result][0]_i_17 ,
    \DM_packed[result][0]_i_17_0 ,
    \DM_packed[result][0]_i_17_1 ,
    \PC_count[31]_i_36 ,
    \PC_count[31]_i_36_0 ,
    \PC_count[31]_i_36_1 ,
    \DM_packed[result][0]_i_16 ,
    \DM_packed[result][0]_i_16_0 ,
    \DM_packed[result][0]_i_16_1 ,
    \PC_count[31]_i_34 ,
    \PC_count[31]_i_34_0 ,
    \PC_count[31]_i_34_1 ,
    \DM_packed[result][0]_i_15 ,
    \DM_packed[result][0]_i_15_0 ,
    \DM_packed[result][0]_i_15_1 ,
    \PC_count[31]_i_22 ,
    \PC_count[31]_i_22_0 ,
    \PC_count[31]_i_22_1 ,
    \PC_count[31]_i_21 ,
    \PC_count[31]_i_21_0 ,
    \PC_count[31]_i_21_1 ,
    \DM_packed[result][0]_i_19_0 ,
    \DM_packed[result][0]_i_19_1 ,
    \DM_packed[result][0]_i_19_2 );
  output [31:0]ALU_srcA;
  output \ALU_packed_reg[IMMED][8] ;
  output \ALU_packed_reg[IMMED][9] ;
  output \ALU_packed_reg[IMMED][10] ;
  output \ALU_packed_reg[IMMED][11] ;
  output \ALU_packed_reg[IMMED][12] ;
  output \ALU_packed_reg[IMMED][13] ;
  output \ALU_packed_reg[IMMED][14] ;
  output \ALU_packed_reg[IMMED][15] ;
  output [3:0]DI;
  output [3:0]\ALU_packed_reg[srcA_SEL][0] ;
  output [3:0]\ALU_packed_reg[srcA_SEL][0]_0 ;
  output [3:0]\ALU_packed_reg[srcA_SEL][0]_1 ;
  input \DM_packed[result][0]_i_62 ;
  input [23:0]mem_DM_Data;
  input \DM_packed[result][0]_i_19 ;
  input \DM_packed[result][0]_i_62_0 ;
  input \PC_count_reg[15]_i_14 ;
  input \DM_packed[result][0]_i_62_1 ;
  input \PC_count[3]_i_20 ;
  input \PC_count[3]_i_20_0 ;
  input \PC_count[3]_i_20_1 ;
  input \DM_packed[result][0]_i_61 ;
  input \DM_packed[result][0]_i_61_0 ;
  input \DM_packed[result][0]_i_61_1 ;
  input \PC_count[3]_i_18 ;
  input \PC_count[3]_i_18_0 ;
  input \PC_count[3]_i_18_1 ;
  input \DM_packed[result][0]_i_60 ;
  input \DM_packed[result][0]_i_60_0 ;
  input \DM_packed[result][0]_i_60_1 ;
  input \PC_count[7]_i_16 ;
  input \PC_count[7]_i_16_0 ;
  input \PC_count[7]_i_16_1 ;
  input \DM_packed[result][0]_i_59 ;
  input \DM_packed[result][0]_i_59_0 ;
  input \DM_packed[result][0]_i_59_1 ;
  input \PC_count[7]_i_14 ;
  input \PC_count[7]_i_14_0 ;
  input \PC_count[7]_i_14_1 ;
  input [7:0]ALU_fwA;
  input \PC_count_reg[11]_i_14 ;
  input \PC_count_reg[11]_i_14_0 ;
  input \PC_count_reg[11]_i_14_1 ;
  input \PC_count_reg[11]_i_14_2 ;
  input \PC_count_reg[15]_i_14_0 ;
  input \PC_count_reg[15]_i_14_1 ;
  input \PC_count_reg[15]_i_14_2 ;
  input \PC_count_reg[15]_i_14_3 ;
  input \DM_packed[result][0]_i_35 ;
  input \DM_packed[result][0]_i_35_0 ;
  input \DM_packed[result][0]_i_35_1 ;
  input \DM_packed[result][19]_i_26 ;
  input \DM_packed[result][19]_i_26_0 ;
  input \DM_packed[result][19]_i_26_1 ;
  input \DM_packed[result][0]_i_34 ;
  input \DM_packed[result][0]_i_34_0 ;
  input \DM_packed[result][0]_i_34_1 ;
  input \DM_packed[result][19]_i_24 ;
  input \DM_packed[result][19]_i_24_0 ;
  input \DM_packed[result][19]_i_24_1 ;
  input \DM_packed[result][0]_i_33 ;
  input \DM_packed[result][0]_i_33_0 ;
  input \DM_packed[result][0]_i_33_1 ;
  input \DM_packed[result][23]_i_34 ;
  input \DM_packed[result][23]_i_34_0 ;
  input \DM_packed[result][23]_i_34_1 ;
  input \DM_packed[result][0]_i_32 ;
  input \DM_packed[result][0]_i_32_0 ;
  input \DM_packed[result][0]_i_32_1 ;
  input \DM_packed[result][23]_i_32 ;
  input \DM_packed[result][23]_i_32_0 ;
  input \DM_packed[result][23]_i_32_1 ;
  input \DM_packed[result][0]_i_17 ;
  input \DM_packed[result][0]_i_17_0 ;
  input \DM_packed[result][0]_i_17_1 ;
  input \PC_count[31]_i_36 ;
  input \PC_count[31]_i_36_0 ;
  input \PC_count[31]_i_36_1 ;
  input \DM_packed[result][0]_i_16 ;
  input \DM_packed[result][0]_i_16_0 ;
  input \DM_packed[result][0]_i_16_1 ;
  input \PC_count[31]_i_34 ;
  input \PC_count[31]_i_34_0 ;
  input \PC_count[31]_i_34_1 ;
  input \DM_packed[result][0]_i_15 ;
  input \DM_packed[result][0]_i_15_0 ;
  input \DM_packed[result][0]_i_15_1 ;
  input \PC_count[31]_i_22 ;
  input \PC_count[31]_i_22_0 ;
  input \PC_count[31]_i_22_1 ;
  input \PC_count[31]_i_21 ;
  input \PC_count[31]_i_21_0 ;
  input \PC_count[31]_i_21_1 ;
  input \DM_packed[result][0]_i_19_0 ;
  input \DM_packed[result][0]_i_19_1 ;
  input \DM_packed[result][0]_i_19_2 ;

  wire [7:0]ALU_fwA;
  wire \ALU_packed_reg[IMMED][10] ;
  wire \ALU_packed_reg[IMMED][11] ;
  wire \ALU_packed_reg[IMMED][12] ;
  wire \ALU_packed_reg[IMMED][13] ;
  wire \ALU_packed_reg[IMMED][14] ;
  wire \ALU_packed_reg[IMMED][15] ;
  wire \ALU_packed_reg[IMMED][8] ;
  wire \ALU_packed_reg[IMMED][9] ;
  wire [3:0]\ALU_packed_reg[srcA_SEL][0] ;
  wire [3:0]\ALU_packed_reg[srcA_SEL][0]_0 ;
  wire [3:0]\ALU_packed_reg[srcA_SEL][0]_1 ;
  wire [31:0]ALU_srcA;
  wire [3:0]DI;
  wire \DM_packed[result][0]_i_15 ;
  wire \DM_packed[result][0]_i_15_0 ;
  wire \DM_packed[result][0]_i_15_1 ;
  wire \DM_packed[result][0]_i_16 ;
  wire \DM_packed[result][0]_i_16_0 ;
  wire \DM_packed[result][0]_i_16_1 ;
  wire \DM_packed[result][0]_i_17 ;
  wire \DM_packed[result][0]_i_17_0 ;
  wire \DM_packed[result][0]_i_17_1 ;
  wire \DM_packed[result][0]_i_19 ;
  wire \DM_packed[result][0]_i_19_0 ;
  wire \DM_packed[result][0]_i_19_1 ;
  wire \DM_packed[result][0]_i_19_2 ;
  wire \DM_packed[result][0]_i_32 ;
  wire \DM_packed[result][0]_i_32_0 ;
  wire \DM_packed[result][0]_i_32_1 ;
  wire \DM_packed[result][0]_i_33 ;
  wire \DM_packed[result][0]_i_33_0 ;
  wire \DM_packed[result][0]_i_33_1 ;
  wire \DM_packed[result][0]_i_34 ;
  wire \DM_packed[result][0]_i_34_0 ;
  wire \DM_packed[result][0]_i_34_1 ;
  wire \DM_packed[result][0]_i_35 ;
  wire \DM_packed[result][0]_i_35_0 ;
  wire \DM_packed[result][0]_i_35_1 ;
  wire \DM_packed[result][0]_i_59 ;
  wire \DM_packed[result][0]_i_59_0 ;
  wire \DM_packed[result][0]_i_59_1 ;
  wire \DM_packed[result][0]_i_60 ;
  wire \DM_packed[result][0]_i_60_0 ;
  wire \DM_packed[result][0]_i_60_1 ;
  wire \DM_packed[result][0]_i_61 ;
  wire \DM_packed[result][0]_i_61_0 ;
  wire \DM_packed[result][0]_i_61_1 ;
  wire \DM_packed[result][0]_i_62 ;
  wire \DM_packed[result][0]_i_62_0 ;
  wire \DM_packed[result][0]_i_62_1 ;
  wire \DM_packed[result][19]_i_24 ;
  wire \DM_packed[result][19]_i_24_0 ;
  wire \DM_packed[result][19]_i_24_1 ;
  wire \DM_packed[result][19]_i_26 ;
  wire \DM_packed[result][19]_i_26_0 ;
  wire \DM_packed[result][19]_i_26_1 ;
  wire \DM_packed[result][23]_i_32 ;
  wire \DM_packed[result][23]_i_32_0 ;
  wire \DM_packed[result][23]_i_32_1 ;
  wire \DM_packed[result][23]_i_34 ;
  wire \DM_packed[result][23]_i_34_0 ;
  wire \DM_packed[result][23]_i_34_1 ;
  wire \PC_count[31]_i_21 ;
  wire \PC_count[31]_i_21_0 ;
  wire \PC_count[31]_i_21_1 ;
  wire \PC_count[31]_i_22 ;
  wire \PC_count[31]_i_22_0 ;
  wire \PC_count[31]_i_22_1 ;
  wire \PC_count[31]_i_34 ;
  wire \PC_count[31]_i_34_0 ;
  wire \PC_count[31]_i_34_1 ;
  wire \PC_count[31]_i_36 ;
  wire \PC_count[31]_i_36_0 ;
  wire \PC_count[31]_i_36_1 ;
  wire \PC_count[3]_i_18 ;
  wire \PC_count[3]_i_18_0 ;
  wire \PC_count[3]_i_18_1 ;
  wire \PC_count[3]_i_20 ;
  wire \PC_count[3]_i_20_0 ;
  wire \PC_count[3]_i_20_1 ;
  wire \PC_count[7]_i_14 ;
  wire \PC_count[7]_i_14_0 ;
  wire \PC_count[7]_i_14_1 ;
  wire \PC_count[7]_i_16 ;
  wire \PC_count[7]_i_16_0 ;
  wire \PC_count[7]_i_16_1 ;
  wire \PC_count_reg[11]_i_14 ;
  wire \PC_count_reg[11]_i_14_0 ;
  wire \PC_count_reg[11]_i_14_1 ;
  wire \PC_count_reg[11]_i_14_2 ;
  wire \PC_count_reg[15]_i_14 ;
  wire \PC_count_reg[15]_i_14_0 ;
  wire \PC_count_reg[15]_i_14_1 ;
  wire \PC_count_reg[15]_i_14_2 ;
  wire \PC_count_reg[15]_i_14_3 ;
  wire [23:0]mem_DM_Data;

  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][14]_i_10 
       (.I0(ALU_fwA[5]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_1 ),
        .O(\ALU_packed_reg[srcA_SEL][0] [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][14]_i_11 
       (.I0(ALU_fwA[4]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0] [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][14]_i_8 
       (.I0(ALU_fwA[7]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_3 ),
        .O(\ALU_packed_reg[srcA_SEL][0] [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][14]_i_9 
       (.I0(ALU_fwA[6]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_2 ),
        .O(\ALU_packed_reg[srcA_SEL][0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][15]_i_7 
       (.I0(ALU_fwA[7]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_3 ),
        .O(ALU_srcA[15]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][16]_i_8 
       (.I0(\DM_packed[result][0]_i_35 ),
        .I1(mem_DM_Data[8]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_35_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_35_1 ),
        .O(ALU_srcA[16]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][17]_i_10 
       (.I0(\DM_packed[result][19]_i_26 ),
        .I1(mem_DM_Data[9]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][19]_i_26_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][19]_i_26_1 ),
        .O(ALU_srcA[17]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][18]_i_10 
       (.I0(\DM_packed[result][0]_i_34 ),
        .I1(mem_DM_Data[10]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_34_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_34_1 ),
        .O(ALU_srcA[18]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][19]_i_11 
       (.I0(\DM_packed[result][19]_i_24 ),
        .I1(mem_DM_Data[11]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][19]_i_24_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][19]_i_24_1 ),
        .O(ALU_srcA[19]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][20]_i_11 
       (.I0(\DM_packed[result][0]_i_33 ),
        .I1(mem_DM_Data[12]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_33_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_33_1 ),
        .O(ALU_srcA[20]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][21]_i_10 
       (.I0(\DM_packed[result][23]_i_34 ),
        .I1(mem_DM_Data[13]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][23]_i_34_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][23]_i_34_1 ),
        .O(ALU_srcA[21]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][22]_i_11 
       (.I0(\DM_packed[result][0]_i_32 ),
        .I1(mem_DM_Data[14]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_32_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_32_1 ),
        .O(ALU_srcA[22]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][23]_i_12 
       (.I0(\DM_packed[result][23]_i_32 ),
        .I1(mem_DM_Data[15]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][23]_i_32_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][23]_i_32_1 ),
        .O(ALU_srcA[23]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_37 
       (.I0(\PC_count_reg[11]_i_14 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][8] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_39 
       (.I0(\PC_count_reg[15]_i_14_0 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][12] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_41 
       (.I0(\PC_count_reg[11]_i_14_1 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][10] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_43 
       (.I0(\PC_count_reg[15]_i_14_2 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][14] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_45 
       (.I0(\PC_count_reg[11]_i_14_0 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][9] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_47 
       (.I0(\PC_count_reg[15]_i_14_1 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][13] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_49 
       (.I0(\PC_count_reg[11]_i_14_2 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][11] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[result][23]_i_51 
       (.I0(\PC_count_reg[15]_i_14_3 ),
        .I1(\PC_count_reg[15]_i_14 ),
        .O(\ALU_packed_reg[IMMED][15] ));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][24]_i_6 
       (.I0(\DM_packed[result][0]_i_17 ),
        .I1(mem_DM_Data[16]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_17_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_17_1 ),
        .O(ALU_srcA[24]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][26]_i_6 
       (.I0(\DM_packed[result][0]_i_16 ),
        .I1(mem_DM_Data[18]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_16_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_16_1 ),
        .O(ALU_srcA[26]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][27]_i_6 
       (.I0(\PC_count[31]_i_34 ),
        .I1(mem_DM_Data[19]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[31]_i_34_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[31]_i_34_1 ),
        .O(ALU_srcA[27]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][3]_i_6 
       (.I0(\PC_count[3]_i_18 ),
        .I1(mem_DM_Data[3]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[3]_i_18_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[3]_i_18_1 ),
        .O(ALU_srcA[3]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][6]_i_7 
       (.I0(\DM_packed[result][0]_i_59 ),
        .I1(mem_DM_Data[6]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_59_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_59_1 ),
        .O(ALU_srcA[6]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \DM_packed[result][7]_i_7 
       (.I0(\PC_count[7]_i_14 ),
        .I1(mem_DM_Data[7]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[7]_i_14_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[7]_i_14_1 ),
        .O(ALU_srcA[7]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][8]_i_10 
       (.I0(ALU_fwA[3]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_2 ),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][8]_i_11 
       (.I0(ALU_fwA[2]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_1 ),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][8]_i_12 
       (.I0(ALU_fwA[1]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_0 ),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \DM_packed[result][8]_i_13 
       (.I0(ALU_fwA[0]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14 ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[0]_i_7 
       (.I0(\DM_packed[result][0]_i_62 ),
        .I1(mem_DM_Data[0]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_62_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_62_1 ),
        .O(ALU_srcA[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[10]_i_12 
       (.I0(ALU_fwA[2]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_1 ),
        .O(ALU_srcA[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[11]_i_11 
       (.I0(ALU_fwA[3]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_2 ),
        .O(ALU_srcA[11]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[11]_i_18 
       (.I0(ALU_fwA[3]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_2 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[11]_i_19 
       (.I0(ALU_fwA[2]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_1 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 [2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[11]_i_20 
       (.I0(ALU_fwA[1]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[11]_i_21 
       (.I0(ALU_fwA[0]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[12]_i_12 
       (.I0(ALU_fwA[4]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_0 ),
        .O(ALU_srcA[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[13]_i_11 
       (.I0(ALU_fwA[5]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_1 ),
        .O(ALU_srcA[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[14]_i_12 
       (.I0(ALU_fwA[6]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_2 ),
        .O(ALU_srcA[14]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[15]_i_31 
       (.I0(ALU_fwA[7]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_3 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[15]_i_32 
       (.I0(ALU_fwA[6]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_2 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 [2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[15]_i_33 
       (.I0(ALU_fwA[5]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_1 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[15]_i_34 
       (.I0(ALU_fwA[4]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[15]_i_14_0 ),
        .O(\ALU_packed_reg[srcA_SEL][0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[1]_i_9 
       (.I0(\PC_count[3]_i_20 ),
        .I1(mem_DM_Data[1]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[3]_i_20_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[3]_i_20_1 ),
        .O(ALU_srcA[1]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[25]_i_10 
       (.I0(\PC_count[31]_i_36 ),
        .I1(mem_DM_Data[17]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[31]_i_36_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[31]_i_36_1 ),
        .O(ALU_srcA[25]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[28]_i_6 
       (.I0(\DM_packed[result][0]_i_15 ),
        .I1(mem_DM_Data[20]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_15_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_15_1 ),
        .O(ALU_srcA[28]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[29]_i_14 
       (.I0(\PC_count[31]_i_22 ),
        .I1(mem_DM_Data[21]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[31]_i_22_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[31]_i_22_1 ),
        .O(ALU_srcA[29]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[2]_i_9 
       (.I0(\DM_packed[result][0]_i_61 ),
        .I1(mem_DM_Data[2]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_61_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_61_1 ),
        .O(ALU_srcA[2]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[30]_i_7 
       (.I0(\PC_count[31]_i_21 ),
        .I1(mem_DM_Data[22]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[31]_i_21_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[31]_i_21_1 ),
        .O(ALU_srcA[30]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[31]_i_6 
       (.I0(\DM_packed[result][0]_i_19_0 ),
        .I1(mem_DM_Data[23]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_19_1 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_19_2 ),
        .O(ALU_srcA[31]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[4]_i_11 
       (.I0(\DM_packed[result][0]_i_60 ),
        .I1(mem_DM_Data[4]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\DM_packed[result][0]_i_60_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\DM_packed[result][0]_i_60_1 ),
        .O(ALU_srcA[4]));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000FFEA)) 
    \PC_count[5]_i_11 
       (.I0(\PC_count[7]_i_16 ),
        .I1(mem_DM_Data[5]),
        .I2(\DM_packed[result][0]_i_19 ),
        .I3(\PC_count[7]_i_16_0 ),
        .I4(\PC_count_reg[15]_i_14 ),
        .I5(\PC_count[7]_i_16_1 ),
        .O(ALU_srcA[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[8]_i_10 
       (.I0(ALU_fwA[0]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14 ),
        .O(ALU_srcA[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PC_count[9]_i_9 
       (.I0(ALU_fwA[1]),
        .I1(\PC_count_reg[15]_i_14 ),
        .I2(\PC_count_reg[11]_i_14_0 ),
        .O(ALU_srcA[9]));
endmodule

(* ORIG_REF_NAME = "Mux_2x4" *) 
module Mux_2x4_0
   (ALU_srcB,
    \ALU_packed_reg[srcB_SEL][0] ,
    \ALU_packed_reg[IMMED][0] ,
    \ALU_packed_reg[PC][0] ,
    \PC_count[14]_i_7 ,
    D,
    \PC_count[14]_i_7_0 ,
    \PC_count[14]_i_7_1 ,
    \PC_count[14]_i_7_2 ,
    \PC_count[3]_i_20 ,
    Q,
    \DM_packed[result][0]_i_61 ,
    \DM_packed[result][0]_i_61_0 ,
    \DM_packed[result][0]_i_61_1 ,
    \PC_count[3]_i_18 ,
    \PC_count[3]_i_18_0 ,
    \PC_count[3]_i_18_1 ,
    \DM_packed[result][0]_i_60 ,
    \DM_packed[result][0]_i_60_0 ,
    \DM_packed[result][0]_i_60_1 ,
    \PC_count[7]_i_16 ,
    \DM_packed[result][0]_i_59 ,
    \PC_count[7]_i_14 ,
    \DM_packed[result][0]_i_49 ,
    \PC_count[11]_i_24 ,
    \DM_packed[result][0]_i_48 ,
    \PC_count[11]_i_22 ,
    \DM_packed[result][0]_i_47 ,
    \PC_count[15]_i_37 ,
    \DM_packed[result][0]_i_46 ,
    \PC_count[15]_i_35 ,
    \DM_packed[result][0]_i_35 ,
    \DM_packed[result][19]_i_26 ,
    \DM_packed[result][0]_i_34 ,
    \DM_packed[result][19]_i_24 ,
    \DM_packed[result][0]_i_33 ,
    \DM_packed[result][23]_i_34 ,
    \DM_packed[result][0]_i_32 ,
    \DM_packed[result][23]_i_32 ,
    \DM_packed[result][0]_i_17 ,
    \PC_count[31]_i_36 ,
    \DM_packed[result][0]_i_16 ,
    \PC_count[31]_i_34 ,
    \DM_packed[result][0]_i_15 ,
    \PC_count[31]_i_22 ,
    \PC_count[31]_i_21 ,
    \DM_packed[result][0]_i_19 );
  output [31:0]ALU_srcB;
  output \ALU_packed_reg[srcB_SEL][0] ;
  output \ALU_packed_reg[IMMED][0] ;
  output \ALU_packed_reg[PC][0] ;
  input \PC_count[14]_i_7 ;
  input [28:0]D;
  input \PC_count[14]_i_7_0 ;
  input \PC_count[14]_i_7_1 ;
  input \PC_count[14]_i_7_2 ;
  input \PC_count[3]_i_20 ;
  input [30:0]Q;
  input \DM_packed[result][0]_i_61 ;
  input \DM_packed[result][0]_i_61_0 ;
  input \DM_packed[result][0]_i_61_1 ;
  input \PC_count[3]_i_18 ;
  input \PC_count[3]_i_18_0 ;
  input \PC_count[3]_i_18_1 ;
  input \DM_packed[result][0]_i_60 ;
  input \DM_packed[result][0]_i_60_0 ;
  input \DM_packed[result][0]_i_60_1 ;
  input \PC_count[7]_i_16 ;
  input \DM_packed[result][0]_i_59 ;
  input \PC_count[7]_i_14 ;
  input \DM_packed[result][0]_i_49 ;
  input \PC_count[11]_i_24 ;
  input \DM_packed[result][0]_i_48 ;
  input \PC_count[11]_i_22 ;
  input \DM_packed[result][0]_i_47 ;
  input \PC_count[15]_i_37 ;
  input \DM_packed[result][0]_i_46 ;
  input \PC_count[15]_i_35 ;
  input \DM_packed[result][0]_i_35 ;
  input \DM_packed[result][19]_i_26 ;
  input \DM_packed[result][0]_i_34 ;
  input \DM_packed[result][19]_i_24 ;
  input \DM_packed[result][0]_i_33 ;
  input \DM_packed[result][23]_i_34 ;
  input \DM_packed[result][0]_i_32 ;
  input \DM_packed[result][23]_i_32 ;
  input \DM_packed[result][0]_i_17 ;
  input \PC_count[31]_i_36 ;
  input \DM_packed[result][0]_i_16 ;
  input \PC_count[31]_i_34 ;
  input \DM_packed[result][0]_i_15 ;
  input \PC_count[31]_i_22 ;
  input \PC_count[31]_i_21 ;
  input \DM_packed[result][0]_i_19 ;

  wire \ALU_packed_reg[IMMED][0] ;
  wire \ALU_packed_reg[PC][0] ;
  wire \ALU_packed_reg[srcB_SEL][0] ;
  wire [31:0]ALU_srcB;
  wire [28:0]D;
  wire \DM_packed[result][0]_i_15 ;
  wire \DM_packed[result][0]_i_16 ;
  wire \DM_packed[result][0]_i_17 ;
  wire \DM_packed[result][0]_i_19 ;
  wire \DM_packed[result][0]_i_32 ;
  wire \DM_packed[result][0]_i_33 ;
  wire \DM_packed[result][0]_i_34 ;
  wire \DM_packed[result][0]_i_35 ;
  wire \DM_packed[result][0]_i_46 ;
  wire \DM_packed[result][0]_i_47 ;
  wire \DM_packed[result][0]_i_48 ;
  wire \DM_packed[result][0]_i_49 ;
  wire \DM_packed[result][0]_i_59 ;
  wire \DM_packed[result][0]_i_60 ;
  wire \DM_packed[result][0]_i_60_0 ;
  wire \DM_packed[result][0]_i_60_1 ;
  wire \DM_packed[result][0]_i_61 ;
  wire \DM_packed[result][0]_i_61_0 ;
  wire \DM_packed[result][0]_i_61_1 ;
  wire \DM_packed[result][19]_i_24 ;
  wire \DM_packed[result][19]_i_26 ;
  wire \DM_packed[result][23]_i_32 ;
  wire \DM_packed[result][23]_i_34 ;
  wire \PC_count[11]_i_22 ;
  wire \PC_count[11]_i_24 ;
  wire \PC_count[14]_i_7 ;
  wire \PC_count[14]_i_7_0 ;
  wire \PC_count[14]_i_7_1 ;
  wire \PC_count[14]_i_7_2 ;
  wire \PC_count[15]_i_35 ;
  wire \PC_count[15]_i_37 ;
  wire \PC_count[31]_i_21 ;
  wire \PC_count[31]_i_22 ;
  wire \PC_count[31]_i_34 ;
  wire \PC_count[31]_i_36 ;
  wire \PC_count[3]_i_18 ;
  wire \PC_count[3]_i_18_0 ;
  wire \PC_count[3]_i_18_1 ;
  wire \PC_count[3]_i_20 ;
  wire \PC_count[7]_i_14 ;
  wire \PC_count[7]_i_16 ;
  wire [30:0]Q;

  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][15]_i_8 
       (.I0(\PC_count[15]_i_35 ),
        .I1(D[12]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[14]),
        .O(ALU_srcB[15]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][16]_i_9 
       (.I0(\DM_packed[result][0]_i_35 ),
        .I1(D[13]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[15]),
        .O(ALU_srcB[16]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][17]_i_11 
       (.I0(\DM_packed[result][19]_i_26 ),
        .I1(D[14]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[16]),
        .O(ALU_srcB[17]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][18]_i_11 
       (.I0(\DM_packed[result][0]_i_34 ),
        .I1(D[15]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[17]),
        .O(ALU_srcB[18]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][19]_i_12 
       (.I0(\DM_packed[result][19]_i_24 ),
        .I1(D[16]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[18]),
        .O(ALU_srcB[19]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][20]_i_12 
       (.I0(\DM_packed[result][0]_i_33 ),
        .I1(D[17]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[19]),
        .O(ALU_srcB[20]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][21]_i_11 
       (.I0(\DM_packed[result][23]_i_34 ),
        .I1(D[18]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[20]),
        .O(ALU_srcB[21]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][22]_i_12 
       (.I0(\DM_packed[result][0]_i_32 ),
        .I1(D[19]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[21]),
        .O(ALU_srcB[22]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][23]_i_13 
       (.I0(\DM_packed[result][23]_i_32 ),
        .I1(D[20]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[22]),
        .O(ALU_srcB[23]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][24]_i_7 
       (.I0(\DM_packed[result][0]_i_17 ),
        .I1(D[21]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[23]),
        .O(ALU_srcB[24]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][26]_i_7 
       (.I0(\DM_packed[result][0]_i_16 ),
        .I1(D[23]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[25]),
        .O(ALU_srcB[26]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][27]_i_7 
       (.I0(\PC_count[31]_i_34 ),
        .I1(D[24]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[26]),
        .O(ALU_srcB[27]));
  LUT6 #(
    .INIT(64'h00AAFFFC00AA00FC)) 
    \DM_packed[result][3]_i_7 
       (.I0(\PC_count[3]_i_18 ),
        .I1(\PC_count[3]_i_18_0 ),
        .I2(\PC_count[3]_i_18_1 ),
        .I3(\PC_count[14]_i_7_0 ),
        .I4(\PC_count[14]_i_7_1 ),
        .I5(Q[2]),
        .O(ALU_srcB[3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][6]_i_6 
       (.I0(\DM_packed[result][0]_i_59 ),
        .I1(D[3]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[5]),
        .O(ALU_srcB[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \DM_packed[result][7]_i_8 
       (.I0(\PC_count[7]_i_14 ),
        .I1(D[4]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[6]),
        .O(ALU_srcB[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[10]_i_13 
       (.I0(\DM_packed[result][0]_i_48 ),
        .I1(D[7]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[9]),
        .O(ALU_srcB[10]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[11]_i_10 
       (.I0(\PC_count[11]_i_22 ),
        .I1(D[8]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[10]),
        .O(ALU_srcB[11]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[12]_i_13 
       (.I0(\DM_packed[result][0]_i_47 ),
        .I1(D[9]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[11]),
        .O(ALU_srcB[12]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[13]_i_10 
       (.I0(\PC_count[15]_i_37 ),
        .I1(D[10]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[12]),
        .O(ALU_srcB[13]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[14]_i_13 
       (.I0(\DM_packed[result][0]_i_46 ),
        .I1(D[11]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[13]),
        .O(ALU_srcB[14]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[14]_i_14 
       (.I0(\PC_count[14]_i_7 ),
        .I1(\PC_count[14]_i_7_0 ),
        .I2(\PC_count[14]_i_7_1 ),
        .O(\ALU_packed_reg[IMMED][0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_count[14]_i_15 
       (.I0(\PC_count[14]_i_7_1 ),
        .I1(\PC_count[14]_i_7_0 ),
        .O(\ALU_packed_reg[srcB_SEL][0] ));
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[14]_i_16 
       (.I0(\PC_count[14]_i_7_2 ),
        .I1(\PC_count[14]_i_7_1 ),
        .I2(\PC_count[14]_i_7_0 ),
        .O(\ALU_packed_reg[PC][0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[1]_i_8 
       (.I0(\PC_count[3]_i_20 ),
        .I1(D[1]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[0]),
        .O(ALU_srcB[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[25]_i_11 
       (.I0(\PC_count[31]_i_36 ),
        .I1(D[22]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[24]),
        .O(ALU_srcB[25]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[28]_i_11 
       (.I0(\DM_packed[result][0]_i_15 ),
        .I1(D[25]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[27]),
        .O(ALU_srcB[28]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[29]_i_15 
       (.I0(\PC_count[31]_i_22 ),
        .I1(D[26]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[28]),
        .O(ALU_srcB[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[29]_i_8 
       (.I0(\PC_count[14]_i_7 ),
        .I1(D[0]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(\PC_count[14]_i_7_2 ),
        .O(ALU_srcB[0]));
  LUT6 #(
    .INIT(64'h00AAFFFC00AA00FC)) 
    \PC_count[2]_i_8 
       (.I0(\DM_packed[result][0]_i_61 ),
        .I1(\DM_packed[result][0]_i_61_0 ),
        .I2(\DM_packed[result][0]_i_61_1 ),
        .I3(\PC_count[14]_i_7_0 ),
        .I4(\PC_count[14]_i_7_1 ),
        .I5(Q[1]),
        .O(ALU_srcB[2]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[30]_i_13 
       (.I0(\PC_count[31]_i_21 ),
        .I1(D[27]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[29]),
        .O(ALU_srcB[30]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[31]_i_14 
       (.I0(\DM_packed[result][0]_i_19 ),
        .I1(D[28]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[30]),
        .O(ALU_srcB[31]));
  LUT6 #(
    .INIT(64'h00AAFFFC00AA00FC)) 
    \PC_count[4]_i_12 
       (.I0(\DM_packed[result][0]_i_60 ),
        .I1(\DM_packed[result][0]_i_60_0 ),
        .I2(\DM_packed[result][0]_i_60_1 ),
        .I3(\PC_count[14]_i_7_0 ),
        .I4(\PC_count[14]_i_7_1 ),
        .I5(Q[3]),
        .O(ALU_srcB[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[5]_i_12 
       (.I0(\PC_count[7]_i_16 ),
        .I1(D[2]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[4]),
        .O(ALU_srcB[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[8]_i_11 
       (.I0(\DM_packed[result][0]_i_49 ),
        .I1(D[5]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[7]),
        .O(ALU_srcB[8]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PC_count[9]_i_8 
       (.I0(\PC_count[11]_i_24 ),
        .I1(D[6]),
        .I2(\PC_count[14]_i_7_0 ),
        .I3(\PC_count[14]_i_7_1 ),
        .I4(Q[8]),
        .O(ALU_srcB[9]));
endmodule

(* ORIG_REF_NAME = "Mux_2x4" *) 
module Mux_2x4_1
   (ALU_fwA,
    \ALU_packed_reg[RS1][8] ,
    \FWA_reg[0] ,
    \WB_packed_reg[result][8] ,
    \ALU_packed_reg[RS1][9] ,
    \WB_packed_reg[result][9] ,
    \ALU_packed_reg[RS1][10] ,
    \WB_packed_reg[result][10] ,
    \ALU_packed_reg[RS1][11] ,
    \WB_packed_reg[result][11] ,
    \ALU_packed_reg[RS1][12] ,
    \WB_packed_reg[result][12] ,
    \ALU_packed_reg[RS1][13] ,
    \WB_packed_reg[result][13] ,
    \ALU_packed_reg[RS1][14] ,
    \WB_packed_reg[result][14] ,
    \ALU_packed_reg[RS1][15] ,
    \WB_packed_reg[result][15] ,
    \ALU_packed_reg[RS1][31] ,
    \ALU_packed_reg[RS1][30] ,
    \ALU_packed_reg[RS1][29] ,
    \ALU_packed_reg[RS1][28] ,
    \ALU_packed_reg[RS1][27] ,
    \ALU_packed_reg[RS1][26] ,
    \ALU_packed_reg[RS1][25] ,
    \ALU_packed_reg[RS1][24] ,
    \ALU_packed_reg[RS1][23] ,
    \ALU_packed_reg[RS1][22] ,
    \ALU_packed_reg[RS1][21] ,
    \ALU_packed_reg[RS1][20] ,
    \ALU_packed_reg[RS1][19] ,
    \ALU_packed_reg[RS1][18] ,
    \ALU_packed_reg[RS1][17] ,
    \ALU_packed_reg[RS1][16] ,
    \ALU_packed_reg[RS1][7] ,
    \ALU_packed_reg[RS1][6] ,
    \ALU_packed_reg[RS1][5] ,
    \ALU_packed_reg[RS1][4] ,
    \ALU_packed_reg[RS1][3] ,
    \ALU_packed_reg[RS1][2] ,
    \ALU_packed_reg[RS1][1] ,
    \ALU_packed_reg[RS1][0] ,
    \WB_packed_reg[result][0] ,
    \WB_packed_reg[result][1] ,
    \WB_packed_reg[result][2] ,
    \WB_packed_reg[result][3] ,
    \WB_packed_reg[result][4] ,
    \WB_packed_reg[result][5] ,
    \WB_packed_reg[result][6] ,
    \WB_packed_reg[result][7] ,
    \WB_packed_reg[result][16] ,
    \WB_packed_reg[result][17] ,
    \WB_packed_reg[result][18] ,
    \WB_packed_reg[result][19] ,
    \WB_packed_reg[result][20] ,
    \WB_packed_reg[result][21] ,
    \WB_packed_reg[result][22] ,
    \WB_packed_reg[result][23] ,
    \WB_packed_reg[result][24] ,
    \WB_packed_reg[result][25] ,
    \WB_packed_reg[result][26] ,
    \WB_packed_reg[result][27] ,
    \WB_packed_reg[result][28] ,
    \WB_packed_reg[result][29] ,
    \WB_packed_reg[result][30] ,
    \WB_packed_reg[result][31] ,
    Q,
    \PC_count[0]_i_7 ,
    mem_DM_Data,
    \PC_count[31]_i_6 ,
    \PC_count[31]_i_6_0 ,
    \PC_count[1]_i_9 ,
    \PC_count[2]_i_9 ,
    \DM_packed[result][3]_i_6 ,
    \PC_count[4]_i_11 ,
    \PC_count[5]_i_11 ,
    \DM_packed[result][6]_i_7 ,
    \DM_packed[result][7]_i_7 ,
    control_flag_i_66,
    control_flag_i_66_0,
    control_flag_i_66_1,
    control_flag_i_66_2,
    control_flag_i_66_3,
    control_flag_i_66_4,
    control_flag_i_79,
    control_flag_i_79_0,
    control_flag_i_79_1,
    control_flag_i_65,
    control_flag_i_65_0,
    control_flag_i_65_1,
    control_flag_i_53,
    control_flag_i_53_0,
    control_flag_i_53_1,
    control_flag_i_64,
    control_flag_i_64_0,
    control_flag_i_64_1,
    control_flag_i_63,
    control_flag_i_63_0,
    control_flag_i_63_1,
    control_flag_i_63_2,
    control_flag_i_63_3,
    control_flag_i_63_4,
    \DM_packed[result][16]_i_8 ,
    \DM_packed[result][17]_i_10 ,
    \DM_packed[result][18]_i_10 ,
    \DM_packed[result][19]_i_11 ,
    \DM_packed[result][20]_i_11 ,
    \DM_packed[result][21]_i_10 ,
    \DM_packed[result][22]_i_11 ,
    \DM_packed[result][23]_i_12 ,
    \DM_packed[result][24]_i_6 ,
    \PC_count[25]_i_10 ,
    \DM_packed[result][26]_i_6 ,
    \DM_packed[result][27]_i_6 ,
    \PC_count[28]_i_6 ,
    \PC_count[29]_i_14 ,
    \PC_count[30]_i_7 ,
    \PC_count[31]_i_6_1 ,
    \DM_packed[result][23]_i_50 ,
    \DM_packed[result][23]_i_42 ,
    \DM_packed[result][23]_i_46 ,
    \DM_packed[result][23]_i_38 ,
    \DM_packed[result][23]_i_48 ,
    \DM_packed[result][23]_i_40 ,
    \DM_packed[result][23]_i_44 ,
    \DM_packed[result][23]_i_36 ,
    \DM_packed[result][23]_i_38_0 ,
    \DM_packed[result][23]_i_46_0 ,
    \DM_packed[result][23]_i_42_0 ,
    \DM_packed[result][23]_i_50_0 );
  output [31:0]ALU_fwA;
  output \ALU_packed_reg[RS1][8] ;
  output \FWA_reg[0] ;
  output \WB_packed_reg[result][8] ;
  output \ALU_packed_reg[RS1][9] ;
  output \WB_packed_reg[result][9] ;
  output \ALU_packed_reg[RS1][10] ;
  output \WB_packed_reg[result][10] ;
  output \ALU_packed_reg[RS1][11] ;
  output \WB_packed_reg[result][11] ;
  output \ALU_packed_reg[RS1][12] ;
  output \WB_packed_reg[result][12] ;
  output \ALU_packed_reg[RS1][13] ;
  output \WB_packed_reg[result][13] ;
  output \ALU_packed_reg[RS1][14] ;
  output \WB_packed_reg[result][14] ;
  output \ALU_packed_reg[RS1][15] ;
  output \WB_packed_reg[result][15] ;
  output \ALU_packed_reg[RS1][31] ;
  output \ALU_packed_reg[RS1][30] ;
  output \ALU_packed_reg[RS1][29] ;
  output \ALU_packed_reg[RS1][28] ;
  output \ALU_packed_reg[RS1][27] ;
  output \ALU_packed_reg[RS1][26] ;
  output \ALU_packed_reg[RS1][25] ;
  output \ALU_packed_reg[RS1][24] ;
  output \ALU_packed_reg[RS1][23] ;
  output \ALU_packed_reg[RS1][22] ;
  output \ALU_packed_reg[RS1][21] ;
  output \ALU_packed_reg[RS1][20] ;
  output \ALU_packed_reg[RS1][19] ;
  output \ALU_packed_reg[RS1][18] ;
  output \ALU_packed_reg[RS1][17] ;
  output \ALU_packed_reg[RS1][16] ;
  output \ALU_packed_reg[RS1][7] ;
  output \ALU_packed_reg[RS1][6] ;
  output \ALU_packed_reg[RS1][5] ;
  output \ALU_packed_reg[RS1][4] ;
  output \ALU_packed_reg[RS1][3] ;
  output \ALU_packed_reg[RS1][2] ;
  output \ALU_packed_reg[RS1][1] ;
  output \ALU_packed_reg[RS1][0] ;
  output \WB_packed_reg[result][0] ;
  output \WB_packed_reg[result][1] ;
  output \WB_packed_reg[result][2] ;
  output \WB_packed_reg[result][3] ;
  output \WB_packed_reg[result][4] ;
  output \WB_packed_reg[result][5] ;
  output \WB_packed_reg[result][6] ;
  output \WB_packed_reg[result][7] ;
  output \WB_packed_reg[result][16] ;
  output \WB_packed_reg[result][17] ;
  output \WB_packed_reg[result][18] ;
  output \WB_packed_reg[result][19] ;
  output \WB_packed_reg[result][20] ;
  output \WB_packed_reg[result][21] ;
  output \WB_packed_reg[result][22] ;
  output \WB_packed_reg[result][23] ;
  output \WB_packed_reg[result][24] ;
  output \WB_packed_reg[result][25] ;
  output \WB_packed_reg[result][26] ;
  output \WB_packed_reg[result][27] ;
  output \WB_packed_reg[result][28] ;
  output \WB_packed_reg[result][29] ;
  output \WB_packed_reg[result][30] ;
  output \WB_packed_reg[result][31] ;
  input [31:0]Q;
  input \PC_count[0]_i_7 ;
  input [23:0]mem_DM_Data;
  input [1:0]\PC_count[31]_i_6 ;
  input [27:0]\PC_count[31]_i_6_0 ;
  input \PC_count[1]_i_9 ;
  input \PC_count[2]_i_9 ;
  input \DM_packed[result][3]_i_6 ;
  input \PC_count[4]_i_11 ;
  input \PC_count[5]_i_11 ;
  input \DM_packed[result][6]_i_7 ;
  input \DM_packed[result][7]_i_7 ;
  input control_flag_i_66;
  input control_flag_i_66_0;
  input control_flag_i_66_1;
  input control_flag_i_66_2;
  input control_flag_i_66_3;
  input control_flag_i_66_4;
  input control_flag_i_79;
  input control_flag_i_79_0;
  input control_flag_i_79_1;
  input control_flag_i_65;
  input control_flag_i_65_0;
  input control_flag_i_65_1;
  input control_flag_i_53;
  input control_flag_i_53_0;
  input control_flag_i_53_1;
  input control_flag_i_64;
  input control_flag_i_64_0;
  input control_flag_i_64_1;
  input control_flag_i_63;
  input control_flag_i_63_0;
  input control_flag_i_63_1;
  input control_flag_i_63_2;
  input control_flag_i_63_3;
  input control_flag_i_63_4;
  input \DM_packed[result][16]_i_8 ;
  input \DM_packed[result][17]_i_10 ;
  input \DM_packed[result][18]_i_10 ;
  input \DM_packed[result][19]_i_11 ;
  input \DM_packed[result][20]_i_11 ;
  input \DM_packed[result][21]_i_10 ;
  input \DM_packed[result][22]_i_11 ;
  input \DM_packed[result][23]_i_12 ;
  input \DM_packed[result][24]_i_6 ;
  input \PC_count[25]_i_10 ;
  input \DM_packed[result][26]_i_6 ;
  input \DM_packed[result][27]_i_6 ;
  input \PC_count[28]_i_6 ;
  input \PC_count[29]_i_14 ;
  input \PC_count[30]_i_7 ;
  input \PC_count[31]_i_6_1 ;
  input \DM_packed[result][23]_i_50 ;
  input \DM_packed[result][23]_i_42 ;
  input \DM_packed[result][23]_i_46 ;
  input \DM_packed[result][23]_i_38 ;
  input \DM_packed[result][23]_i_48 ;
  input \DM_packed[result][23]_i_40 ;
  input \DM_packed[result][23]_i_44 ;
  input \DM_packed[result][23]_i_36 ;
  input \DM_packed[result][23]_i_38_0 ;
  input \DM_packed[result][23]_i_46_0 ;
  input \DM_packed[result][23]_i_42_0 ;
  input \DM_packed[result][23]_i_50_0 ;

  wire [31:0]ALU_fwA;
  wire \ALU_packed_reg[RS1][0] ;
  wire \ALU_packed_reg[RS1][10] ;
  wire \ALU_packed_reg[RS1][11] ;
  wire \ALU_packed_reg[RS1][12] ;
  wire \ALU_packed_reg[RS1][13] ;
  wire \ALU_packed_reg[RS1][14] ;
  wire \ALU_packed_reg[RS1][15] ;
  wire \ALU_packed_reg[RS1][16] ;
  wire \ALU_packed_reg[RS1][17] ;
  wire \ALU_packed_reg[RS1][18] ;
  wire \ALU_packed_reg[RS1][19] ;
  wire \ALU_packed_reg[RS1][1] ;
  wire \ALU_packed_reg[RS1][20] ;
  wire \ALU_packed_reg[RS1][21] ;
  wire \ALU_packed_reg[RS1][22] ;
  wire \ALU_packed_reg[RS1][23] ;
  wire \ALU_packed_reg[RS1][24] ;
  wire \ALU_packed_reg[RS1][25] ;
  wire \ALU_packed_reg[RS1][26] ;
  wire \ALU_packed_reg[RS1][27] ;
  wire \ALU_packed_reg[RS1][28] ;
  wire \ALU_packed_reg[RS1][29] ;
  wire \ALU_packed_reg[RS1][2] ;
  wire \ALU_packed_reg[RS1][30] ;
  wire \ALU_packed_reg[RS1][31] ;
  wire \ALU_packed_reg[RS1][3] ;
  wire \ALU_packed_reg[RS1][4] ;
  wire \ALU_packed_reg[RS1][5] ;
  wire \ALU_packed_reg[RS1][6] ;
  wire \ALU_packed_reg[RS1][7] ;
  wire \ALU_packed_reg[RS1][8] ;
  wire \ALU_packed_reg[RS1][9] ;
  wire \DM_packed[result][16]_i_8 ;
  wire \DM_packed[result][17]_i_10 ;
  wire \DM_packed[result][18]_i_10 ;
  wire \DM_packed[result][19]_i_11 ;
  wire \DM_packed[result][20]_i_11 ;
  wire \DM_packed[result][21]_i_10 ;
  wire \DM_packed[result][22]_i_11 ;
  wire \DM_packed[result][23]_i_12 ;
  wire \DM_packed[result][23]_i_36 ;
  wire \DM_packed[result][23]_i_38 ;
  wire \DM_packed[result][23]_i_38_0 ;
  wire \DM_packed[result][23]_i_40 ;
  wire \DM_packed[result][23]_i_42 ;
  wire \DM_packed[result][23]_i_42_0 ;
  wire \DM_packed[result][23]_i_44 ;
  wire \DM_packed[result][23]_i_46 ;
  wire \DM_packed[result][23]_i_46_0 ;
  wire \DM_packed[result][23]_i_48 ;
  wire \DM_packed[result][23]_i_50 ;
  wire \DM_packed[result][23]_i_50_0 ;
  wire \DM_packed[result][24]_i_6 ;
  wire \DM_packed[result][26]_i_6 ;
  wire \DM_packed[result][27]_i_6 ;
  wire \DM_packed[result][3]_i_6 ;
  wire \DM_packed[result][6]_i_7 ;
  wire \DM_packed[result][7]_i_7 ;
  wire \FWA_reg[0] ;
  wire \PC_count[0]_i_7 ;
  wire \PC_count[1]_i_9 ;
  wire \PC_count[25]_i_10 ;
  wire \PC_count[28]_i_6 ;
  wire \PC_count[29]_i_14 ;
  wire \PC_count[2]_i_9 ;
  wire \PC_count[30]_i_7 ;
  wire [1:0]\PC_count[31]_i_6 ;
  wire [27:0]\PC_count[31]_i_6_0 ;
  wire \PC_count[31]_i_6_1 ;
  wire \PC_count[4]_i_11 ;
  wire \PC_count[5]_i_11 ;
  wire [31:0]Q;
  wire \WB_packed_reg[result][0] ;
  wire \WB_packed_reg[result][10] ;
  wire \WB_packed_reg[result][11] ;
  wire \WB_packed_reg[result][12] ;
  wire \WB_packed_reg[result][13] ;
  wire \WB_packed_reg[result][14] ;
  wire \WB_packed_reg[result][15] ;
  wire \WB_packed_reg[result][16] ;
  wire \WB_packed_reg[result][17] ;
  wire \WB_packed_reg[result][18] ;
  wire \WB_packed_reg[result][19] ;
  wire \WB_packed_reg[result][1] ;
  wire \WB_packed_reg[result][20] ;
  wire \WB_packed_reg[result][21] ;
  wire \WB_packed_reg[result][22] ;
  wire \WB_packed_reg[result][23] ;
  wire \WB_packed_reg[result][24] ;
  wire \WB_packed_reg[result][25] ;
  wire \WB_packed_reg[result][26] ;
  wire \WB_packed_reg[result][27] ;
  wire \WB_packed_reg[result][28] ;
  wire \WB_packed_reg[result][29] ;
  wire \WB_packed_reg[result][2] ;
  wire \WB_packed_reg[result][30] ;
  wire \WB_packed_reg[result][31] ;
  wire \WB_packed_reg[result][3] ;
  wire \WB_packed_reg[result][4] ;
  wire \WB_packed_reg[result][5] ;
  wire \WB_packed_reg[result][6] ;
  wire \WB_packed_reg[result][7] ;
  wire \WB_packed_reg[result][8] ;
  wire \WB_packed_reg[result][9] ;
  wire control_flag_i_53;
  wire control_flag_i_53_0;
  wire control_flag_i_53_1;
  wire control_flag_i_63;
  wire control_flag_i_63_0;
  wire control_flag_i_63_1;
  wire control_flag_i_63_2;
  wire control_flag_i_63_3;
  wire control_flag_i_63_4;
  wire control_flag_i_64;
  wire control_flag_i_64_0;
  wire control_flag_i_64_1;
  wire control_flag_i_65;
  wire control_flag_i_65_0;
  wire control_flag_i_65_1;
  wire control_flag_i_66;
  wire control_flag_i_66_0;
  wire control_flag_i_66_1;
  wire control_flag_i_66_2;
  wire control_flag_i_66_3;
  wire control_flag_i_66_4;
  wire control_flag_i_79;
  wire control_flag_i_79_0;
  wire control_flag_i_79_1;
  wire [23:0]mem_DM_Data;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \DM_packed[result][15]_i_11 
       (.I0(\ALU_packed_reg[RS1][15] ),
        .I1(control_flag_i_63_2),
        .I2(control_flag_i_63_3),
        .I3(control_flag_i_63_4),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][15] ),
        .O(ALU_fwA[15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][15]_i_12 
       (.I0(\DM_packed[result][23]_i_50 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[15]),
        .O(\ALU_packed_reg[RS1][15] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][15]_i_16 
       (.I0(\DM_packed[result][23]_i_50_0 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][15] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][16]_i_11 
       (.I0(\DM_packed[result][16]_i_8 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[16]),
        .O(\ALU_packed_reg[RS1][16] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][16]_i_12 
       (.I0(\PC_count[31]_i_6_0 [12]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][16] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][17]_i_15 
       (.I0(\DM_packed[result][17]_i_10 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[17]),
        .O(\ALU_packed_reg[RS1][17] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][17]_i_16 
       (.I0(\PC_count[31]_i_6_0 [13]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][17] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][18]_i_13 
       (.I0(\DM_packed[result][18]_i_10 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[18]),
        .O(\ALU_packed_reg[RS1][18] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][18]_i_14 
       (.I0(\PC_count[31]_i_6_0 [14]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][18] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][19]_i_22 
       (.I0(\DM_packed[result][19]_i_11 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[19]),
        .O(\ALU_packed_reg[RS1][19] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][19]_i_23 
       (.I0(\PC_count[31]_i_6_0 [15]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][19] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][20]_i_16 
       (.I0(\DM_packed[result][20]_i_11 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[20]),
        .O(\ALU_packed_reg[RS1][20] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][20]_i_17 
       (.I0(\PC_count[31]_i_6_0 [16]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][20] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][21]_i_15 
       (.I0(\DM_packed[result][21]_i_10 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[21]),
        .O(\ALU_packed_reg[RS1][21] ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][21]_i_16 
       (.I0(\PC_count[31]_i_6_0 [17]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][21] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][22]_i_16 
       (.I0(\DM_packed[result][22]_i_11 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[22]),
        .O(\ALU_packed_reg[RS1][22] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][22]_i_17 
       (.I0(\PC_count[31]_i_6_0 [18]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][22] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][23]_i_29 
       (.I0(\DM_packed[result][23]_i_12 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[23]),
        .O(\ALU_packed_reg[RS1][23] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][23]_i_31 
       (.I0(\PC_count[31]_i_6_0 [19]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][23] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][24]_i_10 
       (.I0(\DM_packed[result][24]_i_6 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[24]),
        .O(\ALU_packed_reg[RS1][24] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][24]_i_11 
       (.I0(\PC_count[31]_i_6_0 [20]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][24] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][26]_i_10 
       (.I0(\PC_count[31]_i_6_0 [22]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][26] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][26]_i_9 
       (.I0(\DM_packed[result][26]_i_6 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[26]),
        .O(\ALU_packed_reg[RS1][26] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][27]_i_13 
       (.I0(\DM_packed[result][27]_i_6 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[27]),
        .O(\ALU_packed_reg[RS1][27] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][27]_i_14 
       (.I0(\PC_count[31]_i_6_0 [23]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][27] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][3]_i_12 
       (.I0(\DM_packed[result][3]_i_6 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[3]),
        .O(\ALU_packed_reg[RS1][3] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][3]_i_13 
       (.I0(\PC_count[31]_i_6_0 [3]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][6]_i_8 
       (.I0(\DM_packed[result][6]_i_7 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[6]),
        .O(\ALU_packed_reg[RS1][6] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][6]_i_9 
       (.I0(\PC_count[31]_i_6_0 [6]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][6] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][7]_i_13 
       (.I0(\DM_packed[result][7]_i_7 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[7]),
        .O(\ALU_packed_reg[RS1][7] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][7]_i_14 
       (.I0(\PC_count[31]_i_6_0 [7]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][7] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[0]_i_12 
       (.I0(\PC_count[0]_i_7 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[0]),
        .O(\ALU_packed_reg[RS1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[0]_i_13 
       (.I0(\PC_count[31]_i_6_0 [0]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[10]_i_18 
       (.I0(\ALU_packed_reg[RS1][10] ),
        .I1(control_flag_i_79),
        .I2(control_flag_i_79_0),
        .I3(control_flag_i_79_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][10] ),
        .O(ALU_fwA[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[10]_i_22 
       (.I0(\DM_packed[result][23]_i_40 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[10]),
        .O(\ALU_packed_reg[RS1][10] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[10]_i_26 
       (.I0(\PC_count[31]_i_6_0 [10]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[11]_i_16 
       (.I0(\ALU_packed_reg[RS1][11] ),
        .I1(control_flag_i_65),
        .I2(control_flag_i_65_0),
        .I3(control_flag_i_65_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][11] ),
        .O(ALU_fwA[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[11]_i_26 
       (.I0(\DM_packed[result][23]_i_48 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[11]),
        .O(\ALU_packed_reg[RS1][11] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[11]_i_30 
       (.I0(\PC_count[31]_i_6_0 [11]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[12]_i_18 
       (.I0(\ALU_packed_reg[RS1][12] ),
        .I1(control_flag_i_53),
        .I2(control_flag_i_53_0),
        .I3(control_flag_i_53_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][12] ),
        .O(ALU_fwA[12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[12]_i_20 
       (.I0(\DM_packed[result][23]_i_38 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[12]),
        .O(\ALU_packed_reg[RS1][12] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[12]_i_24 
       (.I0(\DM_packed[result][23]_i_38_0 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[13]_i_15 
       (.I0(\ALU_packed_reg[RS1][13] ),
        .I1(control_flag_i_64),
        .I2(control_flag_i_64_0),
        .I3(control_flag_i_64_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][13] ),
        .O(ALU_fwA[13]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[13]_i_17 
       (.I0(\DM_packed[result][23]_i_46 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[13]),
        .O(\ALU_packed_reg[RS1][13] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[13]_i_21 
       (.I0(\DM_packed[result][23]_i_46_0 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[14]_i_20 
       (.I0(\ALU_packed_reg[RS1][14] ),
        .I1(control_flag_i_63),
        .I2(control_flag_i_63_0),
        .I3(control_flag_i_63_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][14] ),
        .O(ALU_fwA[14]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[14]_i_22 
       (.I0(\DM_packed[result][23]_i_42 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[14]),
        .O(\ALU_packed_reg[RS1][14] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[14]_i_26 
       (.I0(\DM_packed[result][23]_i_42_0 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][14] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[1]_i_13 
       (.I0(\PC_count[1]_i_9 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[1]),
        .O(\ALU_packed_reg[RS1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[1]_i_14 
       (.I0(\PC_count[31]_i_6_0 [1]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][1] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[25]_i_14 
       (.I0(\PC_count[25]_i_10 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[25]),
        .O(\ALU_packed_reg[RS1][25] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[25]_i_15 
       (.I0(\PC_count[31]_i_6_0 [21]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][25] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[28]_i_12 
       (.I0(\PC_count[28]_i_6 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[28]),
        .O(\ALU_packed_reg[RS1][28] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[28]_i_13 
       (.I0(\PC_count[31]_i_6_0 [24]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][28] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[29]_i_18 
       (.I0(\PC_count[29]_i_14 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[29]),
        .O(\ALU_packed_reg[RS1][29] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[29]_i_19 
       (.I0(\PC_count[31]_i_6_0 [25]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][29] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[2]_i_16 
       (.I0(\PC_count[2]_i_9 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[2]),
        .O(\ALU_packed_reg[RS1][2] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[2]_i_17 
       (.I0(\PC_count[31]_i_6_0 [2]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][2] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[30]_i_14 
       (.I0(\PC_count[30]_i_7 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[30]),
        .O(\ALU_packed_reg[RS1][30] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[30]_i_15 
       (.I0(\PC_count[31]_i_6_0 [26]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][30] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[31]_i_15 
       (.I0(\PC_count[31]_i_6_1 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[31]),
        .O(\ALU_packed_reg[RS1][31] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[31]_i_17 
       (.I0(\PC_count[31]_i_6 [0]),
        .I1(\PC_count[31]_i_6 [1]),
        .O(\FWA_reg[0] ));
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[31]_i_18 
       (.I0(\PC_count[31]_i_6_0 [27]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][31] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[4]_i_15 
       (.I0(\PC_count[4]_i_11 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[4]),
        .O(\ALU_packed_reg[RS1][4] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[4]_i_16 
       (.I0(\PC_count[31]_i_6_0 [4]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][4] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[5]_i_15 
       (.I0(\PC_count[5]_i_11 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[5]),
        .O(\ALU_packed_reg[RS1][5] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[5]_i_16 
       (.I0(\PC_count[31]_i_6_0 [5]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[8]_i_14 
       (.I0(\ALU_packed_reg[RS1][8] ),
        .I1(control_flag_i_66),
        .I2(control_flag_i_66_0),
        .I3(control_flag_i_66_1),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][8] ),
        .O(ALU_fwA[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[8]_i_18 
       (.I0(\DM_packed[result][23]_i_36 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[8]),
        .O(\ALU_packed_reg[RS1][8] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[8]_i_22 
       (.I0(\PC_count[31]_i_6_0 [8]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \PC_count[9]_i_15 
       (.I0(\ALU_packed_reg[RS1][9] ),
        .I1(control_flag_i_66_2),
        .I2(control_flag_i_66_3),
        .I3(control_flag_i_66_4),
        .I4(\FWA_reg[0] ),
        .I5(\WB_packed_reg[result][9] ),
        .O(ALU_fwA[9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[9]_i_17 
       (.I0(\DM_packed[result][23]_i_44 ),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .I3(Q[9]),
        .O(\ALU_packed_reg[RS1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[9]_i_21 
       (.I0(\PC_count[31]_i_6_0 [9]),
        .I1(\PC_count[31]_i_6 [0]),
        .I2(\PC_count[31]_i_6 [1]),
        .O(\WB_packed_reg[result][9] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_104
       (.I0(Q[7]),
        .I1(\DM_packed[result][7]_i_7 ),
        .I2(mem_DM_Data[7]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [7]),
        .O(ALU_fwA[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_105
       (.I0(Q[6]),
        .I1(\DM_packed[result][6]_i_7 ),
        .I2(mem_DM_Data[6]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [6]),
        .O(ALU_fwA[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_106
       (.I0(Q[5]),
        .I1(\PC_count[5]_i_11 ),
        .I2(mem_DM_Data[5]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [5]),
        .O(ALU_fwA[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_107
       (.I0(Q[4]),
        .I1(\PC_count[4]_i_11 ),
        .I2(mem_DM_Data[4]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [4]),
        .O(ALU_fwA[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_108
       (.I0(Q[3]),
        .I1(\DM_packed[result][3]_i_6 ),
        .I2(mem_DM_Data[3]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [3]),
        .O(ALU_fwA[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_109
       (.I0(Q[2]),
        .I1(\PC_count[2]_i_9 ),
        .I2(mem_DM_Data[2]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [2]),
        .O(ALU_fwA[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_110
       (.I0(Q[1]),
        .I1(\PC_count[1]_i_9 ),
        .I2(mem_DM_Data[1]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [1]),
        .O(ALU_fwA[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_111
       (.I0(Q[0]),
        .I1(\PC_count[0]_i_7 ),
        .I2(mem_DM_Data[0]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [0]),
        .O(ALU_fwA[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_41
       (.I0(Q[31]),
        .I1(\PC_count[31]_i_6_1 ),
        .I2(mem_DM_Data[23]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [27]),
        .O(ALU_fwA[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_42
       (.I0(Q[30]),
        .I1(\PC_count[30]_i_7 ),
        .I2(mem_DM_Data[22]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [26]),
        .O(ALU_fwA[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_43
       (.I0(Q[29]),
        .I1(\PC_count[29]_i_14 ),
        .I2(mem_DM_Data[21]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [25]),
        .O(ALU_fwA[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_44
       (.I0(Q[28]),
        .I1(\PC_count[28]_i_6 ),
        .I2(mem_DM_Data[20]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [24]),
        .O(ALU_fwA[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_45
       (.I0(Q[27]),
        .I1(\DM_packed[result][27]_i_6 ),
        .I2(mem_DM_Data[19]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [23]),
        .O(ALU_fwA[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_46
       (.I0(Q[26]),
        .I1(\DM_packed[result][26]_i_6 ),
        .I2(mem_DM_Data[18]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [22]),
        .O(ALU_fwA[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_47
       (.I0(Q[25]),
        .I1(\PC_count[25]_i_10 ),
        .I2(mem_DM_Data[17]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [21]),
        .O(ALU_fwA[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_48
       (.I0(Q[24]),
        .I1(\DM_packed[result][24]_i_6 ),
        .I2(mem_DM_Data[16]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [20]),
        .O(ALU_fwA[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_71
       (.I0(Q[23]),
        .I1(\DM_packed[result][23]_i_12 ),
        .I2(mem_DM_Data[15]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [19]),
        .O(ALU_fwA[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_72
       (.I0(Q[22]),
        .I1(\DM_packed[result][22]_i_11 ),
        .I2(mem_DM_Data[14]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [18]),
        .O(ALU_fwA[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_73
       (.I0(Q[21]),
        .I1(\DM_packed[result][21]_i_10 ),
        .I2(mem_DM_Data[13]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [17]),
        .O(ALU_fwA[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_74
       (.I0(Q[20]),
        .I1(\DM_packed[result][20]_i_11 ),
        .I2(mem_DM_Data[12]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [16]),
        .O(ALU_fwA[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_75
       (.I0(Q[19]),
        .I1(\DM_packed[result][19]_i_11 ),
        .I2(mem_DM_Data[11]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [15]),
        .O(ALU_fwA[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_76
       (.I0(Q[18]),
        .I1(\DM_packed[result][18]_i_10 ),
        .I2(mem_DM_Data[10]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [14]),
        .O(ALU_fwA[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_77
       (.I0(Q[17]),
        .I1(\DM_packed[result][17]_i_10 ),
        .I2(mem_DM_Data[9]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [13]),
        .O(ALU_fwA[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    control_flag_i_78
       (.I0(Q[16]),
        .I1(\DM_packed[result][16]_i_8 ),
        .I2(mem_DM_Data[8]),
        .I3(\PC_count[31]_i_6 [1]),
        .I4(\PC_count[31]_i_6 [0]),
        .I5(\PC_count[31]_i_6_0 [12]),
        .O(ALU_fwA[16]));
endmodule

(* ORIG_REF_NAME = "Mux_2x4" *) 
module Mux_2x4_2
   (D,
    \ioBuffer_reg[2] ,
    \ioBuffer_reg[3] ,
    \ioBuffer_reg[4] ,
    \ALU_packed_reg[RS2][4] ,
    \ALU_packed_reg[RS2][3] ,
    \ALU_packed_reg[RS2][2] ,
    Q,
    \DM_packed_reg[RS2][0] ,
    mem_DM_Data,
    \DM_packed_reg[RS2][0]_0 ,
    \DM_packed_reg[RS2][31] ,
    \DM_packed_reg[RS2][1] ,
    \DM_packed_reg[RS2][2] ,
    \PC_count[4]_i_12 ,
    MEM_DOUT21,
    \PC_count[2]_i_8 ,
    \PC_count[2]_i_8_0 ,
    \DM_packed_reg[RS2][3] ,
    \DM_packed[result][3]_i_7 ,
    \DM_packed[result][3]_i_7_0 ,
    \DM_packed_reg[RS2][4] ,
    \PC_count[4]_i_12_0 ,
    \PC_count[4]_i_12_1 ,
    \DM_packed_reg[RS2][5] ,
    \DM_packed_reg[RS2][6] ,
    \DM_packed_reg[RS2][7] ,
    \DM_packed_reg[RS2][8] ,
    \DM_packed_reg[RS2][9] ,
    \DM_packed_reg[RS2][10] ,
    \DM_packed_reg[RS2][11] ,
    \DM_packed_reg[RS2][12] ,
    \DM_packed_reg[RS2][12]_0 ,
    \DM_packed_reg[RS2][13] ,
    \DM_packed_reg[RS2][13]_0 ,
    \DM_packed_reg[RS2][14] ,
    \DM_packed_reg[RS2][14]_0 ,
    \DM_packed_reg[RS2][15] ,
    \DM_packed_reg[RS2][15]_0 ,
    \DM_packed_reg[RS2][16] ,
    \DM_packed_reg[RS2][17] ,
    \DM_packed_reg[RS2][18] ,
    \DM_packed_reg[RS2][19] ,
    \DM_packed_reg[RS2][20] ,
    \DM_packed_reg[RS2][21] ,
    \DM_packed_reg[RS2][22] ,
    \DM_packed_reg[RS2][23] ,
    \DM_packed_reg[RS2][23]_0 ,
    \DM_packed_reg[RS2][23]_1 ,
    \DM_packed_reg[RS2][23]_2 ,
    \DM_packed_reg[RS2][23]_3 ,
    \DM_packed_reg[RS2][24] ,
    \DM_packed_reg[RS2][25] ,
    \DM_packed_reg[RS2][26] ,
    \DM_packed_reg[RS2][27] ,
    \DM_packed_reg[RS2][28] ,
    \DM_packed_reg[RS2][29] ,
    \DM_packed_reg[RS2][30] ,
    \DM_packed_reg[RS2][31]_0 ,
    \DM_packed_reg[RS2][31]_1 );
  output [31:0]D;
  output \ioBuffer_reg[2] ;
  output \ioBuffer_reg[3] ;
  output \ioBuffer_reg[4] ;
  output \ALU_packed_reg[RS2][4] ;
  output \ALU_packed_reg[RS2][3] ;
  output \ALU_packed_reg[RS2][2] ;
  input [31:0]Q;
  input \DM_packed_reg[RS2][0] ;
  input [29:0]mem_DM_Data;
  input [1:0]\DM_packed_reg[RS2][0]_0 ;
  input [27:0]\DM_packed_reg[RS2][31] ;
  input \DM_packed_reg[RS2][1] ;
  input \DM_packed_reg[RS2][2] ;
  input [2:0]\PC_count[4]_i_12 ;
  input MEM_DOUT21;
  input \PC_count[2]_i_8 ;
  input \PC_count[2]_i_8_0 ;
  input \DM_packed_reg[RS2][3] ;
  input \DM_packed[result][3]_i_7 ;
  input \DM_packed[result][3]_i_7_0 ;
  input \DM_packed_reg[RS2][4] ;
  input \PC_count[4]_i_12_0 ;
  input \PC_count[4]_i_12_1 ;
  input \DM_packed_reg[RS2][5] ;
  input \DM_packed_reg[RS2][6] ;
  input \DM_packed_reg[RS2][7] ;
  input \DM_packed_reg[RS2][8] ;
  input \DM_packed_reg[RS2][9] ;
  input \DM_packed_reg[RS2][10] ;
  input \DM_packed_reg[RS2][11] ;
  input \DM_packed_reg[RS2][12] ;
  input \DM_packed_reg[RS2][12]_0 ;
  input \DM_packed_reg[RS2][13] ;
  input \DM_packed_reg[RS2][13]_0 ;
  input \DM_packed_reg[RS2][14] ;
  input \DM_packed_reg[RS2][14]_0 ;
  input \DM_packed_reg[RS2][15] ;
  input \DM_packed_reg[RS2][15]_0 ;
  input \DM_packed_reg[RS2][16] ;
  input \DM_packed_reg[RS2][17] ;
  input \DM_packed_reg[RS2][18] ;
  input \DM_packed_reg[RS2][19] ;
  input \DM_packed_reg[RS2][20] ;
  input \DM_packed_reg[RS2][21] ;
  input \DM_packed_reg[RS2][22] ;
  input \DM_packed_reg[RS2][23] ;
  input \DM_packed_reg[RS2][23]_0 ;
  input \DM_packed_reg[RS2][23]_1 ;
  input \DM_packed_reg[RS2][23]_2 ;
  input \DM_packed_reg[RS2][23]_3 ;
  input \DM_packed_reg[RS2][24] ;
  input \DM_packed_reg[RS2][25] ;
  input \DM_packed_reg[RS2][26] ;
  input \DM_packed_reg[RS2][27] ;
  input \DM_packed_reg[RS2][28] ;
  input \DM_packed_reg[RS2][29] ;
  input \DM_packed_reg[RS2][30] ;
  input \DM_packed_reg[RS2][31]_0 ;
  input \DM_packed_reg[RS2][31]_1 ;

  wire \ALU_packed_reg[RS2][2] ;
  wire \ALU_packed_reg[RS2][3] ;
  wire \ALU_packed_reg[RS2][4] ;
  wire [31:0]D;
  wire \DM_packed[RS2][23]_i_2_n_0 ;
  wire \DM_packed[RS2][31]_i_2_n_0 ;
  wire \DM_packed[RS2][31]_i_4_n_0 ;
  wire \DM_packed[result][3]_i_16_n_0 ;
  wire \DM_packed[result][3]_i_7 ;
  wire \DM_packed[result][3]_i_7_0 ;
  wire \DM_packed_reg[RS2][0] ;
  wire [1:0]\DM_packed_reg[RS2][0]_0 ;
  wire \DM_packed_reg[RS2][10] ;
  wire \DM_packed_reg[RS2][11] ;
  wire \DM_packed_reg[RS2][12] ;
  wire \DM_packed_reg[RS2][12]_0 ;
  wire \DM_packed_reg[RS2][13] ;
  wire \DM_packed_reg[RS2][13]_0 ;
  wire \DM_packed_reg[RS2][14] ;
  wire \DM_packed_reg[RS2][14]_0 ;
  wire \DM_packed_reg[RS2][15] ;
  wire \DM_packed_reg[RS2][15]_0 ;
  wire \DM_packed_reg[RS2][16] ;
  wire \DM_packed_reg[RS2][17] ;
  wire \DM_packed_reg[RS2][18] ;
  wire \DM_packed_reg[RS2][19] ;
  wire \DM_packed_reg[RS2][1] ;
  wire \DM_packed_reg[RS2][20] ;
  wire \DM_packed_reg[RS2][21] ;
  wire \DM_packed_reg[RS2][22] ;
  wire \DM_packed_reg[RS2][23] ;
  wire \DM_packed_reg[RS2][23]_0 ;
  wire \DM_packed_reg[RS2][23]_1 ;
  wire \DM_packed_reg[RS2][23]_2 ;
  wire \DM_packed_reg[RS2][23]_3 ;
  wire \DM_packed_reg[RS2][24] ;
  wire \DM_packed_reg[RS2][25] ;
  wire \DM_packed_reg[RS2][26] ;
  wire \DM_packed_reg[RS2][27] ;
  wire \DM_packed_reg[RS2][28] ;
  wire \DM_packed_reg[RS2][29] ;
  wire \DM_packed_reg[RS2][2] ;
  wire \DM_packed_reg[RS2][30] ;
  wire [27:0]\DM_packed_reg[RS2][31] ;
  wire \DM_packed_reg[RS2][31]_0 ;
  wire \DM_packed_reg[RS2][31]_1 ;
  wire \DM_packed_reg[RS2][3] ;
  wire \DM_packed_reg[RS2][4] ;
  wire \DM_packed_reg[RS2][5] ;
  wire \DM_packed_reg[RS2][6] ;
  wire \DM_packed_reg[RS2][7] ;
  wire \DM_packed_reg[RS2][8] ;
  wire \DM_packed_reg[RS2][9] ;
  wire MEM_DOUT21;
  wire \PC_count[2]_i_19_n_0 ;
  wire \PC_count[2]_i_8 ;
  wire \PC_count[2]_i_8_0 ;
  wire [2:0]\PC_count[4]_i_12 ;
  wire \PC_count[4]_i_12_0 ;
  wire \PC_count[4]_i_12_1 ;
  wire \PC_count[4]_i_20_n_0 ;
  wire [31:0]Q;
  wire \ioBuffer_reg[2] ;
  wire \ioBuffer_reg[3] ;
  wire \ioBuffer_reg[4] ;
  wire [29:0]mem_DM_Data;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][0]_i_1 
       (.I0(Q[0]),
        .I1(\DM_packed_reg[RS2][0] ),
        .I2(mem_DM_Data[0]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][10]_i_1 
       (.I0(Q[10]),
        .I1(\DM_packed_reg[RS2][10] ),
        .I2(mem_DM_Data[10]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][11]_i_1 
       (.I0(Q[11]),
        .I1(\DM_packed_reg[RS2][11] ),
        .I2(mem_DM_Data[11]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][12]_i_1 
       (.I0(Q[12]),
        .I1(\DM_packed_reg[RS2][12] ),
        .I2(mem_DM_Data[12]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][13]_i_1 
       (.I0(Q[13]),
        .I1(\DM_packed_reg[RS2][13] ),
        .I2(mem_DM_Data[13]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][14]_i_1 
       (.I0(Q[14]),
        .I1(\DM_packed_reg[RS2][14] ),
        .I2(mem_DM_Data[14]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][15]_i_1 
       (.I0(Q[15]),
        .I1(\DM_packed_reg[RS2][15] ),
        .I2(mem_DM_Data[15]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][16]_i_1 
       (.I0(Q[16]),
        .I1(\DM_packed_reg[RS2][16] ),
        .I2(mem_DM_Data[16]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [12]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][17]_i_1 
       (.I0(Q[17]),
        .I1(\DM_packed_reg[RS2][17] ),
        .I2(mem_DM_Data[17]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [13]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][18]_i_1 
       (.I0(Q[18]),
        .I1(\DM_packed_reg[RS2][18] ),
        .I2(mem_DM_Data[18]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [14]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][19]_i_1 
       (.I0(Q[19]),
        .I1(\DM_packed_reg[RS2][19] ),
        .I2(mem_DM_Data[19]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [15]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][1]_i_1 
       (.I0(Q[1]),
        .I1(\DM_packed_reg[RS2][1] ),
        .I2(mem_DM_Data[1]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][20]_i_1 
       (.I0(Q[20]),
        .I1(\DM_packed_reg[RS2][20] ),
        .I2(mem_DM_Data[20]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [16]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][21]_i_1 
       (.I0(Q[21]),
        .I1(\DM_packed_reg[RS2][21] ),
        .I2(mem_DM_Data[21]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [17]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][22]_i_1 
       (.I0(Q[22]),
        .I1(\DM_packed_reg[RS2][22] ),
        .I2(mem_DM_Data[22]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [18]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF0F0FFF0FAFAFCFC)) 
    \DM_packed[RS2][23]_i_1 
       (.I0(Q[23]),
        .I1(\DM_packed_reg[RS2][23] ),
        .I2(\DM_packed[RS2][23]_i_2_n_0 ),
        .I3(\DM_packed_reg[RS2][31] [19]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][0]_0 [1]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h5555540000000000)) 
    \DM_packed[RS2][23]_i_2 
       (.I0(MEM_DOUT21),
        .I1(\DM_packed_reg[RS2][23]_0 ),
        .I2(\DM_packed_reg[RS2][23]_1 ),
        .I3(\DM_packed_reg[RS2][23]_2 ),
        .I4(\DM_packed_reg[RS2][23]_3 ),
        .I5(\DM_packed[RS2][31]_i_4_n_0 ),
        .O(\DM_packed[RS2][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][24]_i_1 
       (.I0(Q[24]),
        .I1(\DM_packed_reg[RS2][24] ),
        .I2(mem_DM_Data[23]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [20]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][25]_i_1 
       (.I0(Q[25]),
        .I1(\DM_packed_reg[RS2][25] ),
        .I2(mem_DM_Data[24]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [21]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][26]_i_1 
       (.I0(Q[26]),
        .I1(\DM_packed_reg[RS2][26] ),
        .I2(mem_DM_Data[25]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [22]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][27]_i_1 
       (.I0(Q[27]),
        .I1(\DM_packed_reg[RS2][27] ),
        .I2(mem_DM_Data[26]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [23]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][28]_i_1 
       (.I0(Q[28]),
        .I1(\DM_packed_reg[RS2][28] ),
        .I2(mem_DM_Data[27]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [24]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][29]_i_1 
       (.I0(Q[29]),
        .I1(\DM_packed_reg[RS2][29] ),
        .I2(mem_DM_Data[28]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [25]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][2]_i_1 
       (.I0(Q[2]),
        .I1(\DM_packed_reg[RS2][2] ),
        .I2(mem_DM_Data[2]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][30]_i_1 
       (.I0(Q[30]),
        .I1(\DM_packed_reg[RS2][30] ),
        .I2(mem_DM_Data[29]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [26]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hF0F0FFF0FAFAFCFC)) 
    \DM_packed[RS2][31]_i_1 
       (.I0(Q[31]),
        .I1(\DM_packed_reg[RS2][31]_0 ),
        .I2(\DM_packed[RS2][31]_i_2_n_0 ),
        .I3(\DM_packed_reg[RS2][31] [27]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][0]_0 [1]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h5555540000000000)) 
    \DM_packed[RS2][31]_i_2 
       (.I0(MEM_DOUT21),
        .I1(\DM_packed_reg[RS2][31]_1 ),
        .I2(\DM_packed_reg[RS2][23]_1 ),
        .I3(\DM_packed_reg[RS2][23]_2 ),
        .I4(\DM_packed_reg[RS2][23]_3 ),
        .I5(\DM_packed[RS2][31]_i_4_n_0 ),
        .O(\DM_packed[RS2][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DM_packed[RS2][31]_i_4 
       (.I0(\DM_packed_reg[RS2][0]_0 [0]),
        .I1(\DM_packed_reg[RS2][0]_0 [1]),
        .O(\DM_packed[RS2][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][3]_i_1 
       (.I0(Q[3]),
        .I1(\DM_packed_reg[RS2][3] ),
        .I2(mem_DM_Data[3]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][4]_i_1 
       (.I0(Q[4]),
        .I1(\DM_packed_reg[RS2][4] ),
        .I2(mem_DM_Data[4]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][5]_i_1 
       (.I0(Q[5]),
        .I1(\DM_packed_reg[RS2][5] ),
        .I2(mem_DM_Data[5]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][6]_i_1 
       (.I0(Q[6]),
        .I1(\DM_packed_reg[RS2][6] ),
        .I2(mem_DM_Data[6]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][7]_i_1 
       (.I0(Q[7]),
        .I1(\DM_packed_reg[RS2][7] ),
        .I2(mem_DM_Data[7]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][8]_i_1 
       (.I0(Q[8]),
        .I1(\DM_packed_reg[RS2][8] ),
        .I2(mem_DM_Data[8]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \DM_packed[RS2][9]_i_1 
       (.I0(Q[9]),
        .I1(\DM_packed_reg[RS2][9] ),
        .I2(mem_DM_Data[9]),
        .I3(\DM_packed_reg[RS2][0]_0 [1]),
        .I4(\DM_packed_reg[RS2][0]_0 [0]),
        .I5(\DM_packed_reg[RS2][31] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \DM_packed[result][3]_i_14 
       (.I0(\DM_packed[result][3]_i_16_n_0 ),
        .I1(\DM_packed[RS2][31]_i_4_n_0 ),
        .I2(\PC_count[4]_i_12 [1]),
        .I3(MEM_DOUT21),
        .I4(\DM_packed[result][3]_i_7 ),
        .I5(\DM_packed[result][3]_i_7_0 ),
        .O(\ioBuffer_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \DM_packed[result][3]_i_15 
       (.I0(\DM_packed_reg[RS2][3] ),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .I3(Q[3]),
        .O(\ALU_packed_reg[RS2][3] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \DM_packed[result][3]_i_16 
       (.I0(\DM_packed_reg[RS2][31] [3]),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .O(\DM_packed[result][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[2]_i_14 
       (.I0(\PC_count[2]_i_19_n_0 ),
        .I1(\DM_packed[RS2][31]_i_4_n_0 ),
        .I2(\PC_count[4]_i_12 [0]),
        .I3(MEM_DOUT21),
        .I4(\PC_count[2]_i_8 ),
        .I5(\PC_count[2]_i_8_0 ),
        .O(\ioBuffer_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[2]_i_15 
       (.I0(\DM_packed_reg[RS2][2] ),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .I3(Q[2]),
        .O(\ALU_packed_reg[RS2][2] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[2]_i_19 
       (.I0(\DM_packed_reg[RS2][31] [2]),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .O(\PC_count[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[4]_i_17 
       (.I0(\PC_count[4]_i_20_n_0 ),
        .I1(\DM_packed[RS2][31]_i_4_n_0 ),
        .I2(\PC_count[4]_i_12 [2]),
        .I3(MEM_DOUT21),
        .I4(\PC_count[4]_i_12_0 ),
        .I5(\PC_count[4]_i_12_1 ),
        .O(\ioBuffer_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \PC_count[4]_i_18 
       (.I0(\DM_packed_reg[RS2][4] ),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .I3(Q[4]),
        .O(\ALU_packed_reg[RS2][4] ));
  LUT3 #(
    .INIT(8'h20)) 
    \PC_count[4]_i_20 
       (.I0(\DM_packed_reg[RS2][31] [4]),
        .I1(\DM_packed_reg[RS2][0]_0 [0]),
        .I2(\DM_packed_reg[RS2][0]_0 [1]),
        .O(\PC_count[4]_i_20_n_0 ));
endmodule

(* ORIG_REF_NAME = "Mux_2x4" *) 
module Mux_2x4_3
   (D,
    \PC_count_reg[31] ,
    \PC_count_reg[31]_0 ,
    \PC_count_reg[31]_1 ,
    \PC_count_reg[31]_2 ,
    \PC_count_reg[31]_3 ,
    \IF_packed[PC4] ,
    \PC_count_reg[27] ,
    \PC_count_reg[30] ,
    \PC_count_reg[30]_0 ,
    \PC_count_reg[30]_1 ,
    \PC_count_reg[29] ,
    \PC_count_reg[29]_0 ,
    \PC_count_reg[29]_1 ,
    \PC_count_reg[28] ,
    \PC_count_reg[28]_0 ,
    \PC_count_reg[28]_1 ,
    \PC_count_reg[27]_0 ,
    \PC_count_reg[27]_1 ,
    \PC_count_reg[26] ,
    \PC_count_reg[26]_0 ,
    \PC_count_reg[26]_1 ,
    \PC_count_reg[25] ,
    \PC_count_reg[25]_0 ,
    \PC_count_reg[25]_1 ,
    \PC_count_reg[24] ,
    \PC_count_reg[24]_0 ,
    \PC_count_reg[23] ,
    \PC_count_reg[15] ,
    \PC_count_reg[15]_0 ,
    \PC_count_reg[15]_1 ,
    \PC_count_reg[14] ,
    \PC_count_reg[14]_0 ,
    \PC_count_reg[14]_1 ,
    \PC_count_reg[13] ,
    \PC_count_reg[13]_0 ,
    \PC_count_reg[13]_1 ,
    \PC_count_reg[12] ,
    \PC_count_reg[12]_0 ,
    \PC_count_reg[12]_1 ,
    \PC_count_reg[11] ,
    \PC_count_reg[11]_0 ,
    \PC_count_reg[11]_1 ,
    \PC_count_reg[10] ,
    \PC_count_reg[10]_0 ,
    \PC_count_reg[10]_1 ,
    \PC_count_reg[9] ,
    \PC_count_reg[9]_0 ,
    \PC_count_reg[9]_1 ,
    \PC_count_reg[8] ,
    \PC_count_reg[8]_0 ,
    \PC_count_reg[8]_1 ,
    \PC_count_reg[7] ,
    \PC_count_reg[7]_0 ,
    \PC_count_reg[6] ,
    \PC_count_reg[6]_0 ,
    \PC_count_reg[5] ,
    \PC_count_reg[5]_0 ,
    \PC_count_reg[5]_1 ,
    \PC_count_reg[4] ,
    \PC_count_reg[4]_0 ,
    \PC_count_reg[4]_1 ,
    \PC_count_reg[3] ,
    \PC_count_reg[3]_0 ,
    \PC_count_reg[3]_1 ,
    \PC_count_reg[2] ,
    \PC_count_reg[2]_0 ,
    \PC_count_reg[2]_1 ,
    \PC_count_reg[1] ,
    \PC_count_reg[1]_0 ,
    \PC_count_reg[1]_1 ,
    \PC_count_reg[0] ,
    \PC_count_reg[0]_0 ,
    \PC_count_reg[0]_1 ,
    \PC_count_reg[0]_2 ,
    Q);
  output [31:0]D;
  input \PC_count_reg[31] ;
  input \PC_count_reg[31]_0 ;
  input \PC_count_reg[31]_1 ;
  input \PC_count_reg[31]_2 ;
  input \PC_count_reg[31]_3 ;
  input [30:0]\IF_packed[PC4] ;
  input \PC_count_reg[27] ;
  input \PC_count_reg[30] ;
  input \PC_count_reg[30]_0 ;
  input \PC_count_reg[30]_1 ;
  input \PC_count_reg[29] ;
  input \PC_count_reg[29]_0 ;
  input \PC_count_reg[29]_1 ;
  input \PC_count_reg[28] ;
  input \PC_count_reg[28]_0 ;
  input \PC_count_reg[28]_1 ;
  input \PC_count_reg[27]_0 ;
  input \PC_count_reg[27]_1 ;
  input \PC_count_reg[26] ;
  input \PC_count_reg[26]_0 ;
  input \PC_count_reg[26]_1 ;
  input \PC_count_reg[25] ;
  input \PC_count_reg[25]_0 ;
  input \PC_count_reg[25]_1 ;
  input \PC_count_reg[24] ;
  input \PC_count_reg[24]_0 ;
  input [7:0]\PC_count_reg[23] ;
  input \PC_count_reg[15] ;
  input \PC_count_reg[15]_0 ;
  input \PC_count_reg[15]_1 ;
  input \PC_count_reg[14] ;
  input \PC_count_reg[14]_0 ;
  input \PC_count_reg[14]_1 ;
  input \PC_count_reg[13] ;
  input \PC_count_reg[13]_0 ;
  input \PC_count_reg[13]_1 ;
  input \PC_count_reg[12] ;
  input \PC_count_reg[12]_0 ;
  input \PC_count_reg[12]_1 ;
  input \PC_count_reg[11] ;
  input \PC_count_reg[11]_0 ;
  input \PC_count_reg[11]_1 ;
  input \PC_count_reg[10] ;
  input \PC_count_reg[10]_0 ;
  input \PC_count_reg[10]_1 ;
  input \PC_count_reg[9] ;
  input \PC_count_reg[9]_0 ;
  input \PC_count_reg[9]_1 ;
  input \PC_count_reg[8] ;
  input \PC_count_reg[8]_0 ;
  input \PC_count_reg[8]_1 ;
  input \PC_count_reg[7] ;
  input \PC_count_reg[7]_0 ;
  input \PC_count_reg[6] ;
  input \PC_count_reg[6]_0 ;
  input \PC_count_reg[5] ;
  input \PC_count_reg[5]_0 ;
  input \PC_count_reg[5]_1 ;
  input \PC_count_reg[4] ;
  input \PC_count_reg[4]_0 ;
  input \PC_count_reg[4]_1 ;
  input \PC_count_reg[3] ;
  input \PC_count_reg[3]_0 ;
  input \PC_count_reg[3]_1 ;
  input \PC_count_reg[2] ;
  input \PC_count_reg[2]_0 ;
  input \PC_count_reg[2]_1 ;
  input \PC_count_reg[1] ;
  input \PC_count_reg[1]_0 ;
  input \PC_count_reg[1]_1 ;
  input \PC_count_reg[0] ;
  input \PC_count_reg[0]_0 ;
  input \PC_count_reg[0]_1 ;
  input \PC_count_reg[0]_2 ;
  input [0:0]Q;

  wire [31:0]D;
  wire [30:0]\IF_packed[PC4] ;
  wire \PC_count[0]_i_2_n_0 ;
  wire \PC_count[10]_i_2_n_0 ;
  wire \PC_count[11]_i_2_n_0 ;
  wire \PC_count[12]_i_2_n_0 ;
  wire \PC_count[13]_i_2_n_0 ;
  wire \PC_count[14]_i_2_n_0 ;
  wire \PC_count[15]_i_2_n_0 ;
  wire \PC_count[1]_i_2_n_0 ;
  wire \PC_count[25]_i_2_n_0 ;
  wire \PC_count[26]_i_2_n_0 ;
  wire \PC_count[28]_i_2_n_0 ;
  wire \PC_count[29]_i_2_n_0 ;
  wire \PC_count[2]_i_2_n_0 ;
  wire \PC_count[30]_i_2_n_0 ;
  wire \PC_count[31]_i_2_n_0 ;
  wire \PC_count[3]_i_2_n_0 ;
  wire \PC_count[4]_i_2_n_0 ;
  wire \PC_count[5]_i_2_n_0 ;
  wire \PC_count[8]_i_2_n_0 ;
  wire \PC_count[9]_i_2_n_0 ;
  wire \PC_count_reg[0] ;
  wire \PC_count_reg[0]_0 ;
  wire \PC_count_reg[0]_1 ;
  wire \PC_count_reg[0]_2 ;
  wire \PC_count_reg[10] ;
  wire \PC_count_reg[10]_0 ;
  wire \PC_count_reg[10]_1 ;
  wire \PC_count_reg[11] ;
  wire \PC_count_reg[11]_0 ;
  wire \PC_count_reg[11]_1 ;
  wire \PC_count_reg[12] ;
  wire \PC_count_reg[12]_0 ;
  wire \PC_count_reg[12]_1 ;
  wire \PC_count_reg[13] ;
  wire \PC_count_reg[13]_0 ;
  wire \PC_count_reg[13]_1 ;
  wire \PC_count_reg[14] ;
  wire \PC_count_reg[14]_0 ;
  wire \PC_count_reg[14]_1 ;
  wire \PC_count_reg[15] ;
  wire \PC_count_reg[15]_0 ;
  wire \PC_count_reg[15]_1 ;
  wire \PC_count_reg[1] ;
  wire \PC_count_reg[1]_0 ;
  wire \PC_count_reg[1]_1 ;
  wire [7:0]\PC_count_reg[23] ;
  wire \PC_count_reg[24] ;
  wire \PC_count_reg[24]_0 ;
  wire \PC_count_reg[25] ;
  wire \PC_count_reg[25]_0 ;
  wire \PC_count_reg[25]_1 ;
  wire \PC_count_reg[26] ;
  wire \PC_count_reg[26]_0 ;
  wire \PC_count_reg[26]_1 ;
  wire \PC_count_reg[27] ;
  wire \PC_count_reg[27]_0 ;
  wire \PC_count_reg[27]_1 ;
  wire \PC_count_reg[28] ;
  wire \PC_count_reg[28]_0 ;
  wire \PC_count_reg[28]_1 ;
  wire \PC_count_reg[29] ;
  wire \PC_count_reg[29]_0 ;
  wire \PC_count_reg[29]_1 ;
  wire \PC_count_reg[2] ;
  wire \PC_count_reg[2]_0 ;
  wire \PC_count_reg[2]_1 ;
  wire \PC_count_reg[30] ;
  wire \PC_count_reg[30]_0 ;
  wire \PC_count_reg[30]_1 ;
  wire \PC_count_reg[31] ;
  wire \PC_count_reg[31]_0 ;
  wire \PC_count_reg[31]_1 ;
  wire \PC_count_reg[31]_2 ;
  wire \PC_count_reg[31]_3 ;
  wire \PC_count_reg[3] ;
  wire \PC_count_reg[3]_0 ;
  wire \PC_count_reg[3]_1 ;
  wire \PC_count_reg[4] ;
  wire \PC_count_reg[4]_0 ;
  wire \PC_count_reg[4]_1 ;
  wire \PC_count_reg[5] ;
  wire \PC_count_reg[5]_0 ;
  wire \PC_count_reg[5]_1 ;
  wire \PC_count_reg[6] ;
  wire \PC_count_reg[6]_0 ;
  wire \PC_count_reg[7] ;
  wire \PC_count_reg[7]_0 ;
  wire \PC_count_reg[8] ;
  wire \PC_count_reg[8]_0 ;
  wire \PC_count_reg[8]_1 ;
  wire \PC_count_reg[9] ;
  wire \PC_count_reg[9]_0 ;
  wire \PC_count_reg[9]_1 ;
  wire [0:0]Q;

  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEAAA)) 
    \PC_count[0]_i_1 
       (.I0(\PC_count[0]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[0] ),
        .I3(\PC_count_reg[0]_0 ),
        .I4(\PC_count_reg[0]_1 ),
        .I5(\PC_count_reg[0]_2 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[0]_i_2 
       (.I0(Q),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[10]_i_1 
       (.I0(\PC_count[10]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[10] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[10]_0 ),
        .I5(\PC_count_reg[10]_1 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[10]_i_2 
       (.I0(\IF_packed[PC4] [9]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[11]_i_1 
       (.I0(\PC_count[11]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[11] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[11]_0 ),
        .I5(\PC_count_reg[11]_1 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[11]_i_2 
       (.I0(\IF_packed[PC4] [10]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[12]_i_1 
       (.I0(\PC_count[12]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[12] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[12]_0 ),
        .I5(\PC_count_reg[12]_1 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[12]_i_2 
       (.I0(\IF_packed[PC4] [11]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[13]_i_1 
       (.I0(\PC_count[13]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[13] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[13]_0 ),
        .I5(\PC_count_reg[13]_1 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[13]_i_2 
       (.I0(\IF_packed[PC4] [12]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[14]_i_1 
       (.I0(\PC_count[14]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[14] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[14]_0 ),
        .I5(\PC_count_reg[14]_1 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[14]_i_2 
       (.I0(\IF_packed[PC4] [13]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[15]_i_1 
       (.I0(\PC_count[15]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[15] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[15]_0 ),
        .I5(\PC_count_reg[15]_1 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[15]_i_2 
       (.I0(\IF_packed[PC4] [14]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[16]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [15]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[17]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [16]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[18]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [17]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [2]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[19]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [18]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [3]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[1]_i_1 
       (.I0(\PC_count[1]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[1] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[1]_0 ),
        .I5(\PC_count_reg[1]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[1]_i_2 
       (.I0(\IF_packed[PC4] [0]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[20]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [19]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [4]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[21]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [20]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [5]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[22]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [21]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [6]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \PC_count[23]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [22]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[23] [7]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \PC_count[24]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [23]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[24] ),
        .I4(\PC_count_reg[31]_1 ),
        .I5(\PC_count_reg[24]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[25]_i_1 
       (.I0(\PC_count[25]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[25] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[25]_0 ),
        .I5(\PC_count_reg[25]_1 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[25]_i_2 
       (.I0(\IF_packed[PC4] [24]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[26]_i_1 
       (.I0(\PC_count[26]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[26] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[26]_0 ),
        .I5(\PC_count_reg[26]_1 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[26]_i_2 
       (.I0(\IF_packed[PC4] [25]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \PC_count[27]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [26]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[27]_0 ),
        .I4(\PC_count_reg[31]_1 ),
        .I5(\PC_count_reg[27]_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[28]_i_1 
       (.I0(\PC_count[28]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[28] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[28]_0 ),
        .I5(\PC_count_reg[28]_1 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[28]_i_2 
       (.I0(\IF_packed[PC4] [27]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[29]_i_1 
       (.I0(\PC_count[29]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[29] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[29]_0 ),
        .I5(\PC_count_reg[29]_1 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[29]_i_2 
       (.I0(\IF_packed[PC4] [28]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[2]_i_1 
       (.I0(\PC_count[2]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[2] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[2]_0 ),
        .I5(\PC_count_reg[2]_1 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[2]_i_2 
       (.I0(\IF_packed[PC4] [1]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[30]_i_1 
       (.I0(\PC_count[30]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[30] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[30]_0 ),
        .I5(\PC_count_reg[30]_1 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[30]_i_2 
       (.I0(\IF_packed[PC4] [29]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[31]_i_1 
       (.I0(\PC_count[31]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[31]_0 ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[31]_2 ),
        .I5(\PC_count_reg[31]_3 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[31]_i_2 
       (.I0(\IF_packed[PC4] [30]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[3]_i_1 
       (.I0(\PC_count[3]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[3] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[3]_0 ),
        .I5(\PC_count_reg[3]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[3]_i_2 
       (.I0(\IF_packed[PC4] [2]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[4]_i_1 
       (.I0(\PC_count[4]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[4] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[4]_0 ),
        .I5(\PC_count_reg[4]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[4]_i_2 
       (.I0(\IF_packed[PC4] [3]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAAA)) 
    \PC_count[5]_i_1 
       (.I0(\PC_count[5]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[5] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[5]_0 ),
        .I5(\PC_count_reg[5]_1 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[5]_i_2 
       (.I0(\IF_packed[PC4] [4]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F888F888)) 
    \PC_count[6]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [5]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[6] ),
        .I4(\PC_count_reg[31]_1 ),
        .I5(\PC_count_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \PC_count[7]_i_1 
       (.I0(\PC_count_reg[27] ),
        .I1(\IF_packed[PC4] [6]),
        .I2(\PC_count_reg[31] ),
        .I3(\PC_count_reg[7] ),
        .I4(\PC_count_reg[31]_1 ),
        .I5(\PC_count_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[8]_i_1 
       (.I0(\PC_count[8]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[8] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[8]_0 ),
        .I5(\PC_count_reg[8]_1 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[8]_i_2 
       (.I0(\IF_packed[PC4] [7]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEEAEEEAEA)) 
    \PC_count[9]_i_1 
       (.I0(\PC_count[9]_i_2_n_0 ),
        .I1(\PC_count_reg[31] ),
        .I2(\PC_count_reg[9] ),
        .I3(\PC_count_reg[31]_1 ),
        .I4(\PC_count_reg[9]_0 ),
        .I5(\PC_count_reg[9]_1 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[9]_i_2 
       (.I0(\IF_packed[PC4] [8]),
        .I1(\PC_count_reg[27] ),
        .O(\PC_count[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "Mux_2x4" *) 
module Mux_2x4_4
   (w_data,
    Q,
    RAM_reg_r2_0_31_30_31__0,
    RAM_reg_r1_0_31_18_23_i_11_0,
    mem_DM_Data,
    RAM_reg_r1_0_31_12_17,
    RAM_reg_r1_0_31_12_17_0,
    RAM_reg_r1_0_31_12_17_1,
    RAM_reg_r1_0_31_12_17_2,
    MEM_DOUT21,
    RAM_reg_r1_0_31_18_23_i_5_0,
    RAM_reg_r1_0_31_30_31__0_i_1_0,
    RAM_reg_r1_0_31_30_31__0_i_1_1,
    RAM_reg_r1_0_31_30_31__0_i_1_2,
    RAM_reg_r1_0_31_30_31__0_i_1_3);
  output [31:0]w_data;
  input [31:0]Q;
  input [27:0]RAM_reg_r2_0_31_30_31__0;
  input [1:0]RAM_reg_r1_0_31_18_23_i_11_0;
  input [29:0]mem_DM_Data;
  input RAM_reg_r1_0_31_12_17;
  input RAM_reg_r1_0_31_12_17_0;
  input RAM_reg_r1_0_31_12_17_1;
  input RAM_reg_r1_0_31_12_17_2;
  input MEM_DOUT21;
  input RAM_reg_r1_0_31_18_23_i_5_0;
  input RAM_reg_r1_0_31_30_31__0_i_1_0;
  input RAM_reg_r1_0_31_30_31__0_i_1_1;
  input RAM_reg_r1_0_31_30_31__0_i_1_2;
  input RAM_reg_r1_0_31_30_31__0_i_1_3;

  wire MEM_DOUT21;
  wire [31:0]Q;
  wire RAM_reg_r1_0_31_12_17;
  wire RAM_reg_r1_0_31_12_17_0;
  wire RAM_reg_r1_0_31_12_17_1;
  wire RAM_reg_r1_0_31_12_17_2;
  wire [1:0]RAM_reg_r1_0_31_18_23_i_11_0;
  wire RAM_reg_r1_0_31_18_23_i_11_n_0;
  wire RAM_reg_r1_0_31_18_23_i_21_n_0;
  wire RAM_reg_r1_0_31_18_23_i_5_0;
  wire RAM_reg_r1_0_31_30_31__0_i_1_0;
  wire RAM_reg_r1_0_31_30_31__0_i_1_1;
  wire RAM_reg_r1_0_31_30_31__0_i_1_2;
  wire RAM_reg_r1_0_31_30_31__0_i_1_3;
  wire RAM_reg_r1_0_31_30_31__0_i_2_n_0;
  wire [27:0]RAM_reg_r2_0_31_30_31__0;
  wire [29:0]mem_DM_Data;
  wire [31:0]w_data;

  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_2
       (.I0(Q[1]),
        .I1(RAM_reg_r2_0_31_30_31__0[1]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[1]),
        .O(w_data[1]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_3
       (.I0(Q[0]),
        .I1(RAM_reg_r2_0_31_30_31__0[0]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[0]),
        .O(w_data[0]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_4
       (.I0(Q[3]),
        .I1(RAM_reg_r2_0_31_30_31__0[3]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[3]),
        .O(w_data[3]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_5
       (.I0(Q[2]),
        .I1(RAM_reg_r2_0_31_30_31__0[2]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[2]),
        .O(w_data[2]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_6
       (.I0(Q[5]),
        .I1(RAM_reg_r2_0_31_30_31__0[5]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[5]),
        .O(w_data[5]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_0_5_i_7
       (.I0(Q[4]),
        .I1(RAM_reg_r2_0_31_30_31__0[4]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[4]),
        .O(w_data[4]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_1
       (.I0(Q[13]),
        .I1(RAM_reg_r1_0_31_12_17_0),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[13]),
        .O(w_data[13]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_2
       (.I0(Q[12]),
        .I1(RAM_reg_r1_0_31_12_17),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[12]),
        .O(w_data[12]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_3
       (.I0(Q[15]),
        .I1(RAM_reg_r1_0_31_12_17_2),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[15]),
        .O(w_data[15]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_4
       (.I0(Q[14]),
        .I1(RAM_reg_r1_0_31_12_17_1),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[14]),
        .O(w_data[14]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_5
       (.I0(Q[17]),
        .I1(RAM_reg_r2_0_31_30_31__0[13]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[17]),
        .O(w_data[17]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_12_17_i_6
       (.I0(Q[16]),
        .I1(RAM_reg_r2_0_31_30_31__0[12]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[16]),
        .O(w_data[16]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_18_23_i_1
       (.I0(Q[19]),
        .I1(RAM_reg_r2_0_31_30_31__0[15]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[19]),
        .O(w_data[19]));
  LUT6 #(
    .INIT(64'h5555540000000000)) 
    RAM_reg_r1_0_31_18_23_i_11
       (.I0(MEM_DOUT21),
        .I1(RAM_reg_r1_0_31_18_23_i_5_0),
        .I2(RAM_reg_r1_0_31_30_31__0_i_1_0),
        .I3(RAM_reg_r1_0_31_30_31__0_i_1_1),
        .I4(RAM_reg_r1_0_31_30_31__0_i_1_2),
        .I5(RAM_reg_r1_0_31_18_23_i_21_n_0),
        .O(RAM_reg_r1_0_31_18_23_i_11_n_0));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_18_23_i_2
       (.I0(Q[18]),
        .I1(RAM_reg_r2_0_31_30_31__0[14]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[18]),
        .O(w_data[18]));
  LUT2 #(
    .INIT(4'h2)) 
    RAM_reg_r1_0_31_18_23_i_21
       (.I0(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I1(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .O(RAM_reg_r1_0_31_18_23_i_21_n_0));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_18_23_i_3
       (.I0(Q[21]),
        .I1(RAM_reg_r2_0_31_30_31__0[17]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[21]),
        .O(w_data[21]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_18_23_i_4
       (.I0(Q[20]),
        .I1(RAM_reg_r2_0_31_30_31__0[16]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[20]),
        .O(w_data[20]));
  LUT5 #(
    .INIT(32'hFFFFC00A)) 
    RAM_reg_r1_0_31_18_23_i_5
       (.I0(Q[23]),
        .I1(RAM_reg_r2_0_31_30_31__0[19]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(RAM_reg_r1_0_31_18_23_i_11_n_0),
        .O(w_data[23]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_18_23_i_6
       (.I0(Q[22]),
        .I1(RAM_reg_r2_0_31_30_31__0[18]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[22]),
        .O(w_data[22]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_1
       (.I0(Q[25]),
        .I1(RAM_reg_r2_0_31_30_31__0[21]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[24]),
        .O(w_data[25]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_2
       (.I0(Q[24]),
        .I1(RAM_reg_r2_0_31_30_31__0[20]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[23]),
        .O(w_data[24]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_3
       (.I0(Q[27]),
        .I1(RAM_reg_r2_0_31_30_31__0[23]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[26]),
        .O(w_data[27]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_4
       (.I0(Q[26]),
        .I1(RAM_reg_r2_0_31_30_31__0[22]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[25]),
        .O(w_data[26]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_5
       (.I0(Q[29]),
        .I1(RAM_reg_r2_0_31_30_31__0[25]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[28]),
        .O(w_data[29]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_24_29_i_6
       (.I0(Q[28]),
        .I1(RAM_reg_r2_0_31_30_31__0[24]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[27]),
        .O(w_data[28]));
  LUT5 #(
    .INIT(32'hFFFFC00A)) 
    RAM_reg_r1_0_31_30_31__0_i_1
       (.I0(Q[31]),
        .I1(RAM_reg_r2_0_31_30_31__0[27]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(RAM_reg_r1_0_31_30_31__0_i_2_n_0),
        .O(w_data[31]));
  LUT6 #(
    .INIT(64'h5555540000000000)) 
    RAM_reg_r1_0_31_30_31__0_i_2
       (.I0(MEM_DOUT21),
        .I1(RAM_reg_r1_0_31_30_31__0_i_1_3),
        .I2(RAM_reg_r1_0_31_30_31__0_i_1_0),
        .I3(RAM_reg_r1_0_31_30_31__0_i_1_1),
        .I4(RAM_reg_r1_0_31_30_31__0_i_1_2),
        .I5(RAM_reg_r1_0_31_18_23_i_21_n_0),
        .O(RAM_reg_r1_0_31_30_31__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_30_31_i_1
       (.I0(Q[30]),
        .I1(RAM_reg_r2_0_31_30_31__0[26]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[29]),
        .O(w_data[30]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_1
       (.I0(Q[7]),
        .I1(RAM_reg_r2_0_31_30_31__0[7]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[7]),
        .O(w_data[7]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_2
       (.I0(Q[6]),
        .I1(RAM_reg_r2_0_31_30_31__0[6]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[6]),
        .O(w_data[6]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_3
       (.I0(Q[9]),
        .I1(RAM_reg_r2_0_31_30_31__0[9]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[9]),
        .O(w_data[9]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_4
       (.I0(Q[8]),
        .I1(RAM_reg_r2_0_31_30_31__0[8]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[8]),
        .O(w_data[8]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_5
       (.I0(Q[11]),
        .I1(RAM_reg_r2_0_31_30_31__0[11]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[11]),
        .O(w_data[11]));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    RAM_reg_r1_0_31_6_11_i_6
       (.I0(Q[10]),
        .I1(RAM_reg_r2_0_31_30_31__0[10]),
        .I2(RAM_reg_r1_0_31_18_23_i_11_0[1]),
        .I3(RAM_reg_r1_0_31_18_23_i_11_0[0]),
        .I4(mem_DM_Data[10]),
        .O(w_data[10]));
endmodule

module OTTER_MCU
   (E,
    \DM_packed_reg[result][18]_0 ,
    Q,
    \ALU_packed_reg[RS2][31]_0 ,
    clk_50_BUFG,
    SR,
    SWITCHES_IBUF);
  output [0:0]E;
  output [0:0]\DM_packed_reg[result][18]_0 ;
  output [15:0]Q;
  input \ALU_packed_reg[RS2][31]_0 ;
  input clk_50_BUFG;
  input [0:0]SR;
  input [15:0]SWITCHES_IBUF;

  wire \<const0> ;
  wire \<const1> ;
  wire [30:4]\ALU/data0 ;
  wire [31:0]ALU_fwA;
  wire [31:0]ALU_fwB;
  wire \ALU_packed_reg[ALU_FUN][0]_rep_n_0 ;
  wire \ALU_packed_reg[ALU_FUN_n_0_][0] ;
  wire \ALU_packed_reg[ALU_FUN_n_0_][1] ;
  wire \ALU_packed_reg[ALU_FUN_n_0_][2] ;
  wire \ALU_packed_reg[ALU_FUN_n_0_][3] ;
  wire [1:0]\ALU_packed_reg[DM_Size] ;
  wire \ALU_packed_reg[DM_WE]__0 ;
  wire \ALU_packed_reg[IMMED_n_0_][0] ;
  wire \ALU_packed_reg[IMMED_n_0_][10] ;
  wire \ALU_packed_reg[IMMED_n_0_][11] ;
  wire \ALU_packed_reg[IMMED_n_0_][12] ;
  wire \ALU_packed_reg[IMMED_n_0_][13] ;
  wire \ALU_packed_reg[IMMED_n_0_][14] ;
  wire \ALU_packed_reg[IMMED_n_0_][15] ;
  wire \ALU_packed_reg[IMMED_n_0_][16] ;
  wire \ALU_packed_reg[IMMED_n_0_][17] ;
  wire \ALU_packed_reg[IMMED_n_0_][18] ;
  wire \ALU_packed_reg[IMMED_n_0_][19] ;
  wire \ALU_packed_reg[IMMED_n_0_][1] ;
  wire \ALU_packed_reg[IMMED_n_0_][20] ;
  wire \ALU_packed_reg[IMMED_n_0_][21] ;
  wire \ALU_packed_reg[IMMED_n_0_][22] ;
  wire \ALU_packed_reg[IMMED_n_0_][23] ;
  wire \ALU_packed_reg[IMMED_n_0_][24] ;
  wire \ALU_packed_reg[IMMED_n_0_][25] ;
  wire \ALU_packed_reg[IMMED_n_0_][26] ;
  wire \ALU_packed_reg[IMMED_n_0_][27] ;
  wire \ALU_packed_reg[IMMED_n_0_][28] ;
  wire \ALU_packed_reg[IMMED_n_0_][29] ;
  wire \ALU_packed_reg[IMMED_n_0_][2] ;
  wire \ALU_packed_reg[IMMED_n_0_][30] ;
  wire \ALU_packed_reg[IMMED_n_0_][31] ;
  wire \ALU_packed_reg[IMMED_n_0_][3] ;
  wire \ALU_packed_reg[IMMED_n_0_][4] ;
  wire \ALU_packed_reg[IMMED_n_0_][5] ;
  wire \ALU_packed_reg[IMMED_n_0_][6] ;
  wire \ALU_packed_reg[IMMED_n_0_][7] ;
  wire \ALU_packed_reg[IMMED_n_0_][8] ;
  wire \ALU_packed_reg[IMMED_n_0_][9] ;
  wire [31:1]\ALU_packed_reg[PC4] ;
  wire \ALU_packed_reg[PC_n_0_][0] ;
  wire \ALU_packed_reg[PC_n_0_][10] ;
  wire \ALU_packed_reg[PC_n_0_][11] ;
  wire \ALU_packed_reg[PC_n_0_][12] ;
  wire \ALU_packed_reg[PC_n_0_][13] ;
  wire \ALU_packed_reg[PC_n_0_][14] ;
  wire \ALU_packed_reg[PC_n_0_][15] ;
  wire \ALU_packed_reg[PC_n_0_][16] ;
  wire \ALU_packed_reg[PC_n_0_][17] ;
  wire \ALU_packed_reg[PC_n_0_][18] ;
  wire \ALU_packed_reg[PC_n_0_][19] ;
  wire \ALU_packed_reg[PC_n_0_][1] ;
  wire \ALU_packed_reg[PC_n_0_][20] ;
  wire \ALU_packed_reg[PC_n_0_][21] ;
  wire \ALU_packed_reg[PC_n_0_][22] ;
  wire \ALU_packed_reg[PC_n_0_][23] ;
  wire \ALU_packed_reg[PC_n_0_][24] ;
  wire \ALU_packed_reg[PC_n_0_][25] ;
  wire \ALU_packed_reg[PC_n_0_][26] ;
  wire \ALU_packed_reg[PC_n_0_][27] ;
  wire \ALU_packed_reg[PC_n_0_][28] ;
  wire \ALU_packed_reg[PC_n_0_][29] ;
  wire \ALU_packed_reg[PC_n_0_][2] ;
  wire \ALU_packed_reg[PC_n_0_][30] ;
  wire \ALU_packed_reg[PC_n_0_][31] ;
  wire \ALU_packed_reg[PC_n_0_][3] ;
  wire \ALU_packed_reg[PC_n_0_][4] ;
  wire \ALU_packed_reg[PC_n_0_][5] ;
  wire \ALU_packed_reg[PC_n_0_][6] ;
  wire \ALU_packed_reg[PC_n_0_][7] ;
  wire \ALU_packed_reg[PC_n_0_][8] ;
  wire \ALU_packed_reg[PC_n_0_][9] ;
  wire \ALU_packed_reg[RFW_Addr_n_0_][0] ;
  wire \ALU_packed_reg[RFW_Addr_n_0_][1] ;
  wire \ALU_packed_reg[RFW_Addr_n_0_][2] ;
  wire \ALU_packed_reg[RFW_Addr_n_0_][3] ;
  wire \ALU_packed_reg[RFW_Addr_n_0_][4] ;
  wire [1:0]\ALU_packed_reg[RF_SEL] ;
  wire \ALU_packed_reg[RF_WE]__0 ;
  wire \ALU_packed_reg[RS1_Addr_n_0_][0] ;
  wire \ALU_packed_reg[RS1_Addr_n_0_][1] ;
  wire \ALU_packed_reg[RS1_Addr_n_0_][2] ;
  wire \ALU_packed_reg[RS1_Addr_n_0_][3] ;
  wire \ALU_packed_reg[RS1_Addr_n_0_][4] ;
  wire \ALU_packed_reg[RS2][31]_0 ;
  wire \ALU_packed_reg[RS2_Addr_n_0_][0] ;
  wire \ALU_packed_reg[RS2_Addr_n_0_][1] ;
  wire \ALU_packed_reg[RS2_Addr_n_0_][2] ;
  wire \ALU_packed_reg[RS2_Addr_n_0_][3] ;
  wire \ALU_packed_reg[RS2_Addr_n_0_][4] ;
  wire \ALU_packed_reg[RS_n_0_1][0] ;
  wire \ALU_packed_reg[RS_n_0_1][10] ;
  wire \ALU_packed_reg[RS_n_0_1][11] ;
  wire \ALU_packed_reg[RS_n_0_1][12] ;
  wire \ALU_packed_reg[RS_n_0_1][13] ;
  wire \ALU_packed_reg[RS_n_0_1][14] ;
  wire \ALU_packed_reg[RS_n_0_1][15] ;
  wire \ALU_packed_reg[RS_n_0_1][16] ;
  wire \ALU_packed_reg[RS_n_0_1][17] ;
  wire \ALU_packed_reg[RS_n_0_1][18] ;
  wire \ALU_packed_reg[RS_n_0_1][19] ;
  wire \ALU_packed_reg[RS_n_0_1][1] ;
  wire \ALU_packed_reg[RS_n_0_1][20] ;
  wire \ALU_packed_reg[RS_n_0_1][21] ;
  wire \ALU_packed_reg[RS_n_0_1][22] ;
  wire \ALU_packed_reg[RS_n_0_1][23] ;
  wire \ALU_packed_reg[RS_n_0_1][24] ;
  wire \ALU_packed_reg[RS_n_0_1][25] ;
  wire \ALU_packed_reg[RS_n_0_1][26] ;
  wire \ALU_packed_reg[RS_n_0_1][27] ;
  wire \ALU_packed_reg[RS_n_0_1][28] ;
  wire \ALU_packed_reg[RS_n_0_1][29] ;
  wire \ALU_packed_reg[RS_n_0_1][2] ;
  wire \ALU_packed_reg[RS_n_0_1][30] ;
  wire \ALU_packed_reg[RS_n_0_1][31] ;
  wire \ALU_packed_reg[RS_n_0_1][3] ;
  wire \ALU_packed_reg[RS_n_0_1][4] ;
  wire \ALU_packed_reg[RS_n_0_1][5] ;
  wire \ALU_packed_reg[RS_n_0_1][6] ;
  wire \ALU_packed_reg[RS_n_0_1][7] ;
  wire \ALU_packed_reg[RS_n_0_1][8] ;
  wire \ALU_packed_reg[RS_n_0_1][9] ;
  wire \ALU_packed_reg[RS_n_0_2][0] ;
  wire \ALU_packed_reg[RS_n_0_2][10] ;
  wire \ALU_packed_reg[RS_n_0_2][11] ;
  wire \ALU_packed_reg[RS_n_0_2][12] ;
  wire \ALU_packed_reg[RS_n_0_2][13] ;
  wire \ALU_packed_reg[RS_n_0_2][14] ;
  wire \ALU_packed_reg[RS_n_0_2][15] ;
  wire \ALU_packed_reg[RS_n_0_2][16] ;
  wire \ALU_packed_reg[RS_n_0_2][17] ;
  wire \ALU_packed_reg[RS_n_0_2][18] ;
  wire \ALU_packed_reg[RS_n_0_2][19] ;
  wire \ALU_packed_reg[RS_n_0_2][1] ;
  wire \ALU_packed_reg[RS_n_0_2][20] ;
  wire \ALU_packed_reg[RS_n_0_2][21] ;
  wire \ALU_packed_reg[RS_n_0_2][22] ;
  wire \ALU_packed_reg[RS_n_0_2][23] ;
  wire \ALU_packed_reg[RS_n_0_2][24] ;
  wire \ALU_packed_reg[RS_n_0_2][25] ;
  wire \ALU_packed_reg[RS_n_0_2][26] ;
  wire \ALU_packed_reg[RS_n_0_2][27] ;
  wire \ALU_packed_reg[RS_n_0_2][28] ;
  wire \ALU_packed_reg[RS_n_0_2][29] ;
  wire \ALU_packed_reg[RS_n_0_2][2] ;
  wire \ALU_packed_reg[RS_n_0_2][30] ;
  wire \ALU_packed_reg[RS_n_0_2][31] ;
  wire \ALU_packed_reg[RS_n_0_2][3] ;
  wire \ALU_packed_reg[RS_n_0_2][4] ;
  wire \ALU_packed_reg[RS_n_0_2][5] ;
  wire \ALU_packed_reg[RS_n_0_2][6] ;
  wire \ALU_packed_reg[RS_n_0_2][7] ;
  wire \ALU_packed_reg[RS_n_0_2][8] ;
  wire \ALU_packed_reg[RS_n_0_2][9] ;
  wire \ALU_packed_reg[func_n_0_3][2] ;
  wire [6:0]\ALU_packed_reg[op_code] ;
  wire \ALU_packed_reg[srcA_SEL_n_0_][0] ;
  wire \ALU_packed_reg[srcB_SEL_n_0_][0] ;
  wire \ALU_packed_reg[srcB_SEL_n_0_][1] ;
  wire [31:0]ALU_srcA;
  wire [31:0]ALU_srcB;
  wire DEC_ALU_WE;
  wire [3:0]\DEC_packed[ALU_FUN] ;
  wire [31:1]\DEC_packed[IMMED] ;
  wire \DEC_packed[PC4][4]_i_2_n_0 ;
  wire [1:0]\DEC_packed[RF_SEL] ;
  wire [0:0]\DEC_packed[srcA_SEL] ;
  wire [1:0]\DEC_packed[srcB_SEL] ;
  wire [31:1]\DEC_packed_reg[PC4] ;
  wire \DEC_packed_reg[PC4][12]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][12]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][12]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][12]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][16]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][16]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][16]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][16]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][20]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][20]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][20]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][20]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][24]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][24]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][24]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][24]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][28]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][28]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][28]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][28]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][31]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][31]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][4]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][4]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][4]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][4]_i_1_n_3 ;
  wire \DEC_packed_reg[PC4][8]_i_1_n_0 ;
  wire \DEC_packed_reg[PC4][8]_i_1_n_1 ;
  wire \DEC_packed_reg[PC4][8]_i_1_n_2 ;
  wire \DEC_packed_reg[PC4][8]_i_1_n_3 ;
  wire [31:0]\DEC_packed_reg[PC] ;
  wire \DM_packed_reg[DM_Sign_n_0_] ;
  wire \DM_packed_reg[DM_Size_n_0_][0] ;
  wire \DM_packed_reg[DM_Size_n_0_][1] ;
  wire \DM_packed_reg[DM_WE_n_0_] ;
  wire [31:0]\DM_packed_reg[PC4] ;
  wire \DM_packed_reg[RFW_Addr_n_0_][0] ;
  wire \DM_packed_reg[RFW_Addr_n_0_][1] ;
  wire \DM_packed_reg[RFW_Addr_n_0_][2] ;
  wire \DM_packed_reg[RFW_Addr_n_0_][3] ;
  wire \DM_packed_reg[RFW_Addr_n_0_][4] ;
  wire [1:0]\DM_packed_reg[RF_SEL] ;
  wire \DM_packed_reg[RF_WE_n_0_] ;
  wire \DM_packed_reg[RS_n_0_2][16] ;
  wire \DM_packed_reg[RS_n_0_2][17] ;
  wire \DM_packed_reg[RS_n_0_2][18] ;
  wire \DM_packed_reg[RS_n_0_2][19] ;
  wire \DM_packed_reg[RS_n_0_2][20] ;
  wire \DM_packed_reg[RS_n_0_2][21] ;
  wire \DM_packed_reg[RS_n_0_2][22] ;
  wire \DM_packed_reg[RS_n_0_2][23] ;
  wire \DM_packed_reg[RS_n_0_2][24] ;
  wire \DM_packed_reg[RS_n_0_2][25] ;
  wire \DM_packed_reg[RS_n_0_2][26] ;
  wire \DM_packed_reg[RS_n_0_2][27] ;
  wire \DM_packed_reg[RS_n_0_2][28] ;
  wire \DM_packed_reg[RS_n_0_2][29] ;
  wire \DM_packed_reg[RS_n_0_2][30] ;
  wire \DM_packed_reg[RS_n_0_2][31] ;
  wire [6:0]\DM_packed_reg[op_code] ;
  wire [0:0]\DM_packed_reg[result][18]_0 ;
  wire [0:0]E;
  wire [1:0]FWA;
  wire [1:0]FWB;
  wire HZ_ALU_DM_WE;
  wire Hazard_Generator_n_100;
  wire Hazard_Generator_n_101;
  wire Hazard_Generator_n_102;
  wire Hazard_Generator_n_103;
  wire Hazard_Generator_n_104;
  wire Hazard_Generator_n_105;
  wire Hazard_Generator_n_106;
  wire Hazard_Generator_n_107;
  wire Hazard_Generator_n_108;
  wire Hazard_Generator_n_109;
  wire Hazard_Generator_n_110;
  wire Hazard_Generator_n_111;
  wire Hazard_Generator_n_112;
  wire Hazard_Generator_n_113;
  wire Hazard_Generator_n_114;
  wire Hazard_Generator_n_115;
  wire Hazard_Generator_n_116;
  wire Hazard_Generator_n_117;
  wire Hazard_Generator_n_118;
  wire Hazard_Generator_n_119;
  wire Hazard_Generator_n_120;
  wire Hazard_Generator_n_121;
  wire Hazard_Generator_n_122;
  wire Hazard_Generator_n_123;
  wire Hazard_Generator_n_124;
  wire Hazard_Generator_n_125;
  wire Hazard_Generator_n_126;
  wire Hazard_Generator_n_127;
  wire Hazard_Generator_n_128;
  wire Hazard_Generator_n_129;
  wire Hazard_Generator_n_130;
  wire Hazard_Generator_n_131;
  wire Hazard_Generator_n_132;
  wire Hazard_Generator_n_133;
  wire Hazard_Generator_n_134;
  wire Hazard_Generator_n_2;
  wire Hazard_Generator_n_3;
  wire Hazard_Generator_n_37;
  wire Hazard_Generator_n_38;
  wire Hazard_Generator_n_4;
  wire Hazard_Generator_n_41;
  wire Hazard_Generator_n_42;
  wire Hazard_Generator_n_43;
  wire Hazard_Generator_n_44;
  wire Hazard_Generator_n_45;
  wire Hazard_Generator_n_46;
  wire Hazard_Generator_n_47;
  wire Hazard_Generator_n_48;
  wire Hazard_Generator_n_49;
  wire Hazard_Generator_n_50;
  wire Hazard_Generator_n_51;
  wire Hazard_Generator_n_52;
  wire Hazard_Generator_n_53;
  wire Hazard_Generator_n_54;
  wire Hazard_Generator_n_55;
  wire Hazard_Generator_n_56;
  wire Hazard_Generator_n_57;
  wire Hazard_Generator_n_58;
  wire Hazard_Generator_n_59;
  wire Hazard_Generator_n_60;
  wire Hazard_Generator_n_61;
  wire Hazard_Generator_n_62;
  wire Hazard_Generator_n_63;
  wire Hazard_Generator_n_64;
  wire Hazard_Generator_n_65;
  wire Hazard_Generator_n_66;
  wire Hazard_Generator_n_67;
  wire Hazard_Generator_n_68;
  wire Hazard_Generator_n_69;
  wire Hazard_Generator_n_70;
  wire Hazard_Generator_n_71;
  wire Hazard_Generator_n_72;
  wire Hazard_Generator_n_73;
  wire Hazard_Generator_n_74;
  wire Hazard_Generator_n_75;
  wire Hazard_Generator_n_76;
  wire Hazard_Generator_n_77;
  wire Hazard_Generator_n_78;
  wire Hazard_Generator_n_79;
  wire Hazard_Generator_n_80;
  wire Hazard_Generator_n_81;
  wire Hazard_Generator_n_82;
  wire Hazard_Generator_n_83;
  wire Hazard_Generator_n_84;
  wire Hazard_Generator_n_85;
  wire Hazard_Generator_n_86;
  wire Hazard_Generator_n_87;
  wire Hazard_Generator_n_88;
  wire Hazard_Generator_n_89;
  wire Hazard_Generator_n_90;
  wire Hazard_Generator_n_91;
  wire Hazard_Generator_n_92;
  wire Hazard_Generator_n_93;
  wire Hazard_Generator_n_94;
  wire Hazard_Generator_n_95;
  wire Hazard_Generator_n_96;
  wire Hazard_Generator_n_97;
  wire Hazard_Generator_n_98;
  wire Hazard_Generator_n_99;
  wire [31:1]\IF_packed[PC4] ;
  wire [15:2]\IF_packed[PC] ;
  wire [31:0]IOBUS_addr;
  wire Immetiate_Generator_n_31;
  wire Immetiate_Generator_n_32;
  wire MEM_DOUT21;
  wire Memory_n_0;
  wire Memory_n_100;
  wire Memory_n_101;
  wire Memory_n_102;
  wire Memory_n_103;
  wire Memory_n_104;
  wire Memory_n_105;
  wire Memory_n_106;
  wire Memory_n_107;
  wire Memory_n_109;
  wire Memory_n_110;
  wire Memory_n_111;
  wire Memory_n_112;
  wire Memory_n_113;
  wire Memory_n_114;
  wire Memory_n_115;
  wire Memory_n_116;
  wire Memory_n_117;
  wire Memory_n_118;
  wire Memory_n_119;
  wire Memory_n_120;
  wire Memory_n_121;
  wire Memory_n_122;
  wire Memory_n_123;
  wire Memory_n_124;
  wire Memory_n_125;
  wire Memory_n_126;
  wire Memory_n_127;
  wire Memory_n_128;
  wire Memory_n_129;
  wire Memory_n_130;
  wire Memory_n_131;
  wire Memory_n_132;
  wire Memory_n_133;
  wire Memory_n_134;
  wire Memory_n_135;
  wire Memory_n_136;
  wire Memory_n_137;
  wire Memory_n_138;
  wire Memory_n_139;
  wire Memory_n_140;
  wire Memory_n_141;
  wire Memory_n_142;
  wire Memory_n_143;
  wire Memory_n_144;
  wire Memory_n_145;
  wire Memory_n_146;
  wire Memory_n_147;
  wire Memory_n_148;
  wire Memory_n_149;
  wire Memory_n_150;
  wire Memory_n_151;
  wire Memory_n_152;
  wire Memory_n_153;
  wire Memory_n_154;
  wire Memory_n_155;
  wire Memory_n_156;
  wire Memory_n_157;
  wire Memory_n_158;
  wire Memory_n_159;
  wire Memory_n_160;
  wire Memory_n_161;
  wire Memory_n_162;
  wire Memory_n_163;
  wire Memory_n_164;
  wire Memory_n_165;
  wire Memory_n_166;
  wire Memory_n_167;
  wire Memory_n_168;
  wire Memory_n_169;
  wire Memory_n_170;
  wire Memory_n_171;
  wire Memory_n_172;
  wire Memory_n_173;
  wire Memory_n_174;
  wire Memory_n_175;
  wire Memory_n_176;
  wire Memory_n_177;
  wire Memory_n_224;
  wire Memory_n_225;
  wire Memory_n_226;
  wire Memory_n_227;
  wire Memory_n_228;
  wire Memory_n_229;
  wire Memory_n_230;
  wire Memory_n_231;
  wire Memory_n_232;
  wire Memory_n_233;
  wire Memory_n_234;
  wire Memory_n_235;
  wire Memory_n_236;
  wire Memory_n_237;
  wire Memory_n_238;
  wire Memory_n_239;
  wire Memory_n_240;
  wire Memory_n_241;
  wire Memory_n_242;
  wire Memory_n_243;
  wire Memory_n_244;
  wire Memory_n_245;
  wire Memory_n_246;
  wire Memory_n_247;
  wire Memory_n_248;
  wire Memory_n_249;
  wire Memory_n_250;
  wire Memory_n_251;
  wire Memory_n_252;
  wire Memory_n_253;
  wire Memory_n_254;
  wire Memory_n_255;
  wire Memory_n_256;
  wire Memory_n_257;
  wire Memory_n_258;
  wire Memory_n_259;
  wire Memory_n_260;
  wire Memory_n_261;
  wire Memory_n_262;
  wire Memory_n_263;
  wire Memory_n_264;
  wire Memory_n_265;
  wire Memory_n_266;
  wire Memory_n_33;
  wire Memory_n_34;
  wire Memory_n_35;
  wire Memory_n_36;
  wire Memory_n_44;
  wire Memory_n_45;
  wire Memory_n_46;
  wire Memory_n_47;
  wire Memory_n_48;
  wire Memory_n_49;
  wire Memory_n_50;
  wire Memory_n_51;
  wire Memory_n_52;
  wire Memory_n_53;
  wire Memory_n_54;
  wire Memory_n_55;
  wire Memory_n_56;
  wire Memory_n_57;
  wire Memory_n_58;
  wire Memory_n_59;
  wire Memory_n_60;
  wire Memory_n_61;
  wire Memory_n_62;
  wire Memory_n_63;
  wire Memory_n_64;
  wire Memory_n_65;
  wire Memory_n_66;
  wire Memory_n_67;
  wire Memory_n_68;
  wire Memory_n_69;
  wire Memory_n_70;
  wire Memory_n_71;
  wire Memory_n_72;
  wire Memory_n_73;
  wire Memory_n_74;
  wire Memory_n_75;
  wire Memory_n_76;
  wire Memory_n_77;
  wire Memory_n_78;
  wire Memory_n_79;
  wire Memory_n_80;
  wire Memory_n_81;
  wire Memory_n_82;
  wire Memory_n_83;
  wire Memory_n_84;
  wire Memory_n_85;
  wire Memory_n_86;
  wire Memory_n_87;
  wire Memory_n_88;
  wire Memory_n_89;
  wire Memory_n_90;
  wire Memory_n_91;
  wire Memory_n_92;
  wire Memory_n_93;
  wire Memory_n_94;
  wire Memory_n_95;
  wire Memory_n_96;
  wire Memory_n_97;
  wire Memory_n_98;
  wire Memory_n_99;
  wire Mux_ALU_A_n_32;
  wire Mux_ALU_A_n_33;
  wire Mux_ALU_A_n_34;
  wire Mux_ALU_A_n_35;
  wire Mux_ALU_A_n_36;
  wire Mux_ALU_A_n_37;
  wire Mux_ALU_A_n_38;
  wire Mux_ALU_A_n_39;
  wire Mux_ALU_A_n_40;
  wire Mux_ALU_A_n_41;
  wire Mux_ALU_A_n_42;
  wire Mux_ALU_A_n_43;
  wire Mux_ALU_A_n_44;
  wire Mux_ALU_A_n_45;
  wire Mux_ALU_A_n_46;
  wire Mux_ALU_A_n_47;
  wire Mux_ALU_A_n_48;
  wire Mux_ALU_A_n_49;
  wire Mux_ALU_A_n_50;
  wire Mux_ALU_A_n_51;
  wire Mux_ALU_A_n_52;
  wire Mux_ALU_A_n_53;
  wire Mux_ALU_A_n_54;
  wire Mux_ALU_A_n_55;
  wire Mux_ALU_B_n_32;
  wire Mux_ALU_B_n_33;
  wire Mux_ALU_B_n_34;
  wire Mux_FW_A_n_32;
  wire Mux_FW_A_n_33;
  wire Mux_FW_A_n_34;
  wire Mux_FW_A_n_35;
  wire Mux_FW_A_n_36;
  wire Mux_FW_A_n_37;
  wire Mux_FW_A_n_38;
  wire Mux_FW_A_n_39;
  wire Mux_FW_A_n_40;
  wire Mux_FW_A_n_41;
  wire Mux_FW_A_n_42;
  wire Mux_FW_A_n_43;
  wire Mux_FW_A_n_44;
  wire Mux_FW_A_n_45;
  wire Mux_FW_A_n_46;
  wire Mux_FW_A_n_47;
  wire Mux_FW_A_n_48;
  wire Mux_FW_A_n_49;
  wire Mux_FW_A_n_50;
  wire Mux_FW_A_n_51;
  wire Mux_FW_A_n_52;
  wire Mux_FW_A_n_53;
  wire Mux_FW_A_n_54;
  wire Mux_FW_A_n_55;
  wire Mux_FW_A_n_56;
  wire Mux_FW_A_n_57;
  wire Mux_FW_A_n_58;
  wire Mux_FW_A_n_59;
  wire Mux_FW_A_n_60;
  wire Mux_FW_A_n_61;
  wire Mux_FW_A_n_62;
  wire Mux_FW_A_n_63;
  wire Mux_FW_A_n_64;
  wire Mux_FW_A_n_65;
  wire Mux_FW_A_n_66;
  wire Mux_FW_A_n_67;
  wire Mux_FW_A_n_68;
  wire Mux_FW_A_n_69;
  wire Mux_FW_A_n_70;
  wire Mux_FW_A_n_71;
  wire Mux_FW_A_n_72;
  wire Mux_FW_A_n_73;
  wire Mux_FW_A_n_74;
  wire Mux_FW_A_n_75;
  wire Mux_FW_A_n_76;
  wire Mux_FW_A_n_77;
  wire Mux_FW_A_n_78;
  wire Mux_FW_A_n_79;
  wire Mux_FW_A_n_80;
  wire Mux_FW_A_n_81;
  wire Mux_FW_A_n_82;
  wire Mux_FW_A_n_83;
  wire Mux_FW_A_n_84;
  wire Mux_FW_A_n_85;
  wire Mux_FW_A_n_86;
  wire Mux_FW_A_n_87;
  wire Mux_FW_A_n_88;
  wire Mux_FW_A_n_89;
  wire Mux_FW_A_n_90;
  wire Mux_FW_A_n_91;
  wire Mux_FW_A_n_92;
  wire Mux_FW_A_n_93;
  wire Mux_FW_A_n_94;
  wire Mux_FW_A_n_95;
  wire Mux_FW_A_n_96;
  wire Mux_FW_B_n_32;
  wire Mux_FW_B_n_33;
  wire Mux_FW_B_n_34;
  wire Mux_FW_B_n_35;
  wire Mux_FW_B_n_36;
  wire Mux_FW_B_n_37;
  wire PC_WE2;
  wire [31:0]PC_in;
  wire PC_n_0;
  wire PC_n_1;
  wire PC_n_10;
  wire PC_n_11;
  wire PC_n_12;
  wire PC_n_13;
  wire PC_n_14;
  wire PC_n_15;
  wire PC_n_16;
  wire PC_n_17;
  wire PC_n_18;
  wire PC_n_19;
  wire PC_n_2;
  wire PC_n_20;
  wire PC_n_21;
  wire PC_n_3;
  wire PC_n_36;
  wire PC_n_37;
  wire PC_n_38;
  wire PC_n_39;
  wire PC_n_4;
  wire PC_n_40;
  wire PC_n_41;
  wire PC_n_42;
  wire PC_n_43;
  wire PC_n_44;
  wire PC_n_45;
  wire PC_n_46;
  wire PC_n_47;
  wire PC_n_48;
  wire PC_n_49;
  wire PC_n_5;
  wire PC_n_50;
  wire PC_n_51;
  wire PC_n_52;
  wire PC_n_6;
  wire PC_n_7;
  wire PC_n_8;
  wire PC_n_9;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [15:0]SWITCHES_IBUF;
  wire \WB_packed_reg[PC_n_0_4][0] ;
  wire \WB_packed_reg[PC_n_0_4][10] ;
  wire \WB_packed_reg[PC_n_0_4][11] ;
  wire \WB_packed_reg[PC_n_0_4][12] ;
  wire \WB_packed_reg[PC_n_0_4][13] ;
  wire \WB_packed_reg[PC_n_0_4][14] ;
  wire \WB_packed_reg[PC_n_0_4][15] ;
  wire \WB_packed_reg[PC_n_0_4][16] ;
  wire \WB_packed_reg[PC_n_0_4][17] ;
  wire \WB_packed_reg[PC_n_0_4][18] ;
  wire \WB_packed_reg[PC_n_0_4][19] ;
  wire \WB_packed_reg[PC_n_0_4][1] ;
  wire \WB_packed_reg[PC_n_0_4][20] ;
  wire \WB_packed_reg[PC_n_0_4][21] ;
  wire \WB_packed_reg[PC_n_0_4][22] ;
  wire \WB_packed_reg[PC_n_0_4][23] ;
  wire \WB_packed_reg[PC_n_0_4][24] ;
  wire \WB_packed_reg[PC_n_0_4][25] ;
  wire \WB_packed_reg[PC_n_0_4][26] ;
  wire \WB_packed_reg[PC_n_0_4][27] ;
  wire \WB_packed_reg[PC_n_0_4][28] ;
  wire \WB_packed_reg[PC_n_0_4][29] ;
  wire \WB_packed_reg[PC_n_0_4][2] ;
  wire \WB_packed_reg[PC_n_0_4][30] ;
  wire \WB_packed_reg[PC_n_0_4][31] ;
  wire \WB_packed_reg[PC_n_0_4][3] ;
  wire \WB_packed_reg[PC_n_0_4][4] ;
  wire \WB_packed_reg[PC_n_0_4][5] ;
  wire \WB_packed_reg[PC_n_0_4][6] ;
  wire \WB_packed_reg[PC_n_0_4][7] ;
  wire \WB_packed_reg[PC_n_0_4][8] ;
  wire \WB_packed_reg[PC_n_0_4][9] ;
  wire \WB_packed_reg[RFW_Addr_n_0_][0] ;
  wire \WB_packed_reg[RFW_Addr_n_0_][1] ;
  wire \WB_packed_reg[RFW_Addr_n_0_][2] ;
  wire \WB_packed_reg[RFW_Addr_n_0_][3] ;
  wire \WB_packed_reg[RFW_Addr_n_0_][4] ;
  wire \WB_packed_reg[RF_SEL_n_0_][0] ;
  wire \WB_packed_reg[RF_SEL_n_0_][1] ;
  wire \WB_packed_reg[RF_WE_n_0_] ;
  wire \WB_packed_reg[op_code_n_0_][0] ;
  wire \WB_packed_reg[op_code_n_0_][1] ;
  wire \WB_packed_reg[op_code_n_0_][2] ;
  wire \WB_packed_reg[op_code_n_0_][3] ;
  wire \WB_packed_reg[op_code_n_0_][4] ;
  wire \WB_packed_reg[op_code_n_0_][5] ;
  wire \WB_packed_reg[op_code_n_0_][6] ;
  wire \WB_packed_reg[result_n_0_][0] ;
  wire \WB_packed_reg[result_n_0_][10] ;
  wire \WB_packed_reg[result_n_0_][11] ;
  wire \WB_packed_reg[result_n_0_][12] ;
  wire \WB_packed_reg[result_n_0_][13] ;
  wire \WB_packed_reg[result_n_0_][14] ;
  wire \WB_packed_reg[result_n_0_][15] ;
  wire \WB_packed_reg[result_n_0_][16] ;
  wire \WB_packed_reg[result_n_0_][17] ;
  wire \WB_packed_reg[result_n_0_][18] ;
  wire \WB_packed_reg[result_n_0_][19] ;
  wire \WB_packed_reg[result_n_0_][1] ;
  wire \WB_packed_reg[result_n_0_][20] ;
  wire \WB_packed_reg[result_n_0_][21] ;
  wire \WB_packed_reg[result_n_0_][22] ;
  wire \WB_packed_reg[result_n_0_][23] ;
  wire \WB_packed_reg[result_n_0_][24] ;
  wire \WB_packed_reg[result_n_0_][25] ;
  wire \WB_packed_reg[result_n_0_][26] ;
  wire \WB_packed_reg[result_n_0_][27] ;
  wire \WB_packed_reg[result_n_0_][28] ;
  wire \WB_packed_reg[result_n_0_][29] ;
  wire \WB_packed_reg[result_n_0_][2] ;
  wire \WB_packed_reg[result_n_0_][30] ;
  wire \WB_packed_reg[result_n_0_][31] ;
  wire \WB_packed_reg[result_n_0_][3] ;
  wire \WB_packed_reg[result_n_0_][4] ;
  wire \WB_packed_reg[result_n_0_][5] ;
  wire \WB_packed_reg[result_n_0_][6] ;
  wire \WB_packed_reg[result_n_0_][7] ;
  wire \WB_packed_reg[result_n_0_][8] ;
  wire \WB_packed_reg[result_n_0_][9] ;
  wire clk_50_BUFG;
  wire [4:2]ioBuffer;
  wire [31:0]ir;
  wire [31:0]mem_DM_Data;
  wire p_0_in;
  wire [6:0]p_0_out;
  wire p_2_out;
  wire p_3_out;
  wire [31:0]result;
  wire [31:0]rs10;
  wire [31:0]rs20;
  wire [31:0]w_data;

  (* ORIG_CELL_NAME = "ALU_packed_reg[ALU_FUN][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[ALU_FUN][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[ALU_FUN] [0]),
        .Q(\ALU_packed_reg[ALU_FUN_n_0_][0] ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "ALU_packed_reg[ALU_FUN][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[ALU_FUN][0]_rep 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_110),
        .Q(\ALU_packed_reg[ALU_FUN][0]_rep_n_0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[ALU_FUN][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[ALU_FUN] [1]),
        .Q(\ALU_packed_reg[ALU_FUN_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[ALU_FUN][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[ALU_FUN] [2]),
        .Q(\ALU_packed_reg[ALU_FUN_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[ALU_FUN][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[ALU_FUN] [3]),
        .Q(\ALU_packed_reg[ALU_FUN_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[DM_Size][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[12]),
        .Q(\ALU_packed_reg[DM_Size] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[DM_Size][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[13]),
        .Q(\ALU_packed_reg[DM_Size] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[DM_WE] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_3_out),
        .Q(\ALU_packed_reg[DM_WE]__0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_33),
        .Q(\ALU_packed_reg[IMMED_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [10]),
        .Q(\ALU_packed_reg[IMMED_n_0_][10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [11]),
        .Q(\ALU_packed_reg[IMMED_n_0_][11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [12]),
        .Q(\ALU_packed_reg[IMMED_n_0_][12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [13]),
        .Q(\ALU_packed_reg[IMMED_n_0_][13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [14]),
        .Q(\ALU_packed_reg[IMMED_n_0_][14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [15]),
        .Q(\ALU_packed_reg[IMMED_n_0_][15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [16]),
        .Q(\ALU_packed_reg[IMMED_n_0_][16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [17]),
        .Q(\ALU_packed_reg[IMMED_n_0_][17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [18]),
        .Q(\ALU_packed_reg[IMMED_n_0_][18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [19]),
        .Q(\ALU_packed_reg[IMMED_n_0_][19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [1]),
        .Q(\ALU_packed_reg[IMMED_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [20]),
        .Q(\ALU_packed_reg[IMMED_n_0_][20] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [21]),
        .Q(\ALU_packed_reg[IMMED_n_0_][21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [22]),
        .Q(\ALU_packed_reg[IMMED_n_0_][22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [23]),
        .Q(\ALU_packed_reg[IMMED_n_0_][23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [24]),
        .Q(\ALU_packed_reg[IMMED_n_0_][24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [25]),
        .Q(\ALU_packed_reg[IMMED_n_0_][25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [26]),
        .Q(\ALU_packed_reg[IMMED_n_0_][26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [27]),
        .Q(\ALU_packed_reg[IMMED_n_0_][27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [28]),
        .Q(\ALU_packed_reg[IMMED_n_0_][28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [29]),
        .Q(\ALU_packed_reg[IMMED_n_0_][29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [2]),
        .Q(\ALU_packed_reg[IMMED_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [30]),
        .Q(\ALU_packed_reg[IMMED_n_0_][30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [31]),
        .Q(\ALU_packed_reg[IMMED_n_0_][31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [3]),
        .Q(\ALU_packed_reg[IMMED_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [4]),
        .Q(\ALU_packed_reg[IMMED_n_0_][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [5]),
        .Q(\ALU_packed_reg[IMMED_n_0_][5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [6]),
        .Q(\ALU_packed_reg[IMMED_n_0_][6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [7]),
        .Q(\ALU_packed_reg[IMMED_n_0_][7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [8]),
        .Q(\ALU_packed_reg[IMMED_n_0_][8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[IMMED][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[IMMED] [9]),
        .Q(\ALU_packed_reg[IMMED_n_0_][9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [10]),
        .Q(\ALU_packed_reg[PC4] [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [11]),
        .Q(\ALU_packed_reg[PC4] [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [12]),
        .Q(\ALU_packed_reg[PC4] [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [13]),
        .Q(\ALU_packed_reg[PC4] [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [14]),
        .Q(\ALU_packed_reg[PC4] [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [15]),
        .Q(\ALU_packed_reg[PC4] [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [16]),
        .Q(\ALU_packed_reg[PC4] [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [17]),
        .Q(\ALU_packed_reg[PC4] [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [18]),
        .Q(\ALU_packed_reg[PC4] [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [19]),
        .Q(\ALU_packed_reg[PC4] [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [1]),
        .Q(\ALU_packed_reg[PC4] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [20]),
        .Q(\ALU_packed_reg[PC4] [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [21]),
        .Q(\ALU_packed_reg[PC4] [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [22]),
        .Q(\ALU_packed_reg[PC4] [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [23]),
        .Q(\ALU_packed_reg[PC4] [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [24]),
        .Q(\ALU_packed_reg[PC4] [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [25]),
        .Q(\ALU_packed_reg[PC4] [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [26]),
        .Q(\ALU_packed_reg[PC4] [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [27]),
        .Q(\ALU_packed_reg[PC4] [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [28]),
        .Q(\ALU_packed_reg[PC4] [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [29]),
        .Q(\ALU_packed_reg[PC4] [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [2]),
        .Q(\ALU_packed_reg[PC4] [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [30]),
        .Q(\ALU_packed_reg[PC4] [30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [31]),
        .Q(\ALU_packed_reg[PC4] [31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [3]),
        .Q(\ALU_packed_reg[PC4] [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [4]),
        .Q(\ALU_packed_reg[PC4] [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [5]),
        .Q(\ALU_packed_reg[PC4] [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [6]),
        .Q(\ALU_packed_reg[PC4] [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [7]),
        .Q(\ALU_packed_reg[PC4] [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [8]),
        .Q(\ALU_packed_reg[PC4] [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC4][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC4] [9]),
        .Q(\ALU_packed_reg[PC4] [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [0]),
        .Q(\ALU_packed_reg[PC_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [10]),
        .Q(\ALU_packed_reg[PC_n_0_][10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [11]),
        .Q(\ALU_packed_reg[PC_n_0_][11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [12]),
        .Q(\ALU_packed_reg[PC_n_0_][12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [13]),
        .Q(\ALU_packed_reg[PC_n_0_][13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [14]),
        .Q(\ALU_packed_reg[PC_n_0_][14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [15]),
        .Q(\ALU_packed_reg[PC_n_0_][15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [16]),
        .Q(\ALU_packed_reg[PC_n_0_][16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [17]),
        .Q(\ALU_packed_reg[PC_n_0_][17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [18]),
        .Q(\ALU_packed_reg[PC_n_0_][18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [19]),
        .Q(\ALU_packed_reg[PC_n_0_][19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [1]),
        .Q(\ALU_packed_reg[PC_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [20]),
        .Q(\ALU_packed_reg[PC_n_0_][20] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [21]),
        .Q(\ALU_packed_reg[PC_n_0_][21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [22]),
        .Q(\ALU_packed_reg[PC_n_0_][22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [23]),
        .Q(\ALU_packed_reg[PC_n_0_][23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [24]),
        .Q(\ALU_packed_reg[PC_n_0_][24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [25]),
        .Q(\ALU_packed_reg[PC_n_0_][25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [26]),
        .Q(\ALU_packed_reg[PC_n_0_][26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [27]),
        .Q(\ALU_packed_reg[PC_n_0_][27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [28]),
        .Q(\ALU_packed_reg[PC_n_0_][28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [29]),
        .Q(\ALU_packed_reg[PC_n_0_][29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [2]),
        .Q(\ALU_packed_reg[PC_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [30]),
        .Q(\ALU_packed_reg[PC_n_0_][30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [31]),
        .Q(\ALU_packed_reg[PC_n_0_][31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [3]),
        .Q(\ALU_packed_reg[PC_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [4]),
        .Q(\ALU_packed_reg[PC_n_0_][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [5]),
        .Q(\ALU_packed_reg[PC_n_0_][5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [6]),
        .Q(\ALU_packed_reg[PC_n_0_][6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [7]),
        .Q(\ALU_packed_reg[PC_n_0_][7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [8]),
        .Q(\ALU_packed_reg[PC_n_0_][8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[PC][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed_reg[PC] [9]),
        .Q(\ALU_packed_reg[PC_n_0_][9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RFW_Addr][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[7]),
        .Q(\ALU_packed_reg[RFW_Addr_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RFW_Addr][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[8]),
        .Q(\ALU_packed_reg[RFW_Addr_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RFW_Addr][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[9]),
        .Q(\ALU_packed_reg[RFW_Addr_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RFW_Addr][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[10]),
        .Q(\ALU_packed_reg[RFW_Addr_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RFW_Addr][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[11]),
        .Q(\ALU_packed_reg[RFW_Addr_n_0_][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RF_SEL][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[RF_SEL] [0]),
        .Q(\ALU_packed_reg[RF_SEL] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RF_SEL][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[RF_SEL] [1]),
        .Q(\ALU_packed_reg[RF_SEL] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RF_WE] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_2_out),
        .Q(\ALU_packed_reg[RF_WE]__0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_44),
        .Q(\ALU_packed_reg[RS_n_0_1][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_54),
        .Q(\ALU_packed_reg[RS_n_0_1][10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_55),
        .Q(\ALU_packed_reg[RS_n_0_1][11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_56),
        .Q(\ALU_packed_reg[RS_n_0_1][12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_57),
        .Q(\ALU_packed_reg[RS_n_0_1][13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_58),
        .Q(\ALU_packed_reg[RS_n_0_1][14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_59),
        .Q(\ALU_packed_reg[RS_n_0_1][15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_60),
        .Q(\ALU_packed_reg[RS_n_0_1][16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_61),
        .Q(\ALU_packed_reg[RS_n_0_1][17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_62),
        .Q(\ALU_packed_reg[RS_n_0_1][18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_63),
        .Q(\ALU_packed_reg[RS_n_0_1][19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_45),
        .Q(\ALU_packed_reg[RS_n_0_1][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_64),
        .Q(\ALU_packed_reg[RS_n_0_1][20] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_65),
        .Q(\ALU_packed_reg[RS_n_0_1][21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_66),
        .Q(\ALU_packed_reg[RS_n_0_1][22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_67),
        .Q(\ALU_packed_reg[RS_n_0_1][23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_68),
        .Q(\ALU_packed_reg[RS_n_0_1][24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_69),
        .Q(\ALU_packed_reg[RS_n_0_1][25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_70),
        .Q(\ALU_packed_reg[RS_n_0_1][26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_71),
        .Q(\ALU_packed_reg[RS_n_0_1][27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_72),
        .Q(\ALU_packed_reg[RS_n_0_1][28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_73),
        .Q(\ALU_packed_reg[RS_n_0_1][29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_46),
        .Q(\ALU_packed_reg[RS_n_0_1][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_74),
        .Q(\ALU_packed_reg[RS_n_0_1][30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_75),
        .Q(\ALU_packed_reg[RS_n_0_1][31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_47),
        .Q(\ALU_packed_reg[RS_n_0_1][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_48),
        .Q(\ALU_packed_reg[RS_n_0_1][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_49),
        .Q(\ALU_packed_reg[RS_n_0_1][5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_50),
        .Q(\ALU_packed_reg[RS_n_0_1][6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_51),
        .Q(\ALU_packed_reg[RS_n_0_1][7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_52),
        .Q(\ALU_packed_reg[RS_n_0_1][8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_53),
        .Q(\ALU_packed_reg[RS_n_0_1][9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1_Addr][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[15]),
        .Q(\ALU_packed_reg[RS1_Addr_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1_Addr][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[16]),
        .Q(\ALU_packed_reg[RS1_Addr_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1_Addr][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[17]),
        .Q(\ALU_packed_reg[RS1_Addr_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1_Addr][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[18]),
        .Q(\ALU_packed_reg[RS1_Addr_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS1_Addr][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[19]),
        .Q(\ALU_packed_reg[RS1_Addr_n_0_][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_76),
        .Q(\ALU_packed_reg[RS_n_0_2][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_86),
        .Q(\ALU_packed_reg[RS_n_0_2][10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_87),
        .Q(\ALU_packed_reg[RS_n_0_2][11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_88),
        .Q(\ALU_packed_reg[RS_n_0_2][12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_89),
        .Q(\ALU_packed_reg[RS_n_0_2][13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_90),
        .Q(\ALU_packed_reg[RS_n_0_2][14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_91),
        .Q(\ALU_packed_reg[RS_n_0_2][15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_92),
        .Q(\ALU_packed_reg[RS_n_0_2][16] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_93),
        .Q(\ALU_packed_reg[RS_n_0_2][17] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_94),
        .Q(\ALU_packed_reg[RS_n_0_2][18] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_95),
        .Q(\ALU_packed_reg[RS_n_0_2][19] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_77),
        .Q(\ALU_packed_reg[RS_n_0_2][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_96),
        .Q(\ALU_packed_reg[RS_n_0_2][20] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_97),
        .Q(\ALU_packed_reg[RS_n_0_2][21] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_98),
        .Q(\ALU_packed_reg[RS_n_0_2][22] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_99),
        .Q(\ALU_packed_reg[RS_n_0_2][23] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_100),
        .Q(\ALU_packed_reg[RS_n_0_2][24] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_101),
        .Q(\ALU_packed_reg[RS_n_0_2][25] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_102),
        .Q(\ALU_packed_reg[RS_n_0_2][26] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_103),
        .Q(\ALU_packed_reg[RS_n_0_2][27] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_104),
        .Q(\ALU_packed_reg[RS_n_0_2][28] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_105),
        .Q(\ALU_packed_reg[RS_n_0_2][29] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_78),
        .Q(\ALU_packed_reg[RS_n_0_2][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_106),
        .Q(\ALU_packed_reg[RS_n_0_2][30] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_107),
        .Q(\ALU_packed_reg[RS_n_0_2][31] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_79),
        .Q(\ALU_packed_reg[RS_n_0_2][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_80),
        .Q(\ALU_packed_reg[RS_n_0_2][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_81),
        .Q(\ALU_packed_reg[RS_n_0_2][5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_82),
        .Q(\ALU_packed_reg[RS_n_0_2][6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_83),
        .Q(\ALU_packed_reg[RS_n_0_2][7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_84),
        .Q(\ALU_packed_reg[RS_n_0_2][8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(Memory_n_85),
        .Q(\ALU_packed_reg[RS_n_0_2][9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2_Addr][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[20]),
        .Q(\ALU_packed_reg[RS2_Addr_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2_Addr][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[21]),
        .Q(\ALU_packed_reg[RS2_Addr_n_0_][1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2_Addr][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[22]),
        .Q(\ALU_packed_reg[RS2_Addr_n_0_][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2_Addr][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[23]),
        .Q(\ALU_packed_reg[RS2_Addr_n_0_][3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[RS2_Addr][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[24]),
        .Q(\ALU_packed_reg[RS2_Addr_n_0_][4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[func3][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ir[14]),
        .Q(\ALU_packed_reg[func_n_0_3][2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[0]),
        .Q(\ALU_packed_reg[op_code] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[1]),
        .Q(\ALU_packed_reg[op_code] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[2]),
        .Q(\ALU_packed_reg[op_code] [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[3]),
        .Q(\ALU_packed_reg[op_code] [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[4]),
        .Q(\ALU_packed_reg[op_code] [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[5]),
        .Q(\ALU_packed_reg[op_code] [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[op_code][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(p_0_out[6]),
        .Q(\ALU_packed_reg[op_code] [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[srcA_SEL][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[srcA_SEL] ),
        .Q(\ALU_packed_reg[srcA_SEL_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[srcB_SEL][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[srcB_SEL] [0]),
        .Q(\ALU_packed_reg[srcB_SEL_n_0_][0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ALU_packed_reg[srcB_SEL][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DEC_packed[srcB_SEL] [1]),
        .Q(\ALU_packed_reg[srcB_SEL_n_0_][1] ),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \DEC_packed[PC4][4]_i_2 
       (.I0(\IF_packed[PC] [2]),
        .O(\DEC_packed[PC4][4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [10]),
        .Q(\DEC_packed_reg[PC4] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [11]),
        .Q(\DEC_packed_reg[PC4] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [12]),
        .Q(\DEC_packed_reg[PC4] [12]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][12]_i_1 
       (.CI(\DEC_packed_reg[PC4][8]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][12]_i_1_n_0 ,\DEC_packed_reg[PC4][12]_i_1_n_1 ,\DEC_packed_reg[PC4][12]_i_1_n_2 ,\DEC_packed_reg[PC4][12]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [12:9]),
        .S(\IF_packed[PC] [12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [13]),
        .Q(\DEC_packed_reg[PC4] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [14]),
        .Q(\DEC_packed_reg[PC4] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [15]),
        .Q(\DEC_packed_reg[PC4] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [16]),
        .Q(\DEC_packed_reg[PC4] [16]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][16]_i_1 
       (.CI(\DEC_packed_reg[PC4][12]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][16]_i_1_n_0 ,\DEC_packed_reg[PC4][16]_i_1_n_1 ,\DEC_packed_reg[PC4][16]_i_1_n_2 ,\DEC_packed_reg[PC4][16]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [16:13]),
        .S({PC_n_21,\IF_packed[PC] [15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [17]),
        .Q(\DEC_packed_reg[PC4] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [18]),
        .Q(\DEC_packed_reg[PC4] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [19]),
        .Q(\DEC_packed_reg[PC4] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [1]),
        .Q(\DEC_packed_reg[PC4] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [20]),
        .Q(\DEC_packed_reg[PC4] [20]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][20]_i_1 
       (.CI(\DEC_packed_reg[PC4][16]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][20]_i_1_n_0 ,\DEC_packed_reg[PC4][20]_i_1_n_1 ,\DEC_packed_reg[PC4][20]_i_1_n_2 ,\DEC_packed_reg[PC4][20]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [20:17]),
        .S({PC_n_17,PC_n_18,PC_n_19,PC_n_20}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [21]),
        .Q(\DEC_packed_reg[PC4] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [22]),
        .Q(\DEC_packed_reg[PC4] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [23]),
        .Q(\DEC_packed_reg[PC4] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [24]),
        .Q(\DEC_packed_reg[PC4] [24]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][24]_i_1 
       (.CI(\DEC_packed_reg[PC4][20]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][24]_i_1_n_0 ,\DEC_packed_reg[PC4][24]_i_1_n_1 ,\DEC_packed_reg[PC4][24]_i_1_n_2 ,\DEC_packed_reg[PC4][24]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [24:21]),
        .S({PC_n_13,PC_n_14,PC_n_15,PC_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [25]),
        .Q(\DEC_packed_reg[PC4] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [26]),
        .Q(\DEC_packed_reg[PC4] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [27]),
        .Q(\DEC_packed_reg[PC4] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [28]),
        .Q(\DEC_packed_reg[PC4] [28]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][28]_i_1 
       (.CI(\DEC_packed_reg[PC4][24]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][28]_i_1_n_0 ,\DEC_packed_reg[PC4][28]_i_1_n_1 ,\DEC_packed_reg[PC4][28]_i_1_n_2 ,\DEC_packed_reg[PC4][28]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [28:25]),
        .S({PC_n_9,PC_n_10,PC_n_11,PC_n_12}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [29]),
        .Q(\DEC_packed_reg[PC4] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [2]),
        .Q(\DEC_packed_reg[PC4] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [30]),
        .Q(\DEC_packed_reg[PC4] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [31]),
        .Q(\DEC_packed_reg[PC4] [31]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][31]_i_1 
       (.CI(\DEC_packed_reg[PC4][28]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][31]_i_1_n_2 ,\DEC_packed_reg[PC4][31]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [31:29]),
        .S({\<const0> ,PC_n_6,PC_n_7,PC_n_8}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [3]),
        .Q(\DEC_packed_reg[PC4] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [4]),
        .Q(\DEC_packed_reg[PC4] [4]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][4]_i_1 
       (.CI(\<const0> ),
        .CO({\DEC_packed_reg[PC4][4]_i_1_n_0 ,\DEC_packed_reg[PC4][4]_i_1_n_1 ,\DEC_packed_reg[PC4][4]_i_1_n_2 ,\DEC_packed_reg[PC4][4]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\IF_packed[PC] [2],\<const0> }),
        .O(\IF_packed[PC4] [4:1]),
        .S({\IF_packed[PC] [4:3],\DEC_packed[PC4][4]_i_2_n_0 ,PC_n_36}));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [5]),
        .Q(\DEC_packed_reg[PC4] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [6]),
        .Q(\DEC_packed_reg[PC4] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [7]),
        .Q(\DEC_packed_reg[PC4] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [8]),
        .Q(\DEC_packed_reg[PC4] [8]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DEC_packed_reg[PC4][8]_i_1 
       (.CI(\DEC_packed_reg[PC4][4]_i_1_n_0 ),
        .CO({\DEC_packed_reg[PC4][8]_i_1_n_0 ,\DEC_packed_reg[PC4][8]_i_1_n_1 ,\DEC_packed_reg[PC4][8]_i_1_n_2 ,\DEC_packed_reg[PC4][8]_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\IF_packed[PC4] [8:5]),
        .S(\IF_packed[PC] [8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC4][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC4] [9]),
        .Q(\DEC_packed_reg[PC4] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_37),
        .Q(\DEC_packed_reg[PC] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [10]),
        .Q(\DEC_packed_reg[PC] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [11]),
        .Q(\DEC_packed_reg[PC] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [12]),
        .Q(\DEC_packed_reg[PC] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [13]),
        .Q(\DEC_packed_reg[PC] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [14]),
        .Q(\DEC_packed_reg[PC] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [15]),
        .Q(\DEC_packed_reg[PC] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_21),
        .Q(\DEC_packed_reg[PC] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_20),
        .Q(\DEC_packed_reg[PC] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_19),
        .Q(\DEC_packed_reg[PC] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_18),
        .Q(\DEC_packed_reg[PC] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_36),
        .Q(\DEC_packed_reg[PC] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_17),
        .Q(\DEC_packed_reg[PC] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_16),
        .Q(\DEC_packed_reg[PC] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_15),
        .Q(\DEC_packed_reg[PC] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_14),
        .Q(\DEC_packed_reg[PC] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_13),
        .Q(\DEC_packed_reg[PC] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_12),
        .Q(\DEC_packed_reg[PC] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_11),
        .Q(\DEC_packed_reg[PC] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_10),
        .Q(\DEC_packed_reg[PC] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_9),
        .Q(\DEC_packed_reg[PC] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_8),
        .Q(\DEC_packed_reg[PC] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [2]),
        .Q(\DEC_packed_reg[PC] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_7),
        .Q(\DEC_packed_reg[PC] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(PC_n_6),
        .Q(\DEC_packed_reg[PC] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [3]),
        .Q(\DEC_packed_reg[PC] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [4]),
        .Q(\DEC_packed_reg[PC] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [5]),
        .Q(\DEC_packed_reg[PC] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [6]),
        .Q(\DEC_packed_reg[PC] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [7]),
        .Q(\DEC_packed_reg[PC] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [8]),
        .Q(\DEC_packed_reg[PC] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DEC_packed_reg[PC][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\IF_packed[PC] [9]),
        .Q(\DEC_packed_reg[PC] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[DM_Sign] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[func_n_0_3][2] ),
        .Q(\DM_packed_reg[DM_Sign_n_0_] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[DM_Size][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[DM_Size] [0]),
        .Q(\DM_packed_reg[DM_Size_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[DM_Size][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[DM_Size] [1]),
        .Q(\DM_packed_reg[DM_Size_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[DM_WE] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[DM_WE]__0 ),
        .Q(\DM_packed_reg[DM_WE_n_0_] ),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC_n_0_][0] ),
        .Q(\DM_packed_reg[PC4] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [10]),
        .Q(\DM_packed_reg[PC4] [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [11]),
        .Q(\DM_packed_reg[PC4] [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [12]),
        .Q(\DM_packed_reg[PC4] [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [13]),
        .Q(\DM_packed_reg[PC4] [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [14]),
        .Q(\DM_packed_reg[PC4] [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [15]),
        .Q(\DM_packed_reg[PC4] [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [16]),
        .Q(\DM_packed_reg[PC4] [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [17]),
        .Q(\DM_packed_reg[PC4] [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [18]),
        .Q(\DM_packed_reg[PC4] [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [19]),
        .Q(\DM_packed_reg[PC4] [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [1]),
        .Q(\DM_packed_reg[PC4] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [20]),
        .Q(\DM_packed_reg[PC4] [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [21]),
        .Q(\DM_packed_reg[PC4] [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [22]),
        .Q(\DM_packed_reg[PC4] [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [23]),
        .Q(\DM_packed_reg[PC4] [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [24]),
        .Q(\DM_packed_reg[PC4] [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [25]),
        .Q(\DM_packed_reg[PC4] [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [26]),
        .Q(\DM_packed_reg[PC4] [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [27]),
        .Q(\DM_packed_reg[PC4] [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [28]),
        .Q(\DM_packed_reg[PC4] [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [29]),
        .Q(\DM_packed_reg[PC4] [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [2]),
        .Q(\DM_packed_reg[PC4] [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [30]),
        .Q(\DM_packed_reg[PC4] [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [31]),
        .Q(\DM_packed_reg[PC4] [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [3]),
        .Q(\DM_packed_reg[PC4] [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [4]),
        .Q(\DM_packed_reg[PC4] [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [5]),
        .Q(\DM_packed_reg[PC4] [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [6]),
        .Q(\DM_packed_reg[PC4] [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [7]),
        .Q(\DM_packed_reg[PC4] [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [8]),
        .Q(\DM_packed_reg[PC4] [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[PC4][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[PC4] [9]),
        .Q(\DM_packed_reg[PC4] [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RFW_Addr][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RFW_Addr_n_0_][0] ),
        .Q(\DM_packed_reg[RFW_Addr_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RFW_Addr][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RFW_Addr_n_0_][1] ),
        .Q(\DM_packed_reg[RFW_Addr_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RFW_Addr][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RFW_Addr_n_0_][2] ),
        .Q(\DM_packed_reg[RFW_Addr_n_0_][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RFW_Addr][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RFW_Addr_n_0_][3] ),
        .Q(\DM_packed_reg[RFW_Addr_n_0_][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RFW_Addr][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RFW_Addr_n_0_][4] ),
        .Q(\DM_packed_reg[RFW_Addr_n_0_][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RF_SEL][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RF_SEL] [0]),
        .Q(\DM_packed_reg[RF_SEL] [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RF_SEL][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RF_SEL] [1]),
        .Q(\DM_packed_reg[RF_SEL] [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RF_WE] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[RF_WE]__0 ),
        .Q(\DM_packed_reg[RF_WE_n_0_] ),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[10]),
        .Q(Q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[11]),
        .Q(Q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[12]),
        .Q(Q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[13]),
        .Q(Q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[14]),
        .Q(Q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[15]),
        .Q(Q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[16]),
        .Q(\DM_packed_reg[RS_n_0_2][16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[17]),
        .Q(\DM_packed_reg[RS_n_0_2][17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[18]),
        .Q(\DM_packed_reg[RS_n_0_2][18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[19]),
        .Q(\DM_packed_reg[RS_n_0_2][19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[20]),
        .Q(\DM_packed_reg[RS_n_0_2][20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[21]),
        .Q(\DM_packed_reg[RS_n_0_2][21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[22]),
        .Q(\DM_packed_reg[RS_n_0_2][22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[23]),
        .Q(\DM_packed_reg[RS_n_0_2][23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[24]),
        .Q(\DM_packed_reg[RS_n_0_2][24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[25]),
        .Q(\DM_packed_reg[RS_n_0_2][25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[26]),
        .Q(\DM_packed_reg[RS_n_0_2][26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[27]),
        .Q(\DM_packed_reg[RS_n_0_2][27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[28]),
        .Q(\DM_packed_reg[RS_n_0_2][28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[29]),
        .Q(\DM_packed_reg[RS_n_0_2][29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[30]),
        .Q(\DM_packed_reg[RS_n_0_2][30] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[31]),
        .Q(\DM_packed_reg[RS_n_0_2][31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[3]),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[4]),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[5]),
        .Q(Q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[6]),
        .Q(Q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[7]),
        .Q(Q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[8]),
        .Q(Q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[RS2][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(ALU_fwB[9]),
        .Q(Q[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [0]),
        .Q(\DM_packed_reg[op_code] [0]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [1]),
        .Q(\DM_packed_reg[op_code] [1]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [2]),
        .Q(\DM_packed_reg[op_code] [2]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [3]),
        .Q(\DM_packed_reg[op_code] [3]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [4]),
        .Q(\DM_packed_reg[op_code] [4]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [5]),
        .Q(\DM_packed_reg[op_code] [5]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[op_code][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\ALU_packed_reg[op_code] [6]),
        .Q(\DM_packed_reg[op_code] [6]),
        .R(Hazard_Generator_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[0]),
        .Q(IOBUS_addr[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[10]),
        .Q(IOBUS_addr[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[11]),
        .Q(IOBUS_addr[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[12]),
        .Q(IOBUS_addr[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[13]),
        .Q(IOBUS_addr[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[14]),
        .Q(IOBUS_addr[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[15]),
        .Q(IOBUS_addr[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[16]),
        .Q(IOBUS_addr[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[17]),
        .Q(IOBUS_addr[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[18]),
        .Q(IOBUS_addr[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[19]),
        .Q(IOBUS_addr[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[1]),
        .Q(IOBUS_addr[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[20]),
        .Q(IOBUS_addr[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[21]),
        .Q(IOBUS_addr[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[22]),
        .Q(IOBUS_addr[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[23]),
        .Q(IOBUS_addr[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[24]),
        .Q(IOBUS_addr[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[25]),
        .Q(IOBUS_addr[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[26]),
        .Q(IOBUS_addr[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[27]),
        .Q(IOBUS_addr[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[28]),
        .Q(IOBUS_addr[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[29]),
        .Q(IOBUS_addr[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[2]),
        .Q(IOBUS_addr[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[30]),
        .Q(IOBUS_addr[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[31]),
        .Q(IOBUS_addr[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[3]),
        .Q(IOBUS_addr[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[4]),
        .Q(IOBUS_addr[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[5]),
        .Q(IOBUS_addr[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[6]),
        .Q(IOBUS_addr[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[7]),
        .Q(IOBUS_addr[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[8]),
        .Q(IOBUS_addr[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \DM_packed_reg[result][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(result[9]),
        .Q(IOBUS_addr[9]),
        .R(\<const0> ));
  GND GND
       (.G(\<const0> ));
  Hazard_Gen Hazard_Generator
       (.ALU_fwA(ALU_fwA),
        .ALU_fwB(ALU_fwB),
        .\ALU_packed_reg[ALU_FUN][0] (Hazard_Generator_n_38),
        .\ALU_packed_reg[ALU_FUN][0]_0 (Hazard_Generator_n_41),
        .\ALU_packed_reg[ALU_FUN][0]_1 (Hazard_Generator_n_50),
        .\ALU_packed_reg[ALU_FUN][0]_10 (Hazard_Generator_n_94),
        .\ALU_packed_reg[ALU_FUN][0]_11 (Hazard_Generator_n_98),
        .\ALU_packed_reg[ALU_FUN][0]_12 (Hazard_Generator_n_106),
        .\ALU_packed_reg[ALU_FUN][0]_2 (Hazard_Generator_n_53),
        .\ALU_packed_reg[ALU_FUN][0]_3 (Hazard_Generator_n_55),
        .\ALU_packed_reg[ALU_FUN][0]_4 (Hazard_Generator_n_61),
        .\ALU_packed_reg[ALU_FUN][0]_5 (Hazard_Generator_n_62),
        .\ALU_packed_reg[ALU_FUN][0]_6 (Hazard_Generator_n_68),
        .\ALU_packed_reg[ALU_FUN][0]_7 (Hazard_Generator_n_74),
        .\ALU_packed_reg[ALU_FUN][0]_8 (Hazard_Generator_n_78),
        .\ALU_packed_reg[ALU_FUN][0]_9 (Hazard_Generator_n_81),
        .\ALU_packed_reg[ALU_FUN][0]_rep (Hazard_Generator_n_43),
        .\ALU_packed_reg[ALU_FUN][0]_rep_0 (Hazard_Generator_n_44),
        .\ALU_packed_reg[ALU_FUN][1] (Hazard_Generator_n_57),
        .\ALU_packed_reg[ALU_FUN][1]_0 (Hazard_Generator_n_63),
        .\ALU_packed_reg[ALU_FUN][1]_1 (Hazard_Generator_n_66),
        .\ALU_packed_reg[ALU_FUN][1]_2 (Hazard_Generator_n_69),
        .\ALU_packed_reg[ALU_FUN][1]_3 (Hazard_Generator_n_72),
        .\ALU_packed_reg[ALU_FUN][1]_4 (Hazard_Generator_n_75),
        .\ALU_packed_reg[ALU_FUN][1]_5 (Hazard_Generator_n_80),
        .\ALU_packed_reg[ALU_FUN][1]_6 (Hazard_Generator_n_86),
        .\ALU_packed_reg[ALU_FUN][1]_7 (Hazard_Generator_n_89),
        .\ALU_packed_reg[ALU_FUN][1]_8 (Hazard_Generator_n_91),
        .\ALU_packed_reg[ALU_FUN][1]_9 (Hazard_Generator_n_103),
        .\ALU_packed_reg[ALU_FUN][2] (Hazard_Generator_n_37),
        .\ALU_packed_reg[ALU_FUN][2]_0 (Hazard_Generator_n_42),
        .\ALU_packed_reg[ALU_FUN][2]_1 (Hazard_Generator_n_46),
        .\ALU_packed_reg[ALU_FUN][2]_10 (Hazard_Generator_n_65),
        .\ALU_packed_reg[ALU_FUN][2]_11 (Hazard_Generator_n_67),
        .\ALU_packed_reg[ALU_FUN][2]_12 (Hazard_Generator_n_70),
        .\ALU_packed_reg[ALU_FUN][2]_13 (Hazard_Generator_n_71),
        .\ALU_packed_reg[ALU_FUN][2]_14 (Hazard_Generator_n_73),
        .\ALU_packed_reg[ALU_FUN][2]_15 (Hazard_Generator_n_77),
        .\ALU_packed_reg[ALU_FUN][2]_16 (Hazard_Generator_n_79),
        .\ALU_packed_reg[ALU_FUN][2]_17 (Hazard_Generator_n_82),
        .\ALU_packed_reg[ALU_FUN][2]_18 (Hazard_Generator_n_83),
        .\ALU_packed_reg[ALU_FUN][2]_19 (Hazard_Generator_n_84),
        .\ALU_packed_reg[ALU_FUN][2]_2 (Hazard_Generator_n_47),
        .\ALU_packed_reg[ALU_FUN][2]_20 (Hazard_Generator_n_85),
        .\ALU_packed_reg[ALU_FUN][2]_21 (Hazard_Generator_n_87),
        .\ALU_packed_reg[ALU_FUN][2]_22 (Hazard_Generator_n_88),
        .\ALU_packed_reg[ALU_FUN][2]_23 (Hazard_Generator_n_90),
        .\ALU_packed_reg[ALU_FUN][2]_24 (Hazard_Generator_n_92),
        .\ALU_packed_reg[ALU_FUN][2]_25 (Hazard_Generator_n_93),
        .\ALU_packed_reg[ALU_FUN][2]_26 (Hazard_Generator_n_96),
        .\ALU_packed_reg[ALU_FUN][2]_27 (Hazard_Generator_n_97),
        .\ALU_packed_reg[ALU_FUN][2]_28 (Hazard_Generator_n_101),
        .\ALU_packed_reg[ALU_FUN][2]_29 (Hazard_Generator_n_102),
        .\ALU_packed_reg[ALU_FUN][2]_3 (Hazard_Generator_n_48),
        .\ALU_packed_reg[ALU_FUN][2]_30 (Hazard_Generator_n_104),
        .\ALU_packed_reg[ALU_FUN][2]_31 (Hazard_Generator_n_105),
        .\ALU_packed_reg[ALU_FUN][2]_4 (Hazard_Generator_n_49),
        .\ALU_packed_reg[ALU_FUN][2]_5 (Hazard_Generator_n_51),
        .\ALU_packed_reg[ALU_FUN][2]_6 (Hazard_Generator_n_52),
        .\ALU_packed_reg[ALU_FUN][2]_7 (Hazard_Generator_n_56),
        .\ALU_packed_reg[ALU_FUN][2]_8 (Hazard_Generator_n_60),
        .\ALU_packed_reg[ALU_FUN][2]_9 (Hazard_Generator_n_64),
        .\ALU_packed_reg[ALU_FUN][3] (Hazard_Generator_n_54),
        .\ALU_packed_reg[ALU_FUN][3]_0 (Hazard_Generator_n_59),
        .\ALU_packed_reg[ALU_FUN][3]_1 (Hazard_Generator_n_76),
        .\ALU_packed_reg[ALU_FUN][3]_2 (Hazard_Generator_n_99),
        .\ALU_packed_reg[ALU_FUN][3]_3 (Hazard_Generator_n_100),
        .\ALU_packed_reg[ALU_FUN][3]_4 (Hazard_Generator_n_107),
        .\ALU_packed_reg[ALU_FUN][3]_5 (Hazard_Generator_n_108),
        .\ALU_packed_reg[IMMED][2] (Hazard_Generator_n_45),
        .\ALU_packed_reg[IMMED][2]_0 (Hazard_Generator_n_95),
        .\ALU_packed_reg[IMMED][2]_1 (Hazard_Generator_n_110),
        .\ALU_packed_reg[PC][0] (Hazard_Generator_n_58),
        .\ALU_packed_reg[op_code][2] (Hazard_Generator_n_3),
        .\ALU_packed_reg[op_code][2]_0 (Hazard_Generator_n_4),
        .\ALU_packed_reg[srcA_SEL][0] ({\ALU/data0 [30],\ALU/data0 [4]}),
        .\ALU_packed_reg[srcA_SEL][0]_0 (Hazard_Generator_n_109),
        .\ALU_packed_reg[srcA_SEL][0]_1 (Hazard_Generator_n_111),
        .\ALU_packed_reg[srcA_SEL][0]_10 (Hazard_Generator_n_120),
        .\ALU_packed_reg[srcA_SEL][0]_11 (Hazard_Generator_n_121),
        .\ALU_packed_reg[srcA_SEL][0]_12 (Hazard_Generator_n_122),
        .\ALU_packed_reg[srcA_SEL][0]_13 (Hazard_Generator_n_123),
        .\ALU_packed_reg[srcA_SEL][0]_14 (Hazard_Generator_n_124),
        .\ALU_packed_reg[srcA_SEL][0]_15 (Hazard_Generator_n_125),
        .\ALU_packed_reg[srcA_SEL][0]_16 (Hazard_Generator_n_126),
        .\ALU_packed_reg[srcA_SEL][0]_17 (Hazard_Generator_n_127),
        .\ALU_packed_reg[srcA_SEL][0]_18 (Hazard_Generator_n_128),
        .\ALU_packed_reg[srcA_SEL][0]_19 (Hazard_Generator_n_129),
        .\ALU_packed_reg[srcA_SEL][0]_2 (Hazard_Generator_n_112),
        .\ALU_packed_reg[srcA_SEL][0]_20 (Hazard_Generator_n_130),
        .\ALU_packed_reg[srcA_SEL][0]_21 (Hazard_Generator_n_131),
        .\ALU_packed_reg[srcA_SEL][0]_22 (Hazard_Generator_n_132),
        .\ALU_packed_reg[srcA_SEL][0]_23 (Hazard_Generator_n_133),
        .\ALU_packed_reg[srcA_SEL][0]_24 (Hazard_Generator_n_134),
        .\ALU_packed_reg[srcA_SEL][0]_3 (Hazard_Generator_n_113),
        .\ALU_packed_reg[srcA_SEL][0]_4 (Hazard_Generator_n_114),
        .\ALU_packed_reg[srcA_SEL][0]_5 (Hazard_Generator_n_115),
        .\ALU_packed_reg[srcA_SEL][0]_6 (Hazard_Generator_n_116),
        .\ALU_packed_reg[srcA_SEL][0]_7 (Hazard_Generator_n_117),
        .\ALU_packed_reg[srcA_SEL][0]_8 (Hazard_Generator_n_118),
        .\ALU_packed_reg[srcA_SEL][0]_9 (Hazard_Generator_n_119),
        .ALU_srcA(ALU_srcA),
        .ALU_srcB(ALU_srcB),
        .D(result),
        .DEC_ALU_WE(DEC_ALU_WE),
        .DEC_RF_WE_reg_0(Hazard_Generator_n_2),
        .DI({Mux_ALU_A_n_40,Mux_ALU_A_n_41,Mux_ALU_A_n_42,Mux_ALU_A_n_43}),
        .\DM_packed[result][0]_i_2_0 (Memory_n_136),
        .\DM_packed[result][0]_i_2_1 (Memory_n_173),
        .\DM_packed[result][14]_i_2_0 (Memory_n_162),
        .\DM_packed[result][17]_i_8_0 (Mux_ALU_A_n_32),
        .\DM_packed[result][19]_i_8_0 (Mux_ALU_A_n_34),
        .\DM_packed[result][21]_i_8_0 (Mux_ALU_A_n_36),
        .\DM_packed[result][23]_i_16_0 (Mux_FW_A_n_34),
        .\DM_packed[result][23]_i_16_1 (Memory_n_230),
        .\DM_packed[result][23]_i_16_2 (Memory_n_259),
        .\DM_packed[result][23]_i_16_3 (Mux_FW_A_n_32),
        .\DM_packed[result][23]_i_17_0 (Mux_FW_A_n_42),
        .\DM_packed[result][23]_i_17_1 (Memory_n_238),
        .\DM_packed[result][23]_i_17_2 (Memory_n_263),
        .\DM_packed[result][23]_i_17_3 (Mux_FW_A_n_41),
        .\DM_packed[result][23]_i_18_0 (Mux_FW_A_n_38),
        .\DM_packed[result][23]_i_18_1 (Memory_n_234),
        .\DM_packed[result][23]_i_18_2 (Memory_n_261),
        .\DM_packed[result][23]_i_18_3 (Mux_FW_A_n_37),
        .\DM_packed[result][23]_i_19_0 (Mux_FW_A_n_46),
        .\DM_packed[result][23]_i_19_1 (Memory_n_242),
        .\DM_packed[result][23]_i_19_2 (Memory_n_265),
        .\DM_packed[result][23]_i_19_3 (Mux_FW_A_n_45),
        .\DM_packed[result][23]_i_20_0 (Mux_FW_A_n_36),
        .\DM_packed[result][23]_i_20_1 (Memory_n_232),
        .\DM_packed[result][23]_i_20_2 (Memory_n_260),
        .\DM_packed[result][23]_i_20_3 (Mux_FW_A_n_35),
        .\DM_packed[result][23]_i_21_0 (Mux_FW_A_n_44),
        .\DM_packed[result][23]_i_21_1 (Memory_n_240),
        .\DM_packed[result][23]_i_21_2 (Memory_n_264),
        .\DM_packed[result][23]_i_21_3 (Mux_FW_A_n_43),
        .\DM_packed[result][23]_i_22_0 (Mux_FW_A_n_40),
        .\DM_packed[result][23]_i_22_1 (Memory_n_236),
        .\DM_packed[result][23]_i_22_2 (Memory_n_262),
        .\DM_packed[result][23]_i_22_3 (Mux_FW_A_n_39),
        .\DM_packed[result][23]_i_23_0 (Mux_FW_A_n_33),
        .\DM_packed[result][23]_i_23_1 (\ALU_packed_reg[srcA_SEL_n_0_][0] ),
        .\DM_packed[result][23]_i_23_2 (Mux_FW_A_n_48),
        .\DM_packed[result][23]_i_23_3 (Memory_n_244),
        .\DM_packed[result][23]_i_23_4 (Memory_n_266),
        .\DM_packed[result][23]_i_23_5 (Mux_FW_A_n_47),
        .\DM_packed[result][23]_i_8_0 (Mux_ALU_A_n_38),
        .\DM_packed[result][23]_i_9_0 (Mux_ALU_A_n_33),
        .\DM_packed[result][23]_i_9_1 (Mux_ALU_A_n_39),
        .\DM_packed[result][23]_i_9_2 (Mux_ALU_A_n_35),
        .\DM_packed[result][23]_i_9_3 (Mux_ALU_A_n_37),
        .\DM_packed[result][30]_i_4 (Memory_n_155),
        .\DM_packed[result][4]_i_3_0 (Memory_n_168),
        .\DM_packed_reg[result][0] (\ALU_packed_reg[ALU_FUN_n_0_][1] ),
        .\DM_packed_reg[result][0]_0 (\ALU_packed_reg[ALU_FUN_n_0_][3] ),
        .\DM_packed_reg[result][0]_1 (Memory_n_137),
        .\DM_packed_reg[result][0]_i_36_0 (Memory_n_175),
        .\DM_packed_reg[result][10] (Memory_n_176),
        .\DM_packed_reg[result][1] (\ALU_packed_reg[ALU_FUN_n_0_][2] ),
        .\DM_packed_reg[result][21] (Memory_n_160),
        .\DM_packed_reg[result][22] (Memory_n_159),
        .\DM_packed_reg[result][23] (Memory_n_156),
        .\DM_packed_reg[result][24] (Memory_n_154),
        .\DM_packed_reg[result][25] (Memory_n_148),
        .\DM_packed_reg[result][26] (Memory_n_149),
        .\DM_packed_reg[result][27] (Memory_n_140),
        .\DM_packed_reg[result][27]_0 (Memory_n_150),
        .\DM_packed_reg[result][27]_1 (Memory_n_152),
        .\DM_packed_reg[result][28] (Memory_n_141),
        .\DM_packed_reg[result][29] (Memory_n_142),
        .\DM_packed_reg[result][29]_0 (Memory_n_121),
        .\DM_packed_reg[result][2] (\ALU_packed_reg[ALU_FUN][0]_rep_n_0 ),
        .\DM_packed_reg[result][30] (Memory_n_119),
        .\DM_packed_reg[result][30]_0 (Memory_n_143),
        .\DM_packed_reg[result][31] (Memory_n_144),
        .\DM_packed_reg[result][31]_0 (Memory_n_131),
        .\DM_packed_reg[result][31]_i_6_0 (\ALU_packed_reg[srcB_SEL_n_0_][0] ),
        .\DM_packed_reg[result][31]_i_6_1 (\ALU_packed_reg[srcB_SEL_n_0_][1] ),
        .\DM_packed_reg[result][31]_i_6_2 ({\ALU_packed_reg[PC_n_0_][31] ,\ALU_packed_reg[PC_n_0_][1] }),
        .\DM_packed_reg[result][31]_i_6_3 (\ALU_packed_reg[IMMED_n_0_][31] ),
        .\DM_packed_reg[result][3] (PC_n_1),
        .\DM_packed_reg[result][3]_0 (Memory_n_116),
        .\DM_packed_reg[result][3]_1 (Memory_n_112),
        .\DM_packed_reg[result][4] (Memory_n_114),
        .\DM_packed_reg[result][5] (Memory_n_115),
        .\DM_packed_reg[result][5]_0 (Memory_n_147),
        .\DM_packed_reg[result][6] (Memory_n_139),
        .\DM_packed_reg[result][7] (Memory_n_166),
        .\DM_packed_reg[result][8] (Memory_n_133),
        .\FWA[1]_i_3_0 (\ALU_packed_reg[RS1_Addr_n_0_][0] ),
        .\FWA[1]_i_3_1 (\ALU_packed_reg[RS1_Addr_n_0_][2] ),
        .\FWA[1]_i_3_2 (\ALU_packed_reg[RS1_Addr_n_0_][1] ),
        .\FWA[1]_i_3_3 (\ALU_packed_reg[RS1_Addr_n_0_][4] ),
        .\FWA_reg[0]_0 (\WB_packed_reg[RF_WE_n_0_] ),
        .\FWA_reg[0]_1 (\ALU_packed_reg[RS1_Addr_n_0_][3] ),
        .\FWA_reg[0]_2 (\DM_packed_reg[RF_WE_n_0_] ),
        .\FWA_reg[1]_0 (FWA),
        .\FWB[1]_i_2_0 ({\WB_packed_reg[RFW_Addr_n_0_][4] ,\WB_packed_reg[RFW_Addr_n_0_][3] ,\WB_packed_reg[RFW_Addr_n_0_][2] ,\WB_packed_reg[RFW_Addr_n_0_][1] ,\WB_packed_reg[RFW_Addr_n_0_][0] }),
        .\FWB[1]_i_3_0 ({\DM_packed_reg[RFW_Addr_n_0_][4] ,\DM_packed_reg[RFW_Addr_n_0_][3] ,\DM_packed_reg[RFW_Addr_n_0_][2] ,\DM_packed_reg[RFW_Addr_n_0_][1] ,\DM_packed_reg[RFW_Addr_n_0_][0] }),
        .\FWB[1]_i_3_1 (\ALU_packed_reg[RS2_Addr_n_0_][0] ),
        .\FWB[1]_i_3_2 (\ALU_packed_reg[RS2_Addr_n_0_][2] ),
        .\FWB[1]_i_3_3 (\ALU_packed_reg[RS2_Addr_n_0_][1] ),
        .\FWB[1]_i_3_4 (\ALU_packed_reg[RS2_Addr_n_0_][4] ),
        .\FWB_reg[0]_0 ({\WB_packed_reg[op_code_n_0_][6] ,\WB_packed_reg[op_code_n_0_][5] ,\WB_packed_reg[op_code_n_0_][4] ,\WB_packed_reg[op_code_n_0_][3] ,\WB_packed_reg[op_code_n_0_][2] ,\WB_packed_reg[op_code_n_0_][1] ,\WB_packed_reg[op_code_n_0_][0] }),
        .\FWB_reg[0]_1 (\ALU_packed_reg[RS2_Addr_n_0_][3] ),
        .\FWB_reg[1]_0 (FWB),
        .HZ_ALU_DM_WE(HZ_ALU_DM_WE),
        .PC_WE2(PC_WE2),
        .PC_WE_reg_0(Memory_n_35),
        .\PC_count[10]_i_4_0 (Memory_n_126),
        .\PC_count[10]_i_4_1 (Memory_n_163),
        .\PC_count[10]_i_4_2 (Memory_n_135),
        .\PC_count[11]_i_5_0 (Memory_n_165),
        .\PC_count[12]_i_11_0 (Memory_n_134),
        .\PC_count[12]_i_11_1 ({Mux_ALU_A_n_44,Mux_ALU_A_n_45,Mux_ALU_A_n_46,Mux_ALU_A_n_47}),
        .\PC_count[12]_i_4_0 (Memory_n_161),
        .\PC_count[12]_i_6_0 ({Mux_ALU_A_n_52,Mux_ALU_A_n_53,Mux_ALU_A_n_54,Mux_ALU_A_n_55}),
        .\PC_count[1]_i_10_0 (\ALU_packed_reg[IMMED_n_0_][1] ),
        .\PC_count[1]_i_3_0 (Mux_ALU_B_n_33),
        .\PC_count[1]_i_3_1 (Mux_ALU_B_n_32),
        .\PC_count[1]_i_3_2 (Mux_ALU_B_n_34),
        .\PC_count[1]_i_5_0 (Memory_n_171),
        .\PC_count[24]_i_7_0 (Memory_n_158),
        .\PC_count[25]_i_3_0 (Memory_n_153),
        .\PC_count[26]_i_3_0 (Memory_n_151),
        .\PC_count[29]_i_12 (\ALU_packed_reg[PC_n_0_][0] ),
        .\PC_count[29]_i_12_0 (\ALU_packed_reg[IMMED_n_0_][0] ),
        .\PC_count[29]_i_13 (Memory_n_132),
        .\PC_count[29]_i_13_0 (Memory_n_157),
        .\PC_count[2]_i_4_0 (Memory_n_123),
        .\PC_count[30]_i_4_0 (Memory_n_117),
        .\PC_count[30]_i_4_1 (Memory_n_128),
        .\PC_count[30]_i_4_2 (Memory_n_129),
        .\PC_count[31]_i_4_0 (Memory_n_118),
        .\PC_count[31]_i_4_1 (Memory_n_146),
        .\PC_count[31]_i_4_2 (Memory_n_145),
        .\PC_count[4]_i_14 (\ALU_packed_reg[IMMED_n_0_][8] ),
        .\PC_count[4]_i_14_0 (\ALU_packed_reg[IMMED_n_0_][12] ),
        .\PC_count[6]_i_3_0 (Memory_n_125),
        .\PC_count[6]_i_3_1 (Memory_n_170),
        .\PC_count[6]_i_9 (\ALU_packed_reg[IMMED_n_0_][10] ),
        .\PC_count[6]_i_9_0 (\ALU_packed_reg[IMMED_n_0_][14] ),
        .\PC_count[7]_i_13 (\ALU_packed_reg[IMMED_n_0_][11] ),
        .\PC_count[7]_i_13_0 (\ALU_packed_reg[IMMED_n_0_][15] ),
        .\PC_count[7]_i_6_0 (Memory_n_172),
        .\PC_count[8]_i_6_0 ({Mux_ALU_A_n_48,Mux_ALU_A_n_49,Mux_ALU_A_n_50,Mux_ALU_A_n_51}),
        .\PC_count[9]_i_12_0 (Memory_n_177),
        .\PC_count[9]_i_16 (\ALU_packed_reg[IMMED_n_0_][9] ),
        .\PC_count[9]_i_16_0 (\ALU_packed_reg[IMMED_n_0_][13] ),
        .\PC_count_reg[0] (\ALU_packed_reg[ALU_FUN_n_0_][0] ),
        .\PC_count_reg[0]_0 (PC_n_4),
        .\PC_count_reg[1] (PC_n_2),
        .\PC_count_reg[28] (Memory_n_130),
        .\PC_count_reg[29] (Memory_n_127),
        .\PC_count_reg[2] (Memory_n_174),
        .\PC_count_reg[30] (Memory_n_120),
        .\PC_count_reg[3] (Memory_n_138),
        .\PC_count_reg[3]_0 (Memory_n_122),
        .\PC_count_reg[3]_1 (PC_n_0),
        .\PC_count_reg[5] (Memory_n_169),
        .\PC_count_reg[6] (Memory_n_167),
        .\PC_count_reg[8] (Memory_n_124),
        .\PC_count_reg[8]_0 (Memory_n_164),
        .Q(\ALU_packed_reg[op_code] ),
        .clk_50_BUFG(clk_50_BUFG),
        .control_flag_i_2_0(\ALU_packed_reg[DM_Size] ),
        .control_flag_i_2_1(\ALU_packed_reg[func_n_0_3][2] ),
        .control_flag_i_68_0(\WB_packed_reg[result_n_0_][13] ),
        .control_flag_i_69_0({\WB_packed_reg[result_n_0_][11] ,\WB_packed_reg[result_n_0_][9] ,\WB_packed_reg[result_n_0_][8] }),
        .control_flag_i_89_0(\WB_packed_reg[result_n_0_][14] ),
        .control_flag_i_89_1(\WB_packed_reg[result_n_0_][15] ),
        .mem_DM_Data({mem_DM_Data[15:13],mem_DM_Data[11],mem_DM_Data[9:8]}),
        .p_0_in(p_0_in));
  IMMED_GEN Immetiate_Generator
       (.\ALU_packed_reg[IMMED][30] (Memory_n_34),
        .\ALU_packed_reg[IMMED][31] (Memory_n_0),
        .\DEC_packed[IMMED] (\DEC_packed[IMMED] ),
        .ir(ir),
        .memory_reg_mux_sel_b_pos_0(Immetiate_Generator_n_31),
        .memory_reg_mux_sel_b_pos_0_0(Immetiate_Generator_n_32));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \LEDS[15]_i_1 
       (.I0(Memory_n_109),
        .I1(IOBUS_addr[18]),
        .I2(IOBUS_addr[19]),
        .I3(\DM_packed_reg[DM_WE_n_0_] ),
        .I4(Memory_n_36),
        .O(\DM_packed_reg[result][18]_0 ));
  Memory Memory
       (.\ALU_packed_reg[ALU_FUN][0] (Memory_n_111),
        .\ALU_packed_reg[ALU_FUN][0]_0 (Memory_n_114),
        .\ALU_packed_reg[ALU_FUN][0]_1 (Memory_n_117),
        .\ALU_packed_reg[ALU_FUN][0]_2 (Memory_n_119),
        .\ALU_packed_reg[ALU_FUN][0]_rep (Memory_n_174),
        .\ALU_packed_reg[IMMED][0] (Immetiate_Generator_n_31),
        .\ALU_packed_reg[IMMED][0]_0 (Immetiate_Generator_n_32),
        .\ALU_packed_reg[IMMED][1] (Memory_n_112),
        .\ALU_packed_reg[IMMED][1]_0 (Memory_n_115),
        .\ALU_packed_reg[IMMED][1]_1 (Memory_n_116),
        .\ALU_packed_reg[IMMED][1]_10 (Memory_n_141),
        .\ALU_packed_reg[IMMED][1]_11 (Memory_n_144),
        .\ALU_packed_reg[IMMED][1]_12 (Memory_n_147),
        .\ALU_packed_reg[IMMED][1]_13 (Memory_n_148),
        .\ALU_packed_reg[IMMED][1]_14 (Memory_n_149),
        .\ALU_packed_reg[IMMED][1]_15 (Memory_n_150),
        .\ALU_packed_reg[IMMED][1]_16 (Memory_n_152),
        .\ALU_packed_reg[IMMED][1]_17 (Memory_n_154),
        .\ALU_packed_reg[IMMED][1]_18 (Memory_n_156),
        .\ALU_packed_reg[IMMED][1]_19 (Memory_n_163),
        .\ALU_packed_reg[IMMED][1]_2 (Memory_n_120),
        .\ALU_packed_reg[IMMED][1]_20 (Memory_n_164),
        .\ALU_packed_reg[IMMED][1]_21 (Memory_n_166),
        .\ALU_packed_reg[IMMED][1]_22 (Memory_n_167),
        .\ALU_packed_reg[IMMED][1]_23 (Memory_n_169),
        .\ALU_packed_reg[IMMED][1]_3 (Memory_n_121),
        .\ALU_packed_reg[IMMED][1]_4 (Memory_n_124),
        .\ALU_packed_reg[IMMED][1]_5 (Memory_n_130),
        .\ALU_packed_reg[IMMED][1]_6 (Memory_n_133),
        .\ALU_packed_reg[IMMED][1]_7 (Memory_n_138),
        .\ALU_packed_reg[IMMED][1]_8 (Memory_n_139),
        .\ALU_packed_reg[IMMED][1]_9 (Memory_n_140),
        .\ALU_packed_reg[IMMED][2] (Memory_n_122),
        .\ALU_packed_reg[IMMED][2]_0 (Memory_n_127),
        .\ALU_packed_reg[IMMED][2]_1 (Memory_n_142),
        .\ALU_packed_reg[IMMED][2]_2 (Memory_n_143),
        .\ALU_packed_reg[IMMED][2]_3 (Memory_n_159),
        .\ALU_packed_reg[IMMED][2]_4 (Memory_n_160),
        .\ALU_packed_reg[IMMED][2]_5 (Memory_n_175),
        .\ALU_packed_reg[IMMED][3] (Memory_n_131),
        .\ALU_packed_reg[IMMED][3]_0 (Memory_n_177),
        .\ALU_packed_reg[IMMED][4] (Memory_n_118),
        .\ALU_packed_reg[IMMED][4]_0 (Memory_n_123),
        .\ALU_packed_reg[IMMED][4]_1 (Memory_n_132),
        .\ALU_packed_reg[IMMED][4]_2 (Memory_n_134),
        .\ALU_packed_reg[IMMED][4]_3 (Memory_n_137),
        .\ALU_packed_reg[IMMED][4]_4 (Memory_n_155),
        .\ALU_packed_reg[IMMED][4]_5 (Memory_n_157),
        .\ALU_packed_reg[IMMED][4]_6 (Memory_n_158),
        .\ALU_packed_reg[IMMED][4]_7 (Memory_n_162),
        .\ALU_packed_reg[PC][0] (Memory_n_113),
        .\ALU_packed_reg[RF_WE] (Memory_n_35),
        .\ALU_packed_reg[RF_WE]__0 (\ALU_packed_reg[RF_WE]__0 ),
        .\ALU_packed_reg[srcA_SEL][0] (Memory_n_125),
        .\ALU_packed_reg[srcA_SEL][0]_0 (Memory_n_126),
        .\ALU_packed_reg[srcA_SEL][0]_1 (Memory_n_128),
        .\ALU_packed_reg[srcA_SEL][0]_10 (Memory_n_165),
        .\ALU_packed_reg[srcA_SEL][0]_11 (Memory_n_168),
        .\ALU_packed_reg[srcA_SEL][0]_12 (Memory_n_170),
        .\ALU_packed_reg[srcA_SEL][0]_13 (Memory_n_171),
        .\ALU_packed_reg[srcA_SEL][0]_14 (Memory_n_172),
        .\ALU_packed_reg[srcA_SEL][0]_15 (Memory_n_173),
        .\ALU_packed_reg[srcA_SEL][0]_16 (Memory_n_176),
        .\ALU_packed_reg[srcA_SEL][0]_2 (Memory_n_129),
        .\ALU_packed_reg[srcA_SEL][0]_3 (Memory_n_135),
        .\ALU_packed_reg[srcA_SEL][0]_4 (Memory_n_136),
        .\ALU_packed_reg[srcA_SEL][0]_5 (Memory_n_145),
        .\ALU_packed_reg[srcA_SEL][0]_6 (Memory_n_146),
        .\ALU_packed_reg[srcA_SEL][0]_7 (Memory_n_151),
        .\ALU_packed_reg[srcA_SEL][0]_8 (Memory_n_153),
        .\ALU_packed_reg[srcA_SEL][0]_9 (Memory_n_161),
        .ALU_srcA(ALU_srcA),
        .ALU_srcB(ALU_srcB[4:0]),
        .D({\ALU_packed_reg[RFW_Addr_n_0_][4] ,\ALU_packed_reg[RFW_Addr_n_0_][3] ,\ALU_packed_reg[RFW_Addr_n_0_][2] ,\ALU_packed_reg[RFW_Addr_n_0_][1] ,\ALU_packed_reg[RFW_Addr_n_0_][0] }),
        .DEC_ALU_WE(DEC_ALU_WE),
        .DEC_RF_WE_reg(p_0_out),
        .\DEC_packed[ALU_FUN] (\DEC_packed[ALU_FUN] ),
        .\DEC_packed[RF_SEL] (\DEC_packed[RF_SEL] ),
        .\DEC_packed[srcA_SEL] (\DEC_packed[srcA_SEL] ),
        .\DEC_packed[srcB_SEL] (\DEC_packed[srcB_SEL] ),
        .\DM_packed[result][15]_i_15_0 (\WB_packed_reg[result_n_0_][15] ),
        .\DM_packed[result][22]_i_4 (Hazard_Generator_n_115),
        .\DM_packed[result][23]_i_4 (Hazard_Generator_n_114),
        .\DM_packed[result][29]_i_2 (Hazard_Generator_n_95),
        .\DM_packed[result][29]_i_2_0 (Hazard_Generator_n_110),
        .\DM_packed[result][5]_i_5 (Hazard_Generator_n_120),
        .\DM_packed[result][5]_i_5_0 (Hazard_Generator_n_125),
        .\DM_packed[result][5]_i_5_1 (Hazard_Generator_n_124),
        .\DM_packed_reg[result][10] (Memory_n_109),
        .\DM_packed_reg[result][16] (Memory_n_36),
        .\DM_packed_reg[result][30] ({\ALU/data0 [30],\ALU/data0 [4]}),
        .\DM_packed_reg[result][4] (PC_n_0),
        .HZ_ALU_DM_WE(HZ_ALU_DM_WE),
        .MEM_DOUT21(MEM_DOUT21),
        .PC_WE2(PC_WE2),
        .\PC_count[10]_i_11 (Hazard_Generator_n_112),
        .\PC_count[10]_i_11_0 (Hazard_Generator_n_109),
        .\PC_count[10]_i_11_1 (Hazard_Generator_n_117),
        .\PC_count[12]_i_11 (Hazard_Generator_n_116),
        .\PC_count[29]_i_13_0 (Hazard_Generator_n_111),
        .\PC_count[29]_i_13_1 (Hazard_Generator_n_130),
        .\PC_count[2]_i_12 (Hazard_Generator_n_123),
        .\PC_count[2]_i_12_0 (Hazard_Generator_n_134),
        .\PC_count[2]_i_12_1 (Hazard_Generator_n_113),
        .\PC_count[2]_i_5 (\ALU_packed_reg[ALU_FUN][0]_rep_n_0 ),
        .\PC_count[30]_i_11 (Hazard_Generator_n_118),
        .\PC_count[30]_i_11_0 (Hazard_Generator_n_119),
        .\PC_count[31]_i_10 (Hazard_Generator_n_129),
        .\PC_count[31]_i_10_0 (Hazard_Generator_n_132),
        .\PC_count[31]_i_11_0 (Hazard_Generator_n_128),
        .\PC_count[31]_i_11_1 (Hazard_Generator_n_131),
        .\PC_count[6]_i_6 (Hazard_Generator_n_121),
        .\PC_count[6]_i_6_0 (Hazard_Generator_n_127),
        .\PC_count[6]_i_6_1 (Hazard_Generator_n_126),
        .\PC_count[9]_i_13_0 (Hazard_Generator_n_122),
        .\PC_count[9]_i_13_1 (Hazard_Generator_n_133),
        .\PC_count_reg[3] (PC_n_1),
        .\PC_count_reg[3]_0 (\ALU_packed_reg[ALU_FUN_n_0_][0] ),
        .\PC_count_reg[3]_1 (Hazard_Generator_n_45),
        .\PC_count_reg[4] (Hazard_Generator_n_58),
        .\PC_count_reg[4]_0 (Hazard_Generator_n_50),
        .Q(\IF_packed[PC] ),
        .RAM_reg_r1_0_31_6_11_i_25_0(\WB_packed_reg[result_n_0_][14] ),
        .RAM_reg_r1_0_31_6_11_i_42_0(\WB_packed_reg[result_n_0_][13] ),
        .RAM_reg_r1_0_31_6_11_i_42_1(\WB_packed_reg[result_n_0_][12] ),
        .SWITCHES_IBUF(SWITCHES_IBUF),
        .\addr2BUFFER_reg[31]_0 (IOBUS_addr),
        .clk_50_BUFG(clk_50_BUFG),
        .\ioBuffer_reg[10]_0 (Memory_n_261),
        .\ioBuffer_reg[11]_0 (Memory_n_262),
        .\ioBuffer_reg[12]_0 (Memory_n_263),
        .\ioBuffer_reg[13]_0 (Memory_n_264),
        .\ioBuffer_reg[14]_0 (Memory_n_265),
        .\ioBuffer_reg[15]_0 (Memory_n_266),
        .\ioBuffer_reg[4]_0 (ioBuffer),
        .\ioBuffer_reg[8]_0 (Memory_n_259),
        .\ioBuffer_reg[9]_0 (Memory_n_260),
        .ir(ir),
        .\memKeyBuffer_reg[0]_0 (Memory_n_230),
        .\memKeyBuffer_reg[0]_1 (Memory_n_232),
        .\memKeyBuffer_reg[0]_2 (Memory_n_234),
        .\memKeyBuffer_reg[0]_3 (Memory_n_236),
        .\memKeyBuffer_reg[0]_4 (Memory_n_238),
        .\memKeyBuffer_reg[0]_5 (Memory_n_240),
        .\memKeyBuffer_reg[0]_6 (Memory_n_242),
        .\memKeyBuffer_reg[0]_7 (Memory_n_244),
        .\memKeyBuffer_reg[0]_8 (Memory_n_245),
        .\memKeyBuffer_reg[1]_0 (Memory_n_231),
        .\memKeyBuffer_reg[1]_1 (Memory_n_233),
        .\memKeyBuffer_reg[1]_2 (Memory_n_235),
        .\memKeyBuffer_reg[1]_3 (Memory_n_237),
        .\memKeyBuffer_reg[1]_4 (Memory_n_239),
        .\memKeyBuffer_reg[1]_5 (Memory_n_241),
        .\memKeyBuffer_reg[1]_6 (Memory_n_243),
        .\memKeyBuffer_reg[1]_7 (Memory_n_246),
        .\memKeyBuffer_reg[1]_8 (Memory_n_248),
        .\memKeyBuffer_reg[2]_0 (Memory_n_224),
        .\memKeyBuffer_reg[2]_1 (Memory_n_226),
        .\memKeyBuffer_reg[2]_10 (Memory_n_255),
        .\memKeyBuffer_reg[2]_11 (Memory_n_256),
        .\memKeyBuffer_reg[2]_12 (Memory_n_257),
        .\memKeyBuffer_reg[2]_13 (Memory_n_258),
        .\memKeyBuffer_reg[2]_2 (Memory_n_228),
        .\memKeyBuffer_reg[2]_3 (Memory_n_247),
        .\memKeyBuffer_reg[2]_4 (Memory_n_249),
        .\memKeyBuffer_reg[2]_5 (Memory_n_250),
        .\memKeyBuffer_reg[2]_6 (Memory_n_251),
        .\memKeyBuffer_reg[2]_7 (Memory_n_252),
        .\memKeyBuffer_reg[2]_8 (Memory_n_253),
        .\memKeyBuffer_reg[2]_9 (Memory_n_254),
        .\memKeyBuffer_reg[3]_0 (Memory_n_225),
        .\memKeyBuffer_reg[3]_1 (Memory_n_227),
        .\memKeyBuffer_reg[3]_2 (Memory_n_229),
        .\memKeyBuffer_reg[3]_3 ({\DM_packed_reg[DM_Size_n_0_][1] ,\DM_packed_reg[DM_Size_n_0_][0] }),
        .\memKeyBuffer_reg[4]_0 (\DM_packed_reg[DM_Sign_n_0_] ),
        .mem_DM_Data(mem_DM_Data),
        .memory_reg_bram_0_0(PC_n_5),
        .memory_reg_bram_0_1({\DM_packed_reg[RS_n_0_2][31] ,\DM_packed_reg[RS_n_0_2][30] ,\DM_packed_reg[RS_n_0_2][29] ,\DM_packed_reg[RS_n_0_2][28] ,\DM_packed_reg[RS_n_0_2][27] ,\DM_packed_reg[RS_n_0_2][26] ,\DM_packed_reg[RS_n_0_2][25] ,\DM_packed_reg[RS_n_0_2][24] ,\DM_packed_reg[RS_n_0_2][23] ,\DM_packed_reg[RS_n_0_2][22] ,\DM_packed_reg[RS_n_0_2][21] ,\DM_packed_reg[RS_n_0_2][20] ,\DM_packed_reg[RS_n_0_2][19] ,\DM_packed_reg[RS_n_0_2][18] ,\DM_packed_reg[RS_n_0_2][17] ,\DM_packed_reg[RS_n_0_2][16] ,Q}),
        .memory_reg_bram_10_0(PC_n_49),
        .memory_reg_bram_11_0(PC_n_48),
        .memory_reg_bram_12_0(PC_n_52),
        .memory_reg_bram_12_1(\DM_packed_reg[DM_WE_n_0_] ),
        .memory_reg_bram_13_0(PC_n_50),
        .memory_reg_bram_14_0(PC_n_51),
        .memory_reg_bram_15_0(PC_n_40),
        .memory_reg_bram_1_0(PC_n_38),
        .memory_reg_bram_2_0(PC_n_39),
        .memory_reg_bram_3_0(PC_n_41),
        .memory_reg_bram_4_0(PC_n_42),
        .memory_reg_bram_5_0(PC_n_43),
        .memory_reg_bram_6_0(PC_n_45),
        .memory_reg_bram_7_0(PC_n_44),
        .memory_reg_bram_8_0(PC_n_46),
        .memory_reg_bram_9_0(PC_n_47),
        .memory_reg_mux_sel_b_pos_0_0(Memory_n_0),
        .memory_reg_mux_sel_b_pos_0_1(Memory_n_33),
        .memory_reg_mux_sel_b_pos_0_10(Memory_n_51),
        .memory_reg_mux_sel_b_pos_0_11(Memory_n_52),
        .memory_reg_mux_sel_b_pos_0_12(Memory_n_53),
        .memory_reg_mux_sel_b_pos_0_13(Memory_n_54),
        .memory_reg_mux_sel_b_pos_0_14(Memory_n_55),
        .memory_reg_mux_sel_b_pos_0_15(Memory_n_56),
        .memory_reg_mux_sel_b_pos_0_16(Memory_n_57),
        .memory_reg_mux_sel_b_pos_0_17(Memory_n_58),
        .memory_reg_mux_sel_b_pos_0_18(Memory_n_59),
        .memory_reg_mux_sel_b_pos_0_19(Memory_n_60),
        .memory_reg_mux_sel_b_pos_0_2(Memory_n_34),
        .memory_reg_mux_sel_b_pos_0_20(Memory_n_61),
        .memory_reg_mux_sel_b_pos_0_21(Memory_n_62),
        .memory_reg_mux_sel_b_pos_0_22(Memory_n_63),
        .memory_reg_mux_sel_b_pos_0_23(Memory_n_64),
        .memory_reg_mux_sel_b_pos_0_24(Memory_n_65),
        .memory_reg_mux_sel_b_pos_0_25(Memory_n_66),
        .memory_reg_mux_sel_b_pos_0_26(Memory_n_67),
        .memory_reg_mux_sel_b_pos_0_27(Memory_n_68),
        .memory_reg_mux_sel_b_pos_0_28(Memory_n_69),
        .memory_reg_mux_sel_b_pos_0_29(Memory_n_70),
        .memory_reg_mux_sel_b_pos_0_3(Memory_n_44),
        .memory_reg_mux_sel_b_pos_0_30(Memory_n_71),
        .memory_reg_mux_sel_b_pos_0_31(Memory_n_72),
        .memory_reg_mux_sel_b_pos_0_32(Memory_n_73),
        .memory_reg_mux_sel_b_pos_0_33(Memory_n_74),
        .memory_reg_mux_sel_b_pos_0_34(Memory_n_75),
        .memory_reg_mux_sel_b_pos_0_35(Memory_n_76),
        .memory_reg_mux_sel_b_pos_0_36(Memory_n_77),
        .memory_reg_mux_sel_b_pos_0_37(Memory_n_78),
        .memory_reg_mux_sel_b_pos_0_38(Memory_n_79),
        .memory_reg_mux_sel_b_pos_0_39(Memory_n_80),
        .memory_reg_mux_sel_b_pos_0_4(Memory_n_45),
        .memory_reg_mux_sel_b_pos_0_40(Memory_n_81),
        .memory_reg_mux_sel_b_pos_0_41(Memory_n_82),
        .memory_reg_mux_sel_b_pos_0_42(Memory_n_83),
        .memory_reg_mux_sel_b_pos_0_43(Memory_n_84),
        .memory_reg_mux_sel_b_pos_0_44(Memory_n_85),
        .memory_reg_mux_sel_b_pos_0_45(Memory_n_86),
        .memory_reg_mux_sel_b_pos_0_46(Memory_n_87),
        .memory_reg_mux_sel_b_pos_0_47(Memory_n_88),
        .memory_reg_mux_sel_b_pos_0_48(Memory_n_89),
        .memory_reg_mux_sel_b_pos_0_49(Memory_n_90),
        .memory_reg_mux_sel_b_pos_0_5(Memory_n_46),
        .memory_reg_mux_sel_b_pos_0_50(Memory_n_91),
        .memory_reg_mux_sel_b_pos_0_51(Memory_n_92),
        .memory_reg_mux_sel_b_pos_0_52(Memory_n_93),
        .memory_reg_mux_sel_b_pos_0_53(Memory_n_94),
        .memory_reg_mux_sel_b_pos_0_54(Memory_n_95),
        .memory_reg_mux_sel_b_pos_0_55(Memory_n_96),
        .memory_reg_mux_sel_b_pos_0_56(Memory_n_97),
        .memory_reg_mux_sel_b_pos_0_57(Memory_n_98),
        .memory_reg_mux_sel_b_pos_0_58(Memory_n_99),
        .memory_reg_mux_sel_b_pos_0_59(Memory_n_100),
        .memory_reg_mux_sel_b_pos_0_6(Memory_n_47),
        .memory_reg_mux_sel_b_pos_0_60(Memory_n_101),
        .memory_reg_mux_sel_b_pos_0_61(Memory_n_102),
        .memory_reg_mux_sel_b_pos_0_62(Memory_n_103),
        .memory_reg_mux_sel_b_pos_0_63(Memory_n_104),
        .memory_reg_mux_sel_b_pos_0_64(Memory_n_105),
        .memory_reg_mux_sel_b_pos_0_65(Memory_n_106),
        .memory_reg_mux_sel_b_pos_0_66(Memory_n_107),
        .memory_reg_mux_sel_b_pos_0_67(Memory_n_110),
        .memory_reg_mux_sel_b_pos_0_7(Memory_n_48),
        .memory_reg_mux_sel_b_pos_0_8(Memory_n_49),
        .memory_reg_mux_sel_b_pos_0_9(Memory_n_50),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .rs10(rs10),
        .rs20(rs20));
  Mux_2x4 Mux_ALU_A
       (.ALU_fwA(ALU_fwA[15:8]),
        .\ALU_packed_reg[IMMED][10] (Mux_ALU_A_n_34),
        .\ALU_packed_reg[IMMED][11] (Mux_ALU_A_n_35),
        .\ALU_packed_reg[IMMED][12] (Mux_ALU_A_n_36),
        .\ALU_packed_reg[IMMED][13] (Mux_ALU_A_n_37),
        .\ALU_packed_reg[IMMED][14] (Mux_ALU_A_n_38),
        .\ALU_packed_reg[IMMED][15] (Mux_ALU_A_n_39),
        .\ALU_packed_reg[IMMED][8] (Mux_ALU_A_n_32),
        .\ALU_packed_reg[IMMED][9] (Mux_ALU_A_n_33),
        .\ALU_packed_reg[srcA_SEL][0] ({Mux_ALU_A_n_44,Mux_ALU_A_n_45,Mux_ALU_A_n_46,Mux_ALU_A_n_47}),
        .\ALU_packed_reg[srcA_SEL][0]_0 ({Mux_ALU_A_n_48,Mux_ALU_A_n_49,Mux_ALU_A_n_50,Mux_ALU_A_n_51}),
        .\ALU_packed_reg[srcA_SEL][0]_1 ({Mux_ALU_A_n_52,Mux_ALU_A_n_53,Mux_ALU_A_n_54,Mux_ALU_A_n_55}),
        .ALU_srcA(ALU_srcA),
        .DI({Mux_ALU_A_n_40,Mux_ALU_A_n_41,Mux_ALU_A_n_42,Mux_ALU_A_n_43}),
        .\DM_packed[result][0]_i_15 (Mux_FW_A_n_52),
        .\DM_packed[result][0]_i_15_0 (Mux_FW_A_n_93),
        .\DM_packed[result][0]_i_15_1 (\ALU_packed_reg[IMMED_n_0_][28] ),
        .\DM_packed[result][0]_i_16 (Mux_FW_A_n_54),
        .\DM_packed[result][0]_i_16_0 (Mux_FW_A_n_91),
        .\DM_packed[result][0]_i_16_1 (\ALU_packed_reg[IMMED_n_0_][26] ),
        .\DM_packed[result][0]_i_17 (Mux_FW_A_n_56),
        .\DM_packed[result][0]_i_17_0 (Mux_FW_A_n_89),
        .\DM_packed[result][0]_i_17_1 (\ALU_packed_reg[IMMED_n_0_][24] ),
        .\DM_packed[result][0]_i_19 (Mux_FW_A_n_33),
        .\DM_packed[result][0]_i_19_0 (Mux_FW_A_n_49),
        .\DM_packed[result][0]_i_19_1 (Mux_FW_A_n_96),
        .\DM_packed[result][0]_i_19_2 (\ALU_packed_reg[IMMED_n_0_][31] ),
        .\DM_packed[result][0]_i_32 (Mux_FW_A_n_58),
        .\DM_packed[result][0]_i_32_0 (Mux_FW_A_n_87),
        .\DM_packed[result][0]_i_32_1 (\ALU_packed_reg[IMMED_n_0_][22] ),
        .\DM_packed[result][0]_i_33 (Mux_FW_A_n_60),
        .\DM_packed[result][0]_i_33_0 (Mux_FW_A_n_85),
        .\DM_packed[result][0]_i_33_1 (\ALU_packed_reg[IMMED_n_0_][20] ),
        .\DM_packed[result][0]_i_34 (Mux_FW_A_n_62),
        .\DM_packed[result][0]_i_34_0 (Mux_FW_A_n_83),
        .\DM_packed[result][0]_i_34_1 (\ALU_packed_reg[IMMED_n_0_][18] ),
        .\DM_packed[result][0]_i_35 (Mux_FW_A_n_64),
        .\DM_packed[result][0]_i_35_0 (Mux_FW_A_n_81),
        .\DM_packed[result][0]_i_35_1 (\ALU_packed_reg[IMMED_n_0_][16] ),
        .\DM_packed[result][0]_i_59 (Mux_FW_A_n_66),
        .\DM_packed[result][0]_i_59_0 (Mux_FW_A_n_79),
        .\DM_packed[result][0]_i_59_1 (\ALU_packed_reg[IMMED_n_0_][6] ),
        .\DM_packed[result][0]_i_60 (Mux_FW_A_n_68),
        .\DM_packed[result][0]_i_60_0 (Mux_FW_A_n_77),
        .\DM_packed[result][0]_i_60_1 (\ALU_packed_reg[IMMED_n_0_][4] ),
        .\DM_packed[result][0]_i_61 (Mux_FW_A_n_70),
        .\DM_packed[result][0]_i_61_0 (Mux_FW_A_n_75),
        .\DM_packed[result][0]_i_61_1 (\ALU_packed_reg[IMMED_n_0_][2] ),
        .\DM_packed[result][0]_i_62 (Mux_FW_A_n_72),
        .\DM_packed[result][0]_i_62_0 (Mux_FW_A_n_73),
        .\DM_packed[result][0]_i_62_1 (\ALU_packed_reg[IMMED_n_0_][0] ),
        .\DM_packed[result][19]_i_24 (Mux_FW_A_n_61),
        .\DM_packed[result][19]_i_24_0 (Mux_FW_A_n_84),
        .\DM_packed[result][19]_i_24_1 (\ALU_packed_reg[IMMED_n_0_][19] ),
        .\DM_packed[result][19]_i_26 (Mux_FW_A_n_63),
        .\DM_packed[result][19]_i_26_0 (Mux_FW_A_n_82),
        .\DM_packed[result][19]_i_26_1 (\ALU_packed_reg[IMMED_n_0_][17] ),
        .\DM_packed[result][23]_i_32 (Mux_FW_A_n_57),
        .\DM_packed[result][23]_i_32_0 (Mux_FW_A_n_88),
        .\DM_packed[result][23]_i_32_1 (\ALU_packed_reg[IMMED_n_0_][23] ),
        .\DM_packed[result][23]_i_34 (Mux_FW_A_n_59),
        .\DM_packed[result][23]_i_34_0 (Mux_FW_A_n_86),
        .\DM_packed[result][23]_i_34_1 (\ALU_packed_reg[IMMED_n_0_][21] ),
        .\PC_count[31]_i_21 (Mux_FW_A_n_50),
        .\PC_count[31]_i_21_0 (Mux_FW_A_n_95),
        .\PC_count[31]_i_21_1 (\ALU_packed_reg[IMMED_n_0_][30] ),
        .\PC_count[31]_i_22 (Mux_FW_A_n_51),
        .\PC_count[31]_i_22_0 (Mux_FW_A_n_94),
        .\PC_count[31]_i_22_1 (\ALU_packed_reg[IMMED_n_0_][29] ),
        .\PC_count[31]_i_34 (Mux_FW_A_n_53),
        .\PC_count[31]_i_34_0 (Mux_FW_A_n_92),
        .\PC_count[31]_i_34_1 (\ALU_packed_reg[IMMED_n_0_][27] ),
        .\PC_count[31]_i_36 (Mux_FW_A_n_55),
        .\PC_count[31]_i_36_0 (Mux_FW_A_n_90),
        .\PC_count[31]_i_36_1 (\ALU_packed_reg[IMMED_n_0_][25] ),
        .\PC_count[3]_i_18 (Mux_FW_A_n_69),
        .\PC_count[3]_i_18_0 (Mux_FW_A_n_76),
        .\PC_count[3]_i_18_1 (\ALU_packed_reg[IMMED_n_0_][3] ),
        .\PC_count[3]_i_20 (Mux_FW_A_n_71),
        .\PC_count[3]_i_20_0 (Mux_FW_A_n_74),
        .\PC_count[3]_i_20_1 (\ALU_packed_reg[IMMED_n_0_][1] ),
        .\PC_count[7]_i_14 (Mux_FW_A_n_65),
        .\PC_count[7]_i_14_0 (Mux_FW_A_n_80),
        .\PC_count[7]_i_14_1 (\ALU_packed_reg[IMMED_n_0_][7] ),
        .\PC_count[7]_i_16 (Mux_FW_A_n_67),
        .\PC_count[7]_i_16_0 (Mux_FW_A_n_78),
        .\PC_count[7]_i_16_1 (\ALU_packed_reg[IMMED_n_0_][5] ),
        .\PC_count_reg[11]_i_14 (\ALU_packed_reg[IMMED_n_0_][8] ),
        .\PC_count_reg[11]_i_14_0 (\ALU_packed_reg[IMMED_n_0_][9] ),
        .\PC_count_reg[11]_i_14_1 (\ALU_packed_reg[IMMED_n_0_][10] ),
        .\PC_count_reg[11]_i_14_2 (\ALU_packed_reg[IMMED_n_0_][11] ),
        .\PC_count_reg[15]_i_14 (\ALU_packed_reg[srcA_SEL_n_0_][0] ),
        .\PC_count_reg[15]_i_14_0 (\ALU_packed_reg[IMMED_n_0_][12] ),
        .\PC_count_reg[15]_i_14_1 (\ALU_packed_reg[IMMED_n_0_][13] ),
        .\PC_count_reg[15]_i_14_2 (\ALU_packed_reg[IMMED_n_0_][14] ),
        .\PC_count_reg[15]_i_14_3 (\ALU_packed_reg[IMMED_n_0_][15] ),
        .mem_DM_Data({mem_DM_Data[31:16],mem_DM_Data[7:0]}));
  Mux_2x4_0 Mux_ALU_B
       (.\ALU_packed_reg[IMMED][0] (Mux_ALU_B_n_33),
        .\ALU_packed_reg[PC][0] (Mux_ALU_B_n_34),
        .\ALU_packed_reg[srcB_SEL][0] (Mux_ALU_B_n_32),
        .ALU_srcB(ALU_srcB),
        .D({ALU_fwB[31:5],ALU_fwB[1:0]}),
        .\DM_packed[result][0]_i_15 (\ALU_packed_reg[IMMED_n_0_][28] ),
        .\DM_packed[result][0]_i_16 (\ALU_packed_reg[IMMED_n_0_][26] ),
        .\DM_packed[result][0]_i_17 (\ALU_packed_reg[IMMED_n_0_][24] ),
        .\DM_packed[result][0]_i_19 (\ALU_packed_reg[IMMED_n_0_][31] ),
        .\DM_packed[result][0]_i_32 (\ALU_packed_reg[IMMED_n_0_][22] ),
        .\DM_packed[result][0]_i_33 (\ALU_packed_reg[IMMED_n_0_][20] ),
        .\DM_packed[result][0]_i_34 (\ALU_packed_reg[IMMED_n_0_][18] ),
        .\DM_packed[result][0]_i_35 (\ALU_packed_reg[IMMED_n_0_][16] ),
        .\DM_packed[result][0]_i_46 (\ALU_packed_reg[IMMED_n_0_][14] ),
        .\DM_packed[result][0]_i_47 (\ALU_packed_reg[IMMED_n_0_][12] ),
        .\DM_packed[result][0]_i_48 (\ALU_packed_reg[IMMED_n_0_][10] ),
        .\DM_packed[result][0]_i_49 (\ALU_packed_reg[IMMED_n_0_][8] ),
        .\DM_packed[result][0]_i_59 (\ALU_packed_reg[IMMED_n_0_][6] ),
        .\DM_packed[result][0]_i_60 (\ALU_packed_reg[IMMED_n_0_][4] ),
        .\DM_packed[result][0]_i_60_0 (Mux_FW_B_n_34),
        .\DM_packed[result][0]_i_60_1 (Mux_FW_B_n_35),
        .\DM_packed[result][0]_i_61 (\ALU_packed_reg[IMMED_n_0_][2] ),
        .\DM_packed[result][0]_i_61_0 (Mux_FW_B_n_32),
        .\DM_packed[result][0]_i_61_1 (Mux_FW_B_n_37),
        .\DM_packed[result][19]_i_24 (\ALU_packed_reg[IMMED_n_0_][19] ),
        .\DM_packed[result][19]_i_26 (\ALU_packed_reg[IMMED_n_0_][17] ),
        .\DM_packed[result][23]_i_32 (\ALU_packed_reg[IMMED_n_0_][23] ),
        .\DM_packed[result][23]_i_34 (\ALU_packed_reg[IMMED_n_0_][21] ),
        .\PC_count[11]_i_22 (\ALU_packed_reg[IMMED_n_0_][11] ),
        .\PC_count[11]_i_24 (\ALU_packed_reg[IMMED_n_0_][9] ),
        .\PC_count[14]_i_7 (\ALU_packed_reg[IMMED_n_0_][0] ),
        .\PC_count[14]_i_7_0 (\ALU_packed_reg[srcB_SEL_n_0_][1] ),
        .\PC_count[14]_i_7_1 (\ALU_packed_reg[srcB_SEL_n_0_][0] ),
        .\PC_count[14]_i_7_2 (\ALU_packed_reg[PC_n_0_][0] ),
        .\PC_count[15]_i_35 (\ALU_packed_reg[IMMED_n_0_][15] ),
        .\PC_count[15]_i_37 (\ALU_packed_reg[IMMED_n_0_][13] ),
        .\PC_count[31]_i_21 (\ALU_packed_reg[IMMED_n_0_][30] ),
        .\PC_count[31]_i_22 (\ALU_packed_reg[IMMED_n_0_][29] ),
        .\PC_count[31]_i_34 (\ALU_packed_reg[IMMED_n_0_][27] ),
        .\PC_count[31]_i_36 (\ALU_packed_reg[IMMED_n_0_][25] ),
        .\PC_count[3]_i_18 (\ALU_packed_reg[IMMED_n_0_][3] ),
        .\PC_count[3]_i_18_0 (Mux_FW_B_n_33),
        .\PC_count[3]_i_18_1 (Mux_FW_B_n_36),
        .\PC_count[3]_i_20 (\ALU_packed_reg[IMMED_n_0_][1] ),
        .\PC_count[7]_i_14 (\ALU_packed_reg[IMMED_n_0_][7] ),
        .\PC_count[7]_i_16 (\ALU_packed_reg[IMMED_n_0_][5] ),
        .Q({\ALU_packed_reg[PC_n_0_][31] ,\ALU_packed_reg[PC_n_0_][30] ,\ALU_packed_reg[PC_n_0_][29] ,\ALU_packed_reg[PC_n_0_][28] ,\ALU_packed_reg[PC_n_0_][27] ,\ALU_packed_reg[PC_n_0_][26] ,\ALU_packed_reg[PC_n_0_][25] ,\ALU_packed_reg[PC_n_0_][24] ,\ALU_packed_reg[PC_n_0_][23] ,\ALU_packed_reg[PC_n_0_][22] ,\ALU_packed_reg[PC_n_0_][21] ,\ALU_packed_reg[PC_n_0_][20] ,\ALU_packed_reg[PC_n_0_][19] ,\ALU_packed_reg[PC_n_0_][18] ,\ALU_packed_reg[PC_n_0_][17] ,\ALU_packed_reg[PC_n_0_][16] ,\ALU_packed_reg[PC_n_0_][15] ,\ALU_packed_reg[PC_n_0_][14] ,\ALU_packed_reg[PC_n_0_][13] ,\ALU_packed_reg[PC_n_0_][12] ,\ALU_packed_reg[PC_n_0_][11] ,\ALU_packed_reg[PC_n_0_][10] ,\ALU_packed_reg[PC_n_0_][9] ,\ALU_packed_reg[PC_n_0_][8] ,\ALU_packed_reg[PC_n_0_][7] ,\ALU_packed_reg[PC_n_0_][6] ,\ALU_packed_reg[PC_n_0_][5] ,\ALU_packed_reg[PC_n_0_][4] ,\ALU_packed_reg[PC_n_0_][3] ,\ALU_packed_reg[PC_n_0_][2] ,\ALU_packed_reg[PC_n_0_][1] }));
  Mux_2x4_1 Mux_FW_A
       (.ALU_fwA(ALU_fwA),
        .\ALU_packed_reg[RS1][0] (Mux_FW_A_n_72),
        .\ALU_packed_reg[RS1][10] (Mux_FW_A_n_37),
        .\ALU_packed_reg[RS1][11] (Mux_FW_A_n_39),
        .\ALU_packed_reg[RS1][12] (Mux_FW_A_n_41),
        .\ALU_packed_reg[RS1][13] (Mux_FW_A_n_43),
        .\ALU_packed_reg[RS1][14] (Mux_FW_A_n_45),
        .\ALU_packed_reg[RS1][15] (Mux_FW_A_n_47),
        .\ALU_packed_reg[RS1][16] (Mux_FW_A_n_64),
        .\ALU_packed_reg[RS1][17] (Mux_FW_A_n_63),
        .\ALU_packed_reg[RS1][18] (Mux_FW_A_n_62),
        .\ALU_packed_reg[RS1][19] (Mux_FW_A_n_61),
        .\ALU_packed_reg[RS1][1] (Mux_FW_A_n_71),
        .\ALU_packed_reg[RS1][20] (Mux_FW_A_n_60),
        .\ALU_packed_reg[RS1][21] (Mux_FW_A_n_59),
        .\ALU_packed_reg[RS1][22] (Mux_FW_A_n_58),
        .\ALU_packed_reg[RS1][23] (Mux_FW_A_n_57),
        .\ALU_packed_reg[RS1][24] (Mux_FW_A_n_56),
        .\ALU_packed_reg[RS1][25] (Mux_FW_A_n_55),
        .\ALU_packed_reg[RS1][26] (Mux_FW_A_n_54),
        .\ALU_packed_reg[RS1][27] (Mux_FW_A_n_53),
        .\ALU_packed_reg[RS1][28] (Mux_FW_A_n_52),
        .\ALU_packed_reg[RS1][29] (Mux_FW_A_n_51),
        .\ALU_packed_reg[RS1][2] (Mux_FW_A_n_70),
        .\ALU_packed_reg[RS1][30] (Mux_FW_A_n_50),
        .\ALU_packed_reg[RS1][31] (Mux_FW_A_n_49),
        .\ALU_packed_reg[RS1][3] (Mux_FW_A_n_69),
        .\ALU_packed_reg[RS1][4] (Mux_FW_A_n_68),
        .\ALU_packed_reg[RS1][5] (Mux_FW_A_n_67),
        .\ALU_packed_reg[RS1][6] (Mux_FW_A_n_66),
        .\ALU_packed_reg[RS1][7] (Mux_FW_A_n_65),
        .\ALU_packed_reg[RS1][8] (Mux_FW_A_n_32),
        .\ALU_packed_reg[RS1][9] (Mux_FW_A_n_35),
        .\DM_packed[result][16]_i_8 (\ALU_packed_reg[RS_n_0_1][16] ),
        .\DM_packed[result][17]_i_10 (\ALU_packed_reg[RS_n_0_1][17] ),
        .\DM_packed[result][18]_i_10 (\ALU_packed_reg[RS_n_0_1][18] ),
        .\DM_packed[result][19]_i_11 (\ALU_packed_reg[RS_n_0_1][19] ),
        .\DM_packed[result][20]_i_11 (\ALU_packed_reg[RS_n_0_1][20] ),
        .\DM_packed[result][21]_i_10 (\ALU_packed_reg[RS_n_0_1][21] ),
        .\DM_packed[result][22]_i_11 (\ALU_packed_reg[RS_n_0_1][22] ),
        .\DM_packed[result][23]_i_12 (\ALU_packed_reg[RS_n_0_1][23] ),
        .\DM_packed[result][23]_i_36 (\ALU_packed_reg[RS_n_0_1][8] ),
        .\DM_packed[result][23]_i_38 (\ALU_packed_reg[RS_n_0_1][12] ),
        .\DM_packed[result][23]_i_38_0 (\WB_packed_reg[result_n_0_][12] ),
        .\DM_packed[result][23]_i_40 (\ALU_packed_reg[RS_n_0_1][10] ),
        .\DM_packed[result][23]_i_42 (\ALU_packed_reg[RS_n_0_1][14] ),
        .\DM_packed[result][23]_i_42_0 (\WB_packed_reg[result_n_0_][14] ),
        .\DM_packed[result][23]_i_44 (\ALU_packed_reg[RS_n_0_1][9] ),
        .\DM_packed[result][23]_i_46 (\ALU_packed_reg[RS_n_0_1][13] ),
        .\DM_packed[result][23]_i_46_0 (\WB_packed_reg[result_n_0_][13] ),
        .\DM_packed[result][23]_i_48 (\ALU_packed_reg[RS_n_0_1][11] ),
        .\DM_packed[result][23]_i_50 (\ALU_packed_reg[RS_n_0_1][15] ),
        .\DM_packed[result][23]_i_50_0 (\WB_packed_reg[result_n_0_][15] ),
        .\DM_packed[result][24]_i_6 (\ALU_packed_reg[RS_n_0_1][24] ),
        .\DM_packed[result][26]_i_6 (\ALU_packed_reg[RS_n_0_1][26] ),
        .\DM_packed[result][27]_i_6 (\ALU_packed_reg[RS_n_0_1][27] ),
        .\DM_packed[result][3]_i_6 (\ALU_packed_reg[RS_n_0_1][3] ),
        .\DM_packed[result][6]_i_7 (\ALU_packed_reg[RS_n_0_1][6] ),
        .\DM_packed[result][7]_i_7 (\ALU_packed_reg[RS_n_0_1][7] ),
        .\FWA_reg[0] (Mux_FW_A_n_33),
        .\PC_count[0]_i_7 (\ALU_packed_reg[RS_n_0_1][0] ),
        .\PC_count[1]_i_9 (\ALU_packed_reg[RS_n_0_1][1] ),
        .\PC_count[25]_i_10 (\ALU_packed_reg[RS_n_0_1][25] ),
        .\PC_count[28]_i_6 (\ALU_packed_reg[RS_n_0_1][28] ),
        .\PC_count[29]_i_14 (\ALU_packed_reg[RS_n_0_1][29] ),
        .\PC_count[2]_i_9 (\ALU_packed_reg[RS_n_0_1][2] ),
        .\PC_count[30]_i_7 (\ALU_packed_reg[RS_n_0_1][30] ),
        .\PC_count[31]_i_6 (FWA),
        .\PC_count[31]_i_6_0 ({\WB_packed_reg[result_n_0_][31] ,\WB_packed_reg[result_n_0_][30] ,\WB_packed_reg[result_n_0_][29] ,\WB_packed_reg[result_n_0_][28] ,\WB_packed_reg[result_n_0_][27] ,\WB_packed_reg[result_n_0_][26] ,\WB_packed_reg[result_n_0_][25] ,\WB_packed_reg[result_n_0_][24] ,\WB_packed_reg[result_n_0_][23] ,\WB_packed_reg[result_n_0_][22] ,\WB_packed_reg[result_n_0_][21] ,\WB_packed_reg[result_n_0_][20] ,\WB_packed_reg[result_n_0_][19] ,\WB_packed_reg[result_n_0_][18] ,\WB_packed_reg[result_n_0_][17] ,\WB_packed_reg[result_n_0_][16] ,\WB_packed_reg[result_n_0_][11] ,\WB_packed_reg[result_n_0_][10] ,\WB_packed_reg[result_n_0_][9] ,\WB_packed_reg[result_n_0_][8] ,\WB_packed_reg[result_n_0_][7] ,\WB_packed_reg[result_n_0_][6] ,\WB_packed_reg[result_n_0_][5] ,\WB_packed_reg[result_n_0_][4] ,\WB_packed_reg[result_n_0_][3] ,\WB_packed_reg[result_n_0_][2] ,\WB_packed_reg[result_n_0_][1] ,\WB_packed_reg[result_n_0_][0] }),
        .\PC_count[31]_i_6_1 (\ALU_packed_reg[RS_n_0_1][31] ),
        .\PC_count[4]_i_11 (\ALU_packed_reg[RS_n_0_1][4] ),
        .\PC_count[5]_i_11 (\ALU_packed_reg[RS_n_0_1][5] ),
        .Q(IOBUS_addr),
        .\WB_packed_reg[result][0] (Mux_FW_A_n_73),
        .\WB_packed_reg[result][10] (Mux_FW_A_n_38),
        .\WB_packed_reg[result][11] (Mux_FW_A_n_40),
        .\WB_packed_reg[result][12] (Mux_FW_A_n_42),
        .\WB_packed_reg[result][13] (Mux_FW_A_n_44),
        .\WB_packed_reg[result][14] (Mux_FW_A_n_46),
        .\WB_packed_reg[result][15] (Mux_FW_A_n_48),
        .\WB_packed_reg[result][16] (Mux_FW_A_n_81),
        .\WB_packed_reg[result][17] (Mux_FW_A_n_82),
        .\WB_packed_reg[result][18] (Mux_FW_A_n_83),
        .\WB_packed_reg[result][19] (Mux_FW_A_n_84),
        .\WB_packed_reg[result][1] (Mux_FW_A_n_74),
        .\WB_packed_reg[result][20] (Mux_FW_A_n_85),
        .\WB_packed_reg[result][21] (Mux_FW_A_n_86),
        .\WB_packed_reg[result][22] (Mux_FW_A_n_87),
        .\WB_packed_reg[result][23] (Mux_FW_A_n_88),
        .\WB_packed_reg[result][24] (Mux_FW_A_n_89),
        .\WB_packed_reg[result][25] (Mux_FW_A_n_90),
        .\WB_packed_reg[result][26] (Mux_FW_A_n_91),
        .\WB_packed_reg[result][27] (Mux_FW_A_n_92),
        .\WB_packed_reg[result][28] (Mux_FW_A_n_93),
        .\WB_packed_reg[result][29] (Mux_FW_A_n_94),
        .\WB_packed_reg[result][2] (Mux_FW_A_n_75),
        .\WB_packed_reg[result][30] (Mux_FW_A_n_95),
        .\WB_packed_reg[result][31] (Mux_FW_A_n_96),
        .\WB_packed_reg[result][3] (Mux_FW_A_n_76),
        .\WB_packed_reg[result][4] (Mux_FW_A_n_77),
        .\WB_packed_reg[result][5] (Mux_FW_A_n_78),
        .\WB_packed_reg[result][6] (Mux_FW_A_n_79),
        .\WB_packed_reg[result][7] (Mux_FW_A_n_80),
        .\WB_packed_reg[result][8] (Mux_FW_A_n_34),
        .\WB_packed_reg[result][9] (Mux_FW_A_n_36),
        .control_flag_i_53(Memory_n_263),
        .control_flag_i_53_0(Memory_n_253),
        .control_flag_i_53_1(Memory_n_239),
        .control_flag_i_63(Memory_n_265),
        .control_flag_i_63_0(Memory_n_255),
        .control_flag_i_63_1(Memory_n_243),
        .control_flag_i_63_2(Memory_n_266),
        .control_flag_i_63_3(Memory_n_256),
        .control_flag_i_63_4(Memory_n_245),
        .control_flag_i_64(Memory_n_264),
        .control_flag_i_64_0(Memory_n_254),
        .control_flag_i_64_1(Memory_n_241),
        .control_flag_i_65(Memory_n_262),
        .control_flag_i_65_0(Memory_n_252),
        .control_flag_i_65_1(Memory_n_237),
        .control_flag_i_66(Memory_n_259),
        .control_flag_i_66_0(Memory_n_249),
        .control_flag_i_66_1(Memory_n_231),
        .control_flag_i_66_2(Memory_n_260),
        .control_flag_i_66_3(Memory_n_250),
        .control_flag_i_66_4(Memory_n_233),
        .control_flag_i_79(Memory_n_261),
        .control_flag_i_79_0(Memory_n_251),
        .control_flag_i_79_1(Memory_n_235),
        .mem_DM_Data({mem_DM_Data[31:16],mem_DM_Data[7:0]}));
  Mux_2x4_2 Mux_FW_B
       (.\ALU_packed_reg[RS2][2] (Mux_FW_B_n_37),
        .\ALU_packed_reg[RS2][3] (Mux_FW_B_n_36),
        .\ALU_packed_reg[RS2][4] (Mux_FW_B_n_35),
        .D(ALU_fwB),
        .\DM_packed[result][3]_i_7 (Memory_n_226),
        .\DM_packed[result][3]_i_7_0 (Memory_n_227),
        .\DM_packed_reg[RS2][0] (\ALU_packed_reg[RS_n_0_2][0] ),
        .\DM_packed_reg[RS2][0]_0 (FWB),
        .\DM_packed_reg[RS2][10] (\ALU_packed_reg[RS_n_0_2][10] ),
        .\DM_packed_reg[RS2][11] (\ALU_packed_reg[RS_n_0_2][11] ),
        .\DM_packed_reg[RS2][12] (\ALU_packed_reg[RS_n_0_2][12] ),
        .\DM_packed_reg[RS2][12]_0 (\WB_packed_reg[result_n_0_][12] ),
        .\DM_packed_reg[RS2][13] (\ALU_packed_reg[RS_n_0_2][13] ),
        .\DM_packed_reg[RS2][13]_0 (\WB_packed_reg[result_n_0_][13] ),
        .\DM_packed_reg[RS2][14] (\ALU_packed_reg[RS_n_0_2][14] ),
        .\DM_packed_reg[RS2][14]_0 (\WB_packed_reg[result_n_0_][14] ),
        .\DM_packed_reg[RS2][15] (\ALU_packed_reg[RS_n_0_2][15] ),
        .\DM_packed_reg[RS2][15]_0 (\WB_packed_reg[result_n_0_][15] ),
        .\DM_packed_reg[RS2][16] (\ALU_packed_reg[RS_n_0_2][16] ),
        .\DM_packed_reg[RS2][17] (\ALU_packed_reg[RS_n_0_2][17] ),
        .\DM_packed_reg[RS2][18] (\ALU_packed_reg[RS_n_0_2][18] ),
        .\DM_packed_reg[RS2][19] (\ALU_packed_reg[RS_n_0_2][19] ),
        .\DM_packed_reg[RS2][1] (\ALU_packed_reg[RS_n_0_2][1] ),
        .\DM_packed_reg[RS2][20] (\ALU_packed_reg[RS_n_0_2][20] ),
        .\DM_packed_reg[RS2][21] (\ALU_packed_reg[RS_n_0_2][21] ),
        .\DM_packed_reg[RS2][22] (\ALU_packed_reg[RS_n_0_2][22] ),
        .\DM_packed_reg[RS2][23] (\ALU_packed_reg[RS_n_0_2][23] ),
        .\DM_packed_reg[RS2][23]_0 (Memory_n_257),
        .\DM_packed_reg[RS2][23]_1 (Memory_n_247),
        .\DM_packed_reg[RS2][23]_2 (Memory_n_246),
        .\DM_packed_reg[RS2][23]_3 (Memory_n_248),
        .\DM_packed_reg[RS2][24] (\ALU_packed_reg[RS_n_0_2][24] ),
        .\DM_packed_reg[RS2][25] (\ALU_packed_reg[RS_n_0_2][25] ),
        .\DM_packed_reg[RS2][26] (\ALU_packed_reg[RS_n_0_2][26] ),
        .\DM_packed_reg[RS2][27] (\ALU_packed_reg[RS_n_0_2][27] ),
        .\DM_packed_reg[RS2][28] (\ALU_packed_reg[RS_n_0_2][28] ),
        .\DM_packed_reg[RS2][29] (\ALU_packed_reg[RS_n_0_2][29] ),
        .\DM_packed_reg[RS2][2] (\ALU_packed_reg[RS_n_0_2][2] ),
        .\DM_packed_reg[RS2][30] (\ALU_packed_reg[RS_n_0_2][30] ),
        .\DM_packed_reg[RS2][31] ({\WB_packed_reg[result_n_0_][31] ,\WB_packed_reg[result_n_0_][30] ,\WB_packed_reg[result_n_0_][29] ,\WB_packed_reg[result_n_0_][28] ,\WB_packed_reg[result_n_0_][27] ,\WB_packed_reg[result_n_0_][26] ,\WB_packed_reg[result_n_0_][25] ,\WB_packed_reg[result_n_0_][24] ,\WB_packed_reg[result_n_0_][23] ,\WB_packed_reg[result_n_0_][22] ,\WB_packed_reg[result_n_0_][21] ,\WB_packed_reg[result_n_0_][20] ,\WB_packed_reg[result_n_0_][19] ,\WB_packed_reg[result_n_0_][18] ,\WB_packed_reg[result_n_0_][17] ,\WB_packed_reg[result_n_0_][16] ,\WB_packed_reg[result_n_0_][11] ,\WB_packed_reg[result_n_0_][10] ,\WB_packed_reg[result_n_0_][9] ,\WB_packed_reg[result_n_0_][8] ,\WB_packed_reg[result_n_0_][7] ,\WB_packed_reg[result_n_0_][6] ,\WB_packed_reg[result_n_0_][5] ,\WB_packed_reg[result_n_0_][4] ,\WB_packed_reg[result_n_0_][3] ,\WB_packed_reg[result_n_0_][2] ,\WB_packed_reg[result_n_0_][1] ,\WB_packed_reg[result_n_0_][0] }),
        .\DM_packed_reg[RS2][31]_0 (\ALU_packed_reg[RS_n_0_2][31] ),
        .\DM_packed_reg[RS2][31]_1 (Memory_n_258),
        .\DM_packed_reg[RS2][3] (\ALU_packed_reg[RS_n_0_2][3] ),
        .\DM_packed_reg[RS2][4] (\ALU_packed_reg[RS_n_0_2][4] ),
        .\DM_packed_reg[RS2][5] (\ALU_packed_reg[RS_n_0_2][5] ),
        .\DM_packed_reg[RS2][6] (\ALU_packed_reg[RS_n_0_2][6] ),
        .\DM_packed_reg[RS2][7] (\ALU_packed_reg[RS_n_0_2][7] ),
        .\DM_packed_reg[RS2][8] (\ALU_packed_reg[RS_n_0_2][8] ),
        .\DM_packed_reg[RS2][9] (\ALU_packed_reg[RS_n_0_2][9] ),
        .MEM_DOUT21(MEM_DOUT21),
        .\PC_count[2]_i_8 (Memory_n_224),
        .\PC_count[2]_i_8_0 (Memory_n_225),
        .\PC_count[4]_i_12 (ioBuffer),
        .\PC_count[4]_i_12_0 (Memory_n_228),
        .\PC_count[4]_i_12_1 (Memory_n_229),
        .Q(IOBUS_addr),
        .\ioBuffer_reg[2] (Mux_FW_B_n_32),
        .\ioBuffer_reg[3] (Mux_FW_B_n_33),
        .\ioBuffer_reg[4] (Mux_FW_B_n_34),
        .mem_DM_Data({mem_DM_Data[30:24],mem_DM_Data[22:0]}));
  Mux_2x4_3 Mux_PC
       (.D(PC_in),
        .\IF_packed[PC4] (\IF_packed[PC4] ),
        .\PC_count_reg[0] (PC_n_3),
        .\PC_count_reg[0]_0 (Hazard_Generator_n_37),
        .\PC_count_reg[0]_1 (Hazard_Generator_n_108),
        .\PC_count_reg[0]_2 (Hazard_Generator_n_107),
        .\PC_count_reg[10] (Hazard_Generator_n_64),
        .\PC_count_reg[10]_0 (Hazard_Generator_n_66),
        .\PC_count_reg[10]_1 (Hazard_Generator_n_65),
        .\PC_count_reg[11] (Hazard_Generator_n_67),
        .\PC_count_reg[11]_0 (Hazard_Generator_n_69),
        .\PC_count_reg[11]_1 (Hazard_Generator_n_68),
        .\PC_count_reg[12] (Hazard_Generator_n_70),
        .\PC_count_reg[12]_0 (Hazard_Generator_n_72),
        .\PC_count_reg[12]_1 (Hazard_Generator_n_71),
        .\PC_count_reg[13] (Hazard_Generator_n_73),
        .\PC_count_reg[13]_0 (Hazard_Generator_n_75),
        .\PC_count_reg[13]_1 (Hazard_Generator_n_74),
        .\PC_count_reg[14] (Hazard_Generator_n_76),
        .\PC_count_reg[14]_0 (Hazard_Generator_n_78),
        .\PC_count_reg[14]_1 (Hazard_Generator_n_77),
        .\PC_count_reg[15] (Hazard_Generator_n_79),
        .\PC_count_reg[15]_0 (Hazard_Generator_n_80),
        .\PC_count_reg[15]_1 (Hazard_Generator_n_81),
        .\PC_count_reg[1] (Hazard_Generator_n_99),
        .\PC_count_reg[1]_0 (Hazard_Generator_n_38),
        .\PC_count_reg[1]_1 (Hazard_Generator_n_41),
        .\PC_count_reg[23] (result[23:16]),
        .\PC_count_reg[24] (Hazard_Generator_n_82),
        .\PC_count_reg[24]_0 (Hazard_Generator_n_83),
        .\PC_count_reg[25] (Hazard_Generator_n_84),
        .\PC_count_reg[25]_0 (Hazard_Generator_n_86),
        .\PC_count_reg[25]_1 (Hazard_Generator_n_85),
        .\PC_count_reg[26] (Hazard_Generator_n_87),
        .\PC_count_reg[26]_0 (Hazard_Generator_n_88),
        .\PC_count_reg[26]_1 (Hazard_Generator_n_89),
        .\PC_count_reg[27] (Hazard_Generator_n_4),
        .\PC_count_reg[27]_0 (Hazard_Generator_n_90),
        .\PC_count_reg[27]_1 (Hazard_Generator_n_91),
        .\PC_count_reg[28] (Hazard_Generator_n_92),
        .\PC_count_reg[28]_0 (Hazard_Generator_n_94),
        .\PC_count_reg[28]_1 (Hazard_Generator_n_93),
        .\PC_count_reg[29] (Hazard_Generator_n_96),
        .\PC_count_reg[29]_0 (Hazard_Generator_n_98),
        .\PC_count_reg[29]_1 (Hazard_Generator_n_97),
        .\PC_count_reg[2] (Hazard_Generator_n_42),
        .\PC_count_reg[2]_0 (Hazard_Generator_n_43),
        .\PC_count_reg[2]_1 (Hazard_Generator_n_44),
        .\PC_count_reg[30] (Hazard_Generator_n_101),
        .\PC_count_reg[30]_0 (Hazard_Generator_n_103),
        .\PC_count_reg[30]_1 (Hazard_Generator_n_102),
        .\PC_count_reg[31] (Hazard_Generator_n_3),
        .\PC_count_reg[31]_0 (Hazard_Generator_n_104),
        .\PC_count_reg[31]_1 (\ALU_packed_reg[ALU_FUN_n_0_][3] ),
        .\PC_count_reg[31]_2 (Hazard_Generator_n_106),
        .\PC_count_reg[31]_3 (Hazard_Generator_n_105),
        .\PC_count_reg[3] (Hazard_Generator_n_46),
        .\PC_count_reg[3]_0 (Hazard_Generator_n_47),
        .\PC_count_reg[3]_1 (Memory_n_111),
        .\PC_count_reg[4] (Hazard_Generator_n_48),
        .\PC_count_reg[4]_0 (Memory_n_113),
        .\PC_count_reg[4]_1 (Hazard_Generator_n_49),
        .\PC_count_reg[5] (Hazard_Generator_n_51),
        .\PC_count_reg[5]_0 (Hazard_Generator_n_53),
        .\PC_count_reg[5]_1 (Hazard_Generator_n_52),
        .\PC_count_reg[6] (Hazard_Generator_n_54),
        .\PC_count_reg[6]_0 (Hazard_Generator_n_55),
        .\PC_count_reg[7] (Hazard_Generator_n_56),
        .\PC_count_reg[7]_0 (Hazard_Generator_n_57),
        .\PC_count_reg[8] (Hazard_Generator_n_59),
        .\PC_count_reg[8]_0 (Hazard_Generator_n_61),
        .\PC_count_reg[8]_1 (Hazard_Generator_n_60),
        .\PC_count_reg[9] (Hazard_Generator_n_100),
        .\PC_count_reg[9]_0 (Hazard_Generator_n_62),
        .\PC_count_reg[9]_1 (Hazard_Generator_n_63),
        .Q(PC_n_37));
  Mux_2x4_4 Mux_RF
       (.MEM_DOUT21(MEM_DOUT21),
        .Q({\WB_packed_reg[PC_n_0_4][31] ,\WB_packed_reg[PC_n_0_4][30] ,\WB_packed_reg[PC_n_0_4][29] ,\WB_packed_reg[PC_n_0_4][28] ,\WB_packed_reg[PC_n_0_4][27] ,\WB_packed_reg[PC_n_0_4][26] ,\WB_packed_reg[PC_n_0_4][25] ,\WB_packed_reg[PC_n_0_4][24] ,\WB_packed_reg[PC_n_0_4][23] ,\WB_packed_reg[PC_n_0_4][22] ,\WB_packed_reg[PC_n_0_4][21] ,\WB_packed_reg[PC_n_0_4][20] ,\WB_packed_reg[PC_n_0_4][19] ,\WB_packed_reg[PC_n_0_4][18] ,\WB_packed_reg[PC_n_0_4][17] ,\WB_packed_reg[PC_n_0_4][16] ,\WB_packed_reg[PC_n_0_4][15] ,\WB_packed_reg[PC_n_0_4][14] ,\WB_packed_reg[PC_n_0_4][13] ,\WB_packed_reg[PC_n_0_4][12] ,\WB_packed_reg[PC_n_0_4][11] ,\WB_packed_reg[PC_n_0_4][10] ,\WB_packed_reg[PC_n_0_4][9] ,\WB_packed_reg[PC_n_0_4][8] ,\WB_packed_reg[PC_n_0_4][7] ,\WB_packed_reg[PC_n_0_4][6] ,\WB_packed_reg[PC_n_0_4][5] ,\WB_packed_reg[PC_n_0_4][4] ,\WB_packed_reg[PC_n_0_4][3] ,\WB_packed_reg[PC_n_0_4][2] ,\WB_packed_reg[PC_n_0_4][1] ,\WB_packed_reg[PC_n_0_4][0] }),
        .RAM_reg_r1_0_31_12_17(\WB_packed_reg[result_n_0_][12] ),
        .RAM_reg_r1_0_31_12_17_0(\WB_packed_reg[result_n_0_][13] ),
        .RAM_reg_r1_0_31_12_17_1(\WB_packed_reg[result_n_0_][14] ),
        .RAM_reg_r1_0_31_12_17_2(\WB_packed_reg[result_n_0_][15] ),
        .RAM_reg_r1_0_31_18_23_i_11_0({\WB_packed_reg[RF_SEL_n_0_][1] ,\WB_packed_reg[RF_SEL_n_0_][0] }),
        .RAM_reg_r1_0_31_18_23_i_5_0(Memory_n_257),
        .RAM_reg_r1_0_31_30_31__0_i_1_0(Memory_n_247),
        .RAM_reg_r1_0_31_30_31__0_i_1_1(Memory_n_246),
        .RAM_reg_r1_0_31_30_31__0_i_1_2(Memory_n_248),
        .RAM_reg_r1_0_31_30_31__0_i_1_3(Memory_n_258),
        .RAM_reg_r2_0_31_30_31__0({\WB_packed_reg[result_n_0_][31] ,\WB_packed_reg[result_n_0_][30] ,\WB_packed_reg[result_n_0_][29] ,\WB_packed_reg[result_n_0_][28] ,\WB_packed_reg[result_n_0_][27] ,\WB_packed_reg[result_n_0_][26] ,\WB_packed_reg[result_n_0_][25] ,\WB_packed_reg[result_n_0_][24] ,\WB_packed_reg[result_n_0_][23] ,\WB_packed_reg[result_n_0_][22] ,\WB_packed_reg[result_n_0_][21] ,\WB_packed_reg[result_n_0_][20] ,\WB_packed_reg[result_n_0_][19] ,\WB_packed_reg[result_n_0_][18] ,\WB_packed_reg[result_n_0_][17] ,\WB_packed_reg[result_n_0_][16] ,\WB_packed_reg[result_n_0_][11] ,\WB_packed_reg[result_n_0_][10] ,\WB_packed_reg[result_n_0_][9] ,\WB_packed_reg[result_n_0_][8] ,\WB_packed_reg[result_n_0_][7] ,\WB_packed_reg[result_n_0_][6] ,\WB_packed_reg[result_n_0_][5] ,\WB_packed_reg[result_n_0_][4] ,\WB_packed_reg[result_n_0_][3] ,\WB_packed_reg[result_n_0_][2] ,\WB_packed_reg[result_n_0_][1] ,\WB_packed_reg[result_n_0_][0] }),
        .mem_DM_Data({mem_DM_Data[30:24],mem_DM_Data[22:0]}),
        .w_data(w_data));
  PC PC
       (.\ALU_packed_reg[ALU_FUN][0] (PC_n_4),
        .\ALU_packed_reg[ALU_FUN][1] (PC_n_0),
        .\ALU_packed_reg[ALU_FUN][1]_0 (PC_n_3),
        .\ALU_packed_reg[ALU_FUN][2] (PC_n_1),
        .\ALU_packed_reg[ALU_FUN][3] (PC_n_2),
        .D(PC_in),
        .DEC_ALU_WE(DEC_ALU_WE),
        .\DM_packed_reg[result][3] (\ALU_packed_reg[ALU_FUN_n_0_][1] ),
        .\DM_packed_reg[result][3]_0 (\ALU_packed_reg[ALU_FUN_n_0_][2] ),
        .PC_WE_reg(PC_n_5),
        .PC_WE_reg_0(PC_n_38),
        .PC_WE_reg_1(PC_n_39),
        .PC_WE_reg_10(PC_n_48),
        .PC_WE_reg_11(PC_n_49),
        .PC_WE_reg_12(PC_n_50),
        .PC_WE_reg_13(PC_n_51),
        .PC_WE_reg_14(PC_n_52),
        .PC_WE_reg_2(PC_n_40),
        .PC_WE_reg_3(PC_n_41),
        .PC_WE_reg_4(PC_n_42),
        .PC_WE_reg_5(PC_n_43),
        .PC_WE_reg_6(PC_n_44),
        .PC_WE_reg_7(PC_n_45),
        .PC_WE_reg_8(PC_n_46),
        .PC_WE_reg_9(PC_n_47),
        .\PC_count[0]_i_5 (\ALU_packed_reg[ALU_FUN_n_0_][0] ),
        .\PC_count_reg[0]_0 (\ALU_packed_reg[ALU_FUN_n_0_][3] ),
        .Q({PC_n_6,PC_n_7,PC_n_8,PC_n_9,PC_n_10,PC_n_11,PC_n_12,PC_n_13,PC_n_14,PC_n_15,PC_n_16,PC_n_17,PC_n_18,PC_n_19,PC_n_20,PC_n_21,\IF_packed[PC] ,PC_n_36,PC_n_37}),
        .SR(SR),
        .clk_50_BUFG(clk_50_BUFG));
  RegFile RegFile
       (.\ALU_packed_reg[RS2][25] (\WB_packed_reg[RF_WE_n_0_] ),
        .\ALU_packed_reg[RS2][31] (\ALU_packed_reg[RS2][31]_0 ),
        .Q({\WB_packed_reg[RFW_Addr_n_0_][4] ,\WB_packed_reg[RFW_Addr_n_0_][3] ,\WB_packed_reg[RFW_Addr_n_0_][2] ,\WB_packed_reg[RFW_Addr_n_0_][1] ,\WB_packed_reg[RFW_Addr_n_0_][0] }),
        .ir(ir[24:15]),
        .rs10(rs10),
        .rs20(rs20),
        .w_data(w_data));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [0]),
        .Q(\WB_packed_reg[PC_n_0_4][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [10]),
        .Q(\WB_packed_reg[PC_n_0_4][10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [11]),
        .Q(\WB_packed_reg[PC_n_0_4][11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [12]),
        .Q(\WB_packed_reg[PC_n_0_4][12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [13]),
        .Q(\WB_packed_reg[PC_n_0_4][13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [14]),
        .Q(\WB_packed_reg[PC_n_0_4][14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [15]),
        .Q(\WB_packed_reg[PC_n_0_4][15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [16]),
        .Q(\WB_packed_reg[PC_n_0_4][16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [17]),
        .Q(\WB_packed_reg[PC_n_0_4][17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [18]),
        .Q(\WB_packed_reg[PC_n_0_4][18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [19]),
        .Q(\WB_packed_reg[PC_n_0_4][19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [1]),
        .Q(\WB_packed_reg[PC_n_0_4][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [20]),
        .Q(\WB_packed_reg[PC_n_0_4][20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [21]),
        .Q(\WB_packed_reg[PC_n_0_4][21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [22]),
        .Q(\WB_packed_reg[PC_n_0_4][22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [23]),
        .Q(\WB_packed_reg[PC_n_0_4][23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [24]),
        .Q(\WB_packed_reg[PC_n_0_4][24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [25]),
        .Q(\WB_packed_reg[PC_n_0_4][25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [26]),
        .Q(\WB_packed_reg[PC_n_0_4][26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [27]),
        .Q(\WB_packed_reg[PC_n_0_4][27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [28]),
        .Q(\WB_packed_reg[PC_n_0_4][28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [29]),
        .Q(\WB_packed_reg[PC_n_0_4][29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [2]),
        .Q(\WB_packed_reg[PC_n_0_4][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [30]),
        .Q(\WB_packed_reg[PC_n_0_4][30] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [31]),
        .Q(\WB_packed_reg[PC_n_0_4][31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [3]),
        .Q(\WB_packed_reg[PC_n_0_4][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [4]),
        .Q(\WB_packed_reg[PC_n_0_4][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [5]),
        .Q(\WB_packed_reg[PC_n_0_4][5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [6]),
        .Q(\WB_packed_reg[PC_n_0_4][6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [7]),
        .Q(\WB_packed_reg[PC_n_0_4][7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [8]),
        .Q(\WB_packed_reg[PC_n_0_4][8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[PC4][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[PC4] [9]),
        .Q(\WB_packed_reg[PC_n_0_4][9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RFW_Addr][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RFW_Addr_n_0_][0] ),
        .Q(\WB_packed_reg[RFW_Addr_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RFW_Addr][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RFW_Addr_n_0_][1] ),
        .Q(\WB_packed_reg[RFW_Addr_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RFW_Addr][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RFW_Addr_n_0_][2] ),
        .Q(\WB_packed_reg[RFW_Addr_n_0_][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RFW_Addr][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RFW_Addr_n_0_][3] ),
        .Q(\WB_packed_reg[RFW_Addr_n_0_][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RFW_Addr][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RFW_Addr_n_0_][4] ),
        .Q(\WB_packed_reg[RFW_Addr_n_0_][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RF_SEL][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RF_SEL] [0]),
        .Q(\WB_packed_reg[RF_SEL_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RF_SEL][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RF_SEL] [1]),
        .Q(\WB_packed_reg[RF_SEL_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[RF_WE] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[RF_WE_n_0_] ),
        .Q(\WB_packed_reg[RF_WE_n_0_] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [0]),
        .Q(\WB_packed_reg[op_code_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [1]),
        .Q(\WB_packed_reg[op_code_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [2]),
        .Q(\WB_packed_reg[op_code_n_0_][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [3]),
        .Q(\WB_packed_reg[op_code_n_0_][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [4]),
        .Q(\WB_packed_reg[op_code_n_0_][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [5]),
        .Q(\WB_packed_reg[op_code_n_0_][5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[op_code][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(\DM_packed_reg[op_code] [6]),
        .Q(\WB_packed_reg[op_code_n_0_][6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][0] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[0]),
        .Q(\WB_packed_reg[result_n_0_][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][10] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[10]),
        .Q(\WB_packed_reg[result_n_0_][10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][11] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[11]),
        .Q(\WB_packed_reg[result_n_0_][11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][12] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[12]),
        .Q(\WB_packed_reg[result_n_0_][12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][13] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[13]),
        .Q(\WB_packed_reg[result_n_0_][13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][14] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[14]),
        .Q(\WB_packed_reg[result_n_0_][14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][15] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[15]),
        .Q(\WB_packed_reg[result_n_0_][15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][16] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[16]),
        .Q(\WB_packed_reg[result_n_0_][16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][17] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[17]),
        .Q(\WB_packed_reg[result_n_0_][17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][18] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[18]),
        .Q(\WB_packed_reg[result_n_0_][18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][19] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[19]),
        .Q(\WB_packed_reg[result_n_0_][19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][1] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[1]),
        .Q(\WB_packed_reg[result_n_0_][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][20] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[20]),
        .Q(\WB_packed_reg[result_n_0_][20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][21] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[21]),
        .Q(\WB_packed_reg[result_n_0_][21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][22] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[22]),
        .Q(\WB_packed_reg[result_n_0_][22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][23] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[23]),
        .Q(\WB_packed_reg[result_n_0_][23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][24] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[24]),
        .Q(\WB_packed_reg[result_n_0_][24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][25] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[25]),
        .Q(\WB_packed_reg[result_n_0_][25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][26] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[26]),
        .Q(\WB_packed_reg[result_n_0_][26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][27] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[27]),
        .Q(\WB_packed_reg[result_n_0_][27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][28] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[28]),
        .Q(\WB_packed_reg[result_n_0_][28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][29] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[29]),
        .Q(\WB_packed_reg[result_n_0_][29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][2] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[2]),
        .Q(\WB_packed_reg[result_n_0_][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][30] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[30]),
        .Q(\WB_packed_reg[result_n_0_][30] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][31] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[31]),
        .Q(\WB_packed_reg[result_n_0_][31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][3] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[3]),
        .Q(\WB_packed_reg[result_n_0_][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][4] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[4]),
        .Q(\WB_packed_reg[result_n_0_][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][5] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[5]),
        .Q(\WB_packed_reg[result_n_0_][5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][6] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[6]),
        .Q(\WB_packed_reg[result_n_0_][6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][7] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[7]),
        .Q(\WB_packed_reg[result_n_0_][7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][8] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[8]),
        .Q(\WB_packed_reg[result_n_0_][8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \WB_packed_reg[result][9] 
       (.C(clk_50_BUFG),
        .CE(\<const1> ),
        .D(IOBUS_addr[9]),
        .Q(\WB_packed_reg[result_n_0_][9] ),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_SSEG[15]_i_1 
       (.I0(IOBUS_addr[19]),
        .I1(\DM_packed_reg[DM_WE_n_0_] ),
        .I2(Memory_n_36),
        .I3(IOBUS_addr[18]),
        .I4(Memory_n_109),
        .O(E));
endmodule

(* LEDS_AD = "285736960" *) (* SSEG_AD = "285999104" *) (* SWITCHES_AD = "285212672" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module OTTER_Wrapper
   (CLK,
    BTNL,
    BTNC,
    SWITCHES,
    LEDS,
    CATHODES,
    ANODES);
  input CLK;
  input BTNL;
  input BTNC;
  input [15:0]SWITCHES;
  output [15:0]LEDS;
  output [7:0]CATHODES;
  output [3:0]ANODES;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]ANODES;
  wire [3:0]ANODES_OBUF;
  wire BTNC;
  wire BTNC_IBUF;
  wire [7:0]CATHODES;
  wire [6:0]CATHODES_OBUF;
  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [15:0]IOBUS_out;
  wire [15:0]LEDS;
  wire [15:0]LEDS_OBUF;
  wire OTTER_MCU_n_0;
  wire OTTER_MCU_n_1;
  wire RAM_reg_r1_0_31_0_5_i_1_n_0;
  wire [15:0]SWITCHES;
  wire [15:0]SWITCHES_IBUF;
  wire clk_50;
  wire clk_50_BUFG;
  wire [0:0]p_0_in;
  wire \r_SSEG_reg_n_0_[0] ;
  wire \r_SSEG_reg_n_0_[10] ;
  wire \r_SSEG_reg_n_0_[11] ;
  wire \r_SSEG_reg_n_0_[13] ;
  wire \r_SSEG_reg_n_0_[14] ;
  wire \r_SSEG_reg_n_0_[15] ;
  wire \r_SSEG_reg_n_0_[1] ;
  wire \r_SSEG_reg_n_0_[2] ;
  wire \r_SSEG_reg_n_0_[3] ;
  wire \r_SSEG_reg_n_0_[4] ;
  wire \r_SSEG_reg_n_0_[5] ;
  wire \r_SSEG_reg_n_0_[6] ;
  wire \r_SSEG_reg_n_0_[7] ;
  wire \r_SSEG_reg_n_0_[8] ;
  wire \r_SSEG_reg_n_0_[9] ;

  OBUF \ANODES_OBUF[0]_inst 
       (.I(ANODES_OBUF[0]),
        .O(ANODES[0]));
  OBUF \ANODES_OBUF[1]_inst 
       (.I(ANODES_OBUF[1]),
        .O(ANODES[1]));
  OBUF \ANODES_OBUF[2]_inst 
       (.I(ANODES_OBUF[2]),
        .O(ANODES[2]));
  OBUF \ANODES_OBUF[3]_inst 
       (.I(ANODES_OBUF[3]),
        .O(ANODES[3]));
  IBUF BTNC_IBUF_inst
       (.I(BTNC),
        .O(BTNC_IBUF));
  OBUF \CATHODES_OBUF[0]_inst 
       (.I(CATHODES_OBUF[0]),
        .O(CATHODES[0]));
  OBUF \CATHODES_OBUF[1]_inst 
       (.I(CATHODES_OBUF[1]),
        .O(CATHODES[1]));
  OBUF \CATHODES_OBUF[2]_inst 
       (.I(CATHODES_OBUF[2]),
        .O(CATHODES[2]));
  OBUF \CATHODES_OBUF[3]_inst 
       (.I(CATHODES_OBUF[3]),
        .O(CATHODES[3]));
  OBUF \CATHODES_OBUF[4]_inst 
       (.I(CATHODES_OBUF[4]),
        .O(CATHODES[4]));
  OBUF \CATHODES_OBUF[5]_inst 
       (.I(CATHODES_OBUF[5]),
        .O(CATHODES[5]));
  OBUF \CATHODES_OBUF[6]_inst 
       (.I(CATHODES_OBUF[6]),
        .O(CATHODES[6]));
  OBUF \CATHODES_OBUF[7]_inst 
       (.I(\<const1> ),
        .O(CATHODES[7]));
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  GND GND
       (.G(\<const0> ));
  OBUF \LEDS_OBUF[0]_inst 
       (.I(LEDS_OBUF[0]),
        .O(LEDS[0]));
  OBUF \LEDS_OBUF[10]_inst 
       (.I(LEDS_OBUF[10]),
        .O(LEDS[10]));
  OBUF \LEDS_OBUF[11]_inst 
       (.I(LEDS_OBUF[11]),
        .O(LEDS[11]));
  OBUF \LEDS_OBUF[12]_inst 
       (.I(LEDS_OBUF[12]),
        .O(LEDS[12]));
  OBUF \LEDS_OBUF[13]_inst 
       (.I(LEDS_OBUF[13]),
        .O(LEDS[13]));
  OBUF \LEDS_OBUF[14]_inst 
       (.I(LEDS_OBUF[14]),
        .O(LEDS[14]));
  OBUF \LEDS_OBUF[15]_inst 
       (.I(LEDS_OBUF[15]),
        .O(LEDS[15]));
  OBUF \LEDS_OBUF[1]_inst 
       (.I(LEDS_OBUF[1]),
        .O(LEDS[1]));
  OBUF \LEDS_OBUF[2]_inst 
       (.I(LEDS_OBUF[2]),
        .O(LEDS[2]));
  OBUF \LEDS_OBUF[3]_inst 
       (.I(LEDS_OBUF[3]),
        .O(LEDS[3]));
  OBUF \LEDS_OBUF[4]_inst 
       (.I(LEDS_OBUF[4]),
        .O(LEDS[4]));
  OBUF \LEDS_OBUF[5]_inst 
       (.I(LEDS_OBUF[5]),
        .O(LEDS[5]));
  OBUF \LEDS_OBUF[6]_inst 
       (.I(LEDS_OBUF[6]),
        .O(LEDS[6]));
  OBUF \LEDS_OBUF[7]_inst 
       (.I(LEDS_OBUF[7]),
        .O(LEDS[7]));
  OBUF \LEDS_OBUF[8]_inst 
       (.I(LEDS_OBUF[8]),
        .O(LEDS[8]));
  OBUF \LEDS_OBUF[9]_inst 
       (.I(LEDS_OBUF[9]),
        .O(LEDS[9]));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[0] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[0]),
        .Q(LEDS_OBUF[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[10] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[10]),
        .Q(LEDS_OBUF[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[11] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[11]),
        .Q(LEDS_OBUF[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[12] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[12]),
        .Q(LEDS_OBUF[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[13] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[13]),
        .Q(LEDS_OBUF[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[14] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[14]),
        .Q(LEDS_OBUF[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[15] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[15]),
        .Q(LEDS_OBUF[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[1] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[1]),
        .Q(LEDS_OBUF[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[2] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[2]),
        .Q(LEDS_OBUF[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[3] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[3]),
        .Q(LEDS_OBUF[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[4] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[4]),
        .Q(LEDS_OBUF[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[5] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[5]),
        .Q(LEDS_OBUF[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[6] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[6]),
        .Q(LEDS_OBUF[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[7] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[7]),
        .Q(LEDS_OBUF[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[8] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[8]),
        .Q(LEDS_OBUF[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \LEDS_reg[9] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_1),
        .D(IOBUS_out[9]),
        .Q(LEDS_OBUF[9]),
        .R(\<const0> ));
  OTTER_MCU OTTER_MCU
       (.\ALU_packed_reg[RS2][31]_0 (clk_50_BUFG),
        .\DM_packed_reg[result][18]_0 (OTTER_MCU_n_1),
        .E(OTTER_MCU_n_0),
        .Q(IOBUS_out),
        .SR(BTNC_IBUF),
        .SWITCHES_IBUF(SWITCHES_IBUF),
        .clk_50_BUFG(clk_50_BUFG));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_r1_0_31_0_5_i_1
       (.I0(clk_50_BUFG),
        .O(RAM_reg_r1_0_31_0_5_i_1_n_0));
  SevSegDisp SSG_DISP
       (.ANODES_OBUF(ANODES_OBUF),
        .\CATHODES_reg[0] ({\r_SSEG_reg_n_0_[15] ,\r_SSEG_reg_n_0_[14] ,\r_SSEG_reg_n_0_[13] ,p_0_in,\r_SSEG_reg_n_0_[11] ,\r_SSEG_reg_n_0_[10] ,\r_SSEG_reg_n_0_[9] ,\r_SSEG_reg_n_0_[8] ,\r_SSEG_reg_n_0_[7] ,\r_SSEG_reg_n_0_[6] ,\r_SSEG_reg_n_0_[5] ,\r_SSEG_reg_n_0_[4] ,\r_SSEG_reg_n_0_[3] ,\r_SSEG_reg_n_0_[2] ,\r_SSEG_reg_n_0_[1] ,\r_SSEG_reg_n_0_[0] }),
        .CLK(CLK_IBUF_BUFG),
        .Q(CATHODES_OBUF));
  IBUF \SWITCHES_IBUF[0]_inst 
       (.I(SWITCHES[0]),
        .O(SWITCHES_IBUF[0]));
  IBUF \SWITCHES_IBUF[10]_inst 
       (.I(SWITCHES[10]),
        .O(SWITCHES_IBUF[10]));
  IBUF \SWITCHES_IBUF[11]_inst 
       (.I(SWITCHES[11]),
        .O(SWITCHES_IBUF[11]));
  IBUF \SWITCHES_IBUF[12]_inst 
       (.I(SWITCHES[12]),
        .O(SWITCHES_IBUF[12]));
  IBUF \SWITCHES_IBUF[13]_inst 
       (.I(SWITCHES[13]),
        .O(SWITCHES_IBUF[13]));
  IBUF \SWITCHES_IBUF[14]_inst 
       (.I(SWITCHES[14]),
        .O(SWITCHES_IBUF[14]));
  IBUF \SWITCHES_IBUF[15]_inst 
       (.I(SWITCHES[15]),
        .O(SWITCHES_IBUF[15]));
  IBUF \SWITCHES_IBUF[1]_inst 
       (.I(SWITCHES[1]),
        .O(SWITCHES_IBUF[1]));
  IBUF \SWITCHES_IBUF[2]_inst 
       (.I(SWITCHES[2]),
        .O(SWITCHES_IBUF[2]));
  IBUF \SWITCHES_IBUF[3]_inst 
       (.I(SWITCHES[3]),
        .O(SWITCHES_IBUF[3]));
  IBUF \SWITCHES_IBUF[4]_inst 
       (.I(SWITCHES[4]),
        .O(SWITCHES_IBUF[4]));
  IBUF \SWITCHES_IBUF[5]_inst 
       (.I(SWITCHES[5]),
        .O(SWITCHES_IBUF[5]));
  IBUF \SWITCHES_IBUF[6]_inst 
       (.I(SWITCHES[6]),
        .O(SWITCHES_IBUF[6]));
  IBUF \SWITCHES_IBUF[7]_inst 
       (.I(SWITCHES[7]),
        .O(SWITCHES_IBUF[7]));
  IBUF \SWITCHES_IBUF[8]_inst 
       (.I(SWITCHES[8]),
        .O(SWITCHES_IBUF[8]));
  IBUF \SWITCHES_IBUF[9]_inst 
       (.I(SWITCHES[9]),
        .O(SWITCHES_IBUF[9]));
  VCC VCC
       (.P(\<const1> ));
  BUFG clk_50_BUFG_inst
       (.I(clk_50),
        .O(clk_50_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  FDRE #(
    .INIT(1'b0)) 
    clk_50_reg
       (.C(CLK_IBUF_BUFG),
        .CE(\<const1> ),
        .D(RAM_reg_r1_0_31_0_5_i_1_n_0),
        .Q(clk_50),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[0] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[0]),
        .Q(\r_SSEG_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[10] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[10]),
        .Q(\r_SSEG_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[11] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[11]),
        .Q(\r_SSEG_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[12] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[12]),
        .Q(p_0_in),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[13] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[13]),
        .Q(\r_SSEG_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[14] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[14]),
        .Q(\r_SSEG_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[15] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[15]),
        .Q(\r_SSEG_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[1] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[1]),
        .Q(\r_SSEG_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[2] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[2]),
        .Q(\r_SSEG_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[3] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[3]),
        .Q(\r_SSEG_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[4] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[4]),
        .Q(\r_SSEG_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[5] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[5]),
        .Q(\r_SSEG_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[6] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[6]),
        .Q(\r_SSEG_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[7] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[7]),
        .Q(\r_SSEG_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[8] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[8]),
        .Q(\r_SSEG_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[9] 
       (.C(clk_50_BUFG),
        .CE(OTTER_MCU_n_0),
        .D(IOBUS_out[9]),
        .Q(\r_SSEG_reg_n_0_[9] ),
        .R(\<const0> ));
endmodule

module PC
   (\ALU_packed_reg[ALU_FUN][1] ,
    \ALU_packed_reg[ALU_FUN][2] ,
    \ALU_packed_reg[ALU_FUN][3] ,
    \ALU_packed_reg[ALU_FUN][1]_0 ,
    \ALU_packed_reg[ALU_FUN][0] ,
    PC_WE_reg,
    Q,
    PC_WE_reg_0,
    PC_WE_reg_1,
    PC_WE_reg_2,
    PC_WE_reg_3,
    PC_WE_reg_4,
    PC_WE_reg_5,
    PC_WE_reg_6,
    PC_WE_reg_7,
    PC_WE_reg_8,
    PC_WE_reg_9,
    PC_WE_reg_10,
    PC_WE_reg_11,
    PC_WE_reg_12,
    PC_WE_reg_13,
    PC_WE_reg_14,
    \DM_packed_reg[result][3] ,
    \DM_packed_reg[result][3]_0 ,
    \PC_count_reg[0]_0 ,
    \PC_count[0]_i_5 ,
    DEC_ALU_WE,
    SR,
    D,
    clk_50_BUFG);
  output \ALU_packed_reg[ALU_FUN][1] ;
  output \ALU_packed_reg[ALU_FUN][2] ;
  output \ALU_packed_reg[ALU_FUN][3] ;
  output \ALU_packed_reg[ALU_FUN][1]_0 ;
  output \ALU_packed_reg[ALU_FUN][0] ;
  output PC_WE_reg;
  output [31:0]Q;
  output PC_WE_reg_0;
  output PC_WE_reg_1;
  output PC_WE_reg_2;
  output PC_WE_reg_3;
  output PC_WE_reg_4;
  output PC_WE_reg_5;
  output PC_WE_reg_6;
  output PC_WE_reg_7;
  output PC_WE_reg_8;
  output PC_WE_reg_9;
  output PC_WE_reg_10;
  output PC_WE_reg_11;
  output PC_WE_reg_12;
  output PC_WE_reg_13;
  output PC_WE_reg_14;
  input \DM_packed_reg[result][3] ;
  input \DM_packed_reg[result][3]_0 ;
  input \PC_count_reg[0]_0 ;
  input \PC_count[0]_i_5 ;
  input DEC_ALU_WE;
  input [0:0]SR;
  input [31:0]D;
  input clk_50_BUFG;

  wire \ALU_packed_reg[ALU_FUN][0] ;
  wire \ALU_packed_reg[ALU_FUN][1] ;
  wire \ALU_packed_reg[ALU_FUN][1]_0 ;
  wire \ALU_packed_reg[ALU_FUN][2] ;
  wire \ALU_packed_reg[ALU_FUN][3] ;
  wire [31:0]D;
  wire DEC_ALU_WE;
  wire \DM_packed_reg[result][3] ;
  wire \DM_packed_reg[result][3]_0 ;
  wire PC_WE_reg;
  wire PC_WE_reg_0;
  wire PC_WE_reg_1;
  wire PC_WE_reg_10;
  wire PC_WE_reg_11;
  wire PC_WE_reg_12;
  wire PC_WE_reg_13;
  wire PC_WE_reg_14;
  wire PC_WE_reg_2;
  wire PC_WE_reg_3;
  wire PC_WE_reg_4;
  wire PC_WE_reg_5;
  wire PC_WE_reg_6;
  wire PC_WE_reg_7;
  wire PC_WE_reg_8;
  wire PC_WE_reg_9;
  wire \PC_count[0]_i_5 ;
  wire \PC_count_reg[0]_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire clk_50_BUFG;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DM_packed[result][31]_i_3 
       (.I0(\DM_packed_reg[result][3]_0 ),
        .I1(\DM_packed_reg[result][3] ),
        .O(\ALU_packed_reg[ALU_FUN][2] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_count[0]_i_3 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\PC_count_reg[0]_0 ),
        .O(\ALU_packed_reg[ALU_FUN][1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PC_count[0]_i_9 
       (.I0(\PC_count[0]_i_5 ),
        .I1(\DM_packed_reg[result][3]_0 ),
        .O(\ALU_packed_reg[ALU_FUN][0] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC_count[30]_i_6 
       (.I0(\PC_count_reg[0]_0 ),
        .I1(\DM_packed_reg[result][3] ),
        .O(\ALU_packed_reg[ALU_FUN][3] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_count[31]_i_13 
       (.I0(\DM_packed_reg[result][3] ),
        .I1(\DM_packed_reg[result][3]_0 ),
        .O(\ALU_packed_reg[ALU_FUN][1] ));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[0] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[10] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[11] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[12] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[13] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[14] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[15] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[16] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[17] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[18] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[19] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[1] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[20] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[21] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[22] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[23] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[24] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[25] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[26] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[27] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[28] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[29] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[2] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[30] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[31] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[3] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[4] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[5] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[6] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[7] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[8] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_count_reg[9] 
       (.C(clk_50_BUFG),
        .CE(DEC_ALU_WE),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(PC_WE_reg));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(PC_WE_reg_11));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(PC_WE_reg_10));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(PC_WE_reg_14));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(PC_WE_reg_12));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(PC_WE_reg_13));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(PC_WE_reg_2));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(PC_WE_reg_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(PC_WE_reg_1));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(PC_WE_reg_3));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(PC_WE_reg_4));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(PC_WE_reg_5));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(PC_WE_reg_7));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(PC_WE_reg_6));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(PC_WE_reg_8));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_2
       (.I0(DEC_ALU_WE),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(PC_WE_reg_9));
endmodule

module RegFile
   (rs10,
    rs20,
    \ALU_packed_reg[RS2][31] ,
    \ALU_packed_reg[RS2][25] ,
    w_data,
    ir,
    Q);
  output [31:0]rs10;
  output [31:0]rs20;
  input \ALU_packed_reg[RS2][31] ;
  input \ALU_packed_reg[RS2][25] ;
  input [31:0]w_data;
  input [9:0]ir;
  input [4:0]Q;

  wire \<const0> ;
  wire \ALU_packed_reg[RS2][25] ;
  wire \ALU_packed_reg[RS2][31] ;
  wire [4:0]Q;
  wire [9:0]ir;
  wire [31:0]rs10;
  wire [31:0]rs20;
  wire [31:0]w_data;

  GND GND
       (.G(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_0_5
       (.ADDRA(ir[4:0]),
        .ADDRB(ir[4:0]),
        .ADDRC(ir[4:0]),
        .ADDRD(Q),
        .DIA(w_data[1:0]),
        .DIB(w_data[3:2]),
        .DIC(w_data[5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs10[1:0]),
        .DOB(rs10[3:2]),
        .DOC(rs10[5:4]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_12_17
       (.ADDRA(ir[4:0]),
        .ADDRB(ir[4:0]),
        .ADDRC(ir[4:0]),
        .ADDRD(Q),
        .DIA(w_data[13:12]),
        .DIB(w_data[15:14]),
        .DIC(w_data[17:16]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs10[13:12]),
        .DOB(rs10[15:14]),
        .DOC(rs10[17:16]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_18_23
       (.ADDRA(ir[4:0]),
        .ADDRB(ir[4:0]),
        .ADDRC(ir[4:0]),
        .ADDRD(Q),
        .DIA(w_data[19:18]),
        .DIB(w_data[21:20]),
        .DIC(w_data[23:22]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs10[19:18]),
        .DOB(rs10[21:20]),
        .DOC(rs10[23:22]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_24_29
       (.ADDRA(ir[4:0]),
        .ADDRB(ir[4:0]),
        .ADDRC(ir[4:0]),
        .ADDRD(Q),
        .DIA(w_data[25:24]),
        .DIB(w_data[27:26]),
        .DIC(w_data[29:28]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs10[25:24]),
        .DOB(rs10[27:26]),
        .DOC(rs10[29:28]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "OTTER_Wrapper/OTTER_MCU/RegFile/RAM_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_30_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .D(w_data[30]),
        .DPO(rs10[30]),
        .DPRA0(ir[0]),
        .DPRA1(ir[1]),
        .DPRA2(ir[2]),
        .DPRA3(ir[3]),
        .DPRA4(ir[4]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "OTTER_Wrapper/OTTER_MCU/RegFile/RAM_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_30_31__0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .D(w_data[31]),
        .DPO(rs10[31]),
        .DPRA0(ir[0]),
        .DPRA1(ir[1]),
        .DPRA2(ir[2]),
        .DPRA3(ir[3]),
        .DPRA4(ir[4]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r1_0_31_6_11
       (.ADDRA(ir[4:0]),
        .ADDRB(ir[4:0]),
        .ADDRC(ir[4:0]),
        .ADDRD(Q),
        .DIA(w_data[7:6]),
        .DIB(w_data[9:8]),
        .DIC(w_data[11:10]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs10[7:6]),
        .DOB(rs10[9:8]),
        .DOC(rs10[11:10]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_0_5
       (.ADDRA(ir[9:5]),
        .ADDRB(ir[9:5]),
        .ADDRC(ir[9:5]),
        .ADDRD(Q),
        .DIA(w_data[1:0]),
        .DIB(w_data[3:2]),
        .DIC(w_data[5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs20[1:0]),
        .DOB(rs20[3:2]),
        .DOC(rs20[5:4]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_12_17
       (.ADDRA(ir[9:5]),
        .ADDRB(ir[9:5]),
        .ADDRC(ir[9:5]),
        .ADDRD(Q),
        .DIA(w_data[13:12]),
        .DIB(w_data[15:14]),
        .DIC(w_data[17:16]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs20[13:12]),
        .DOB(rs20[15:14]),
        .DOC(rs20[17:16]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_18_23
       (.ADDRA(ir[9:5]),
        .ADDRB(ir[9:5]),
        .ADDRC(ir[9:5]),
        .ADDRD(Q),
        .DIA(w_data[19:18]),
        .DIB(w_data[21:20]),
        .DIC(w_data[23:22]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs20[19:18]),
        .DOB(rs20[21:20]),
        .DOC(rs20[23:22]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_24_29
       (.ADDRA(ir[9:5]),
        .ADDRB(ir[9:5]),
        .ADDRC(ir[9:5]),
        .ADDRD(Q),
        .DIA(w_data[25:24]),
        .DIB(w_data[27:26]),
        .DIC(w_data[29:28]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs20[25:24]),
        .DOB(rs20[27:26]),
        .DOC(rs20[29:28]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "OTTER_Wrapper/OTTER_MCU/RegFile/RAM_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_30_31
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .D(w_data[30]),
        .DPO(rs20[30]),
        .DPRA0(ir[5]),
        .DPRA1(ir[6]),
        .DPRA2(ir[7]),
        .DPRA3(ir[8]),
        .DPRA4(ir[9]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "OTTER_Wrapper/OTTER_MCU/RegFile/RAM_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_30_31__0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(Q[4]),
        .D(w_data[31]),
        .DPO(rs20[31]),
        .DPRA0(ir[5]),
        .DPRA1(ir[6]),
        .DPRA2(ir[7]),
        .DPRA3(ir[8]),
        .DPRA4(ir[9]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RegFile/RAM_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b1)) 
    RAM_reg_r2_0_31_6_11
       (.ADDRA(ir[9:5]),
        .ADDRB(ir[9:5]),
        .ADDRC(ir[9:5]),
        .ADDRD(Q),
        .DIA(w_data[7:6]),
        .DIB(w_data[9:8]),
        .DIC(w_data[11:10]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rs20[7:6]),
        .DOB(rs20[9:8]),
        .DOC(rs20[11:10]),
        .WCLK(\ALU_packed_reg[RS2][31] ),
        .WE(\ALU_packed_reg[RS2][25] ));
endmodule

module SevSegDisp
   (Q,
    ANODES_OBUF,
    CLK,
    \CATHODES_reg[0] );
  output [6:0]Q;
  output [3:0]ANODES_OBUF;
  input CLK;
  input [15:0]\CATHODES_reg[0] ;

  wire [3:0]ANODES_OBUF;
  wire [15:0]\CATHODES_reg[0] ;
  wire CLK;
  wire [6:0]Q;

  CathodeDriver CathMod
       (.ANODES_OBUF(ANODES_OBUF),
        .\CATHODES_reg[0]_0 (\CATHODES_reg[0] ),
        .CLK(CLK),
        .Q(Q));
endmodule
