Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_wire2.def
Notice 0: Design: long_wire
Notice 0:     Created 3 pins.
Notice 0:     Created 4 components and 16 component-terminals.
Notice 0:     Created 2 special nets and 8 connections.
Notice 0:     Created 5 nets and 8 connections.
Notice 0: Finished DEF file: repair_wire2.def
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   0.998    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 158.700    0.188    0.155    0.171 ^ u2/Z (BUF_X1)
            0.803    0.604    0.775 ^ u3/A (BUF_X1)
   0.000    0.027    0.010    0.785 ^ u3/Z (BUF_X1)
            0.027    0.000    0.785 ^ out1 (out)
                              0.785   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   0.998    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 158.700    0.188    0.155    0.171 ^ u2/Z (BUF_X1)
            0.990    0.786    0.956 ^ u4/A (BUF_X1)
   0.000    0.033    0.005    0.962 ^ u4/Z (BUF_X1)
            0.033    0.000    0.962 ^ out2 (out)
                              0.962   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 2999.6 steiner 2999.6 0.84
u3/Z manhtn 1.1 steiner 1.1 0.00
u4/Z manhtn 1.1 steiner 1.1 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
Found 1 capacitance violations.
Found 1 long wires.
Inserted 3 buffers in 1 nets.
Resized 4 instances.
Driver    length delay
repeater1/Z manhtn 950.2 steiner 950.2 0.08
repeater3/Z manhtn 948.6 steiner 948.6 0.08
repeater2/Z manhtn 948.3 steiner 948.3 0.08
u2/Z manhtn 150.4 steiner 150.4 0.00
u3/Z manhtn 1.1 steiner 1.1 0.00
u4/Z manhtn 1.1 steiner 1.1 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.801    0.007    0.019    0.019 ^ u1/Z (BUF_X1)
            0.007    0.000    0.019 ^ u2/A (BUF_X2)
  14.442    0.019    0.031    0.050 ^ u2/Z (BUF_X2)
            0.021    0.005    0.055 ^ repeater3/A (BUF_X8)
  56.153    0.011    0.029    0.085 ^ repeater3/Z (BUF_X8)
            0.099    0.081    0.165 ^ repeater2/A (BUF_X8)
  53.973    0.012    0.033    0.198 ^ repeater2/Z (BUF_X8)
            0.063    0.049    0.248 ^ u3/A (BUF_X1)
   0.000    0.006    0.026    0.274 ^ u3/Z (BUF_X1)
            0.006    0.000    0.274 ^ out1 (out)
                              0.274   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.801    0.007    0.019    0.019 ^ u1/Z (BUF_X1)
            0.007    0.000    0.019 ^ u2/A (BUF_X2)
  14.442    0.019    0.031    0.050 ^ u2/Z (BUF_X2)
            0.021    0.005    0.055 ^ repeater3/A (BUF_X8)
  56.153    0.011    0.029    0.085 ^ repeater3/Z (BUF_X8)
            0.099    0.081    0.165 ^ repeater2/A (BUF_X8)
  53.973    0.012    0.033    0.198 ^ repeater2/Z (BUF_X8)
            0.094    0.076    0.274 ^ repeater1/A (BUF_X4)
  50.627    0.022    0.045    0.319 ^ repeater1/Z (BUF_X4)
            0.090    0.071    0.391 ^ u4/A (BUF_X1)
   0.000    0.007    0.028    0.418 ^ u4/Z (BUF_X1)
            0.007    0.000    0.418 ^ out2 (out)
                              0.418   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


