Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 16 16:28:17 2019
| Host         : ece33 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.578    -6227.863                    423                 5976        0.051        0.000                      0                 5976        4.020        0.000                       0                  2371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.500}     81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -24.578    -6227.863                    423                 4928        0.051        0.000                      0                 4928        4.020        0.000                       0                  2370  
clk_fpga_1                                                                                                                                                     78.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.988        0.000                      0                 1048        0.509        0.000                      0                 1048  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          423  Failing Endpoints,  Worst Slack      -24.578ns,  Total Violation    -6227.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.578ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.427ns  (logic 18.979ns (55.128%)  route 15.448ns (44.872%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.064 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.398 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.398    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1_n_6
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.489    12.681    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][13]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X25Y34         FDCE (Setup_fdce_C_D)        0.062    12.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][13]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -37.398    
  -------------------------------------------------------------------
                         slack                                -24.578    

Slack (VIOLATED) :        -24.557ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.406ns  (logic 18.958ns (55.101%)  route 15.448ns (44.899%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.064 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.377 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    37.377    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1_n_4
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.489    12.681    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][15]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X25Y34         FDCE (Setup_fdce_C_D)        0.062    12.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -37.377    
  -------------------------------------------------------------------
                         slack                                -24.557    

Slack (VIOLATED) :        -24.483ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.332ns  (logic 18.884ns (55.004%)  route 15.448ns (44.996%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.064 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.303 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1/O[2]
                         net (fo=1, routed)           0.000    37.303    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1_n_5
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.489    12.681    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][14]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X25Y34         FDCE (Setup_fdce_C_D)        0.062    12.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -37.303    
  -------------------------------------------------------------------
                         slack                                -24.483    

Slack (VIOLATED) :        -24.467ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.316ns  (logic 18.868ns (54.983%)  route 15.448ns (45.017%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.064 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.287 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1/O[0]
                         net (fo=1, routed)           0.000    37.287    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]_i_1_n_7
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.489    12.681    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y34         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X25Y34         FDCE (Setup_fdce_C_D)        0.062    12.820    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -37.287    
  -------------------------------------------------------------------
                         slack                                -24.467    

Slack (VIOLATED) :        -24.465ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.313ns  (logic 18.865ns (54.979%)  route 15.448ns (45.021%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.284 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.284    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_6
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.488    12.680    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][9]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X25Y33         FDCE (Setup_fdce_C_D)        0.062    12.819    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][9]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -37.284    
  -------------------------------------------------------------------
                         slack                                -24.465    

Slack (VIOLATED) :        -24.444ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.292ns  (logic 18.844ns (54.952%)  route 15.448ns (45.048%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.263 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    37.263    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_4
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.488    12.680    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][11]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X25Y33         FDCE (Setup_fdce_C_D)        0.062    12.819    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][11]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -37.263    
  -------------------------------------------------------------------
                         slack                                -24.444    

Slack (VIOLATED) :        -24.370ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.218ns  (logic 18.770ns (54.854%)  route 15.448ns (45.146%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.189 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    37.189    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_5
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.488    12.680    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][10]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X25Y33         FDCE (Setup_fdce_C_D)        0.062    12.819    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -37.189    
  -------------------------------------------------------------------
                         slack                                -24.370    

Slack (VIOLATED) :        -24.354ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.202ns  (logic 18.754ns (54.833%)  route 15.448ns (45.167%))
  Logic Levels:           28  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.950 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.950    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    37.173 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1/O[0]
                         net (fo=1, routed)           0.000    37.173    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_7
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.488    12.680    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y33         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X25Y33         FDCE (Setup_fdce_C_D)        0.062    12.819    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                -24.354    

Slack (VIOLATED) :        -24.352ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.199ns  (logic 18.751ns (54.829%)  route 15.448ns (45.171%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.170 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.170    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_6
    SLICE_X25Y32         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.487    12.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y32         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][5]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X25Y32         FDCE (Setup_fdce_C_D)        0.062    12.818    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][5]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -37.170    
  -------------------------------------------------------------------
                         slack                                -24.352    

Slack (VIOLATED) :        -24.331ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.178ns  (logic 18.730ns (54.801%)  route 15.448ns (45.199%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.663     2.971    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y31         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15][11]/Q
                         net (fo=3, routed)           1.261     4.750    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[15]_14[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.656     8.406 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[14]
                         net (fo=2, routed)           0.921     9.327    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15__0[14]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.451 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1/O
                         net (fo=13, routed)          0.757    10.208    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28_i_1_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    12.028 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[14]
                         net (fo=2, routed)           1.868    13.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE44[0]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.150    14.047 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3/O
                         net (fo=2, routed)           0.484    14.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0
    SLICE_X18Y23         LUT4 (Prop_lut4_I3_O)        0.326    14.856 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.856    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.436 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry/O[2]
                         net (fo=2, routed)           1.156    16.593    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.331    16.924 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1/O
                         net (fo=2, routed)           0.648    17.572    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.327    17.899 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4/O
                         net (fo=1, routed)           0.000    17.899    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.300 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry/CO[3]
                         net (fo=1, routed)           0.000    18.300    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.523 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[0]
                         net (fo=3, routed)           0.623    19.146    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_7
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.299    19.445 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10/O
                         net (fo=2, routed)           0.392    19.837    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    19.961 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2/O
                         net (fo=2, routed)           0.651    20.612    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.736 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.736    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.134 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.468 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.590    22.059    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.303    22.362 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.362    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/write_reg_d_k_reg[11][1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.895 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.895    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    23.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[0]
                         net (fo=4, routed)           0.666    23.792    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16[12]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.295    24.087 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3/O
                         net (fo=1, routed)           0.000    24.087    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.637 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.637    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.971 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.665    26.636    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.835    30.471 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[14]
                         net (fo=2, routed)           0.658    31.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18__0[14]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124    31.253 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1/O
                         net (fo=13, routed)          1.430    32.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_i_1_n_0
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    34.502 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[14]
                         net (fo=2, routed)           1.678    36.180    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/in[0]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.124    36.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5/O
                         net (fo=1, routed)           0.000    36.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.836 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.836    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.149 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1/O[3]
                         net (fo=1, routed)           0.000    37.149    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_4
    SLICE_X25Y32         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.487    12.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X25Y32         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][7]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X25Y32         FDCE (Setup_fdce_C_D)        0.062    12.818    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][7]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -37.149    
  -------------------------------------------------------------------
                         slack                                -24.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.464%)  route 0.235ns (62.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.550     0.891    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X22Y22         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][3]/Q
                         net (fo=4, routed)           0.235     1.267    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][3]
    SLICE_X20Y22         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.817     1.187    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X20Y22         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][3]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y22         FDCE (Hold_fdce_C_D)         0.063     1.216    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.166%)  route 0.183ns (58.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.582     0.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.234    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.566%)  route 0.213ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.562     0.903    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X18Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[23]/Q
                         net (fo=1, routed)           0.213     1.243    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/ldata_reg[23]
    SLICE_X18Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.832     1.202    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X18Y49         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[23]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.016     1.189    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.990%)  route 0.227ns (55.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.586     0.927    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.227     1.295    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.340 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.340    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X3Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.853     1.223    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.582     0.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.330%)  route 0.253ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.902    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X20Y48         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[15]/Q
                         net (fo=2, routed)           0.253     1.318    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/DataRx_R_reg[23][15]
    SLICE_X16Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.831     1.201    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X16Y50         FDRE                                         r  ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.075     1.247    ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.582     0.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.243     1.306    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.582     0.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.243     1.306    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.120%)  route 0.226ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.586     0.927    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.226     1.281    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X5Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.853     1.223    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.013     1.207    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.675%)  route 0.239ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.551     0.891    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X16Y26         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/Q
                         net (fo=4, routed)           0.239     1.295    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]
    SLICE_X22Y26         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.813     1.183    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X22Y26         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][8]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.071     1.220    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   ip_design_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    ip_design_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y35   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y35   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y35   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.500 }
Period(ns):         81.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.000      78.845     BUFGCTRL_X0Y1  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.580ns (7.021%)  route 7.681ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.762    11.234    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X26Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X26Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][10]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][10]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.580ns (7.021%)  route 7.681ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.762    11.234    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X26Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X26Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][11]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][11]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.580ns (7.021%)  route 7.681ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.762    11.234    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X26Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X26Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][8]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][8]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.580ns (7.021%)  route 7.681ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.762    11.234    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X26Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X26Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][9]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][9]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.758    11.230    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X27Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X27Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X27Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.758    11.230    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X27Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X27Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X27Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][13]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.758    11.230    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X27Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X27Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X27Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][14]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.758    11.230    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X27Y76         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.474    12.666    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X27Y76         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X27Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 0.580ns (6.982%)  route 7.727ns (93.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.808    11.280    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X32Y80         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.479    12.671    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y80         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__2/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__2
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 0.580ns (6.982%)  route 7.727ns (93.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.665     2.973    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.919     5.348    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.472 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[9][15]_i_1/O
                         net (fo=145, routed)         5.808    11.280    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[1]
    SLICE_X32Y80         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        1.479    12.671    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y80         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__3/C
                         clock pessimism              0.116    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[7][15]_rep__3
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.577%)  route 0.488ns (72.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.201     1.576    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y36         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.823     1.193    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y36         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.577%)  route 0.488ns (72.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.201     1.576    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y36         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.823     1.193    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y36         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.577%)  route 0.488ns (72.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.201     1.576    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y36         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.823     1.193    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y36         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][5]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.577%)  route 0.488ns (72.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.201     1.576    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y36         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.823     1.193    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y36         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.479%)  route 0.491ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.204     1.578    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][0]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.479%)  route 0.491ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.204     1.578    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][3]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.479%)  route 0.491ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.204     1.578    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X23Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X23Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][6]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.303%)  route 0.495ns (72.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.208     1.583    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X22Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X22Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.303%)  route 0.495ns (72.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.208     1.583    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X22Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X22Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.303%)  route 0.495ns (72.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.561     0.901    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X18Y38         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           0.287     1.330    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X23Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.375 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp[6][10]_i_1/O
                         net (fo=217, routed)         0.208     1.583    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/AR[0]
    SLICE_X22Y37         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2370, routed)        0.824     1.194    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X22Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.515    





