
-- VHDL Instantiation Created from source file tb.vhd -- 18:22:05 10/24/2014
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT tb
	PORT(       
		);
	END COMPONENT;

	Inst_tb: tb PORT MAP(
	);


