
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.57

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency wr_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.47 target latency mem[14][7]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.34    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.34    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.28    0.26    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.28    0.00    1.51 ^ wr_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.07    0.18    0.47 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.47 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.47   clock reconvergence pessimism
                          0.26    0.73   library removal time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: wr_data[3] (input port clocked by core_clock)
Endpoint: mem[5][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v wr_data[3] (in)
                                         wr_data[3] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.18    0.17    0.18    0.38 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net6 (net)
                  0.17    0.00    0.38 v _453_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.61 v _453_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _094_ (net)
                  0.07    0.00    0.61 v mem[5][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.08    0.07    0.18    0.47 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.47 ^ mem[5][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.47   clock reconvergence pessimism
                          0.08    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.34    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.34    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.28    0.26    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.28    0.00    1.51 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.25    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17   10.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17    0.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.45    0.75    1.22 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.45    0.00    1.22 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.27    0.23    1.45 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.27    0.00    1.45 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.03    0.15    0.43    1.88 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _275_ (net)
                  0.15    0.00    1.88 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.18    0.36    0.64    2.52 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _148_ (net)
                  0.36    0.00    2.52 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.22    0.29    2.81 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.22    0.00    2.81 ^ _318_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.07    0.33    0.18    2.99 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _159_ (net)
                  0.33    0.00    2.99 v _319_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    3.27 v _319_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net29 (net)
                  0.16    0.00    3.27 v _587_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.13    0.16    0.24    3.51 v _587_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net28 (net)
                  0.16    0.00    3.51 v output27/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    4.23 v output27/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[7] (net)
                  0.15    0.00    4.23 v rd_data[7] (out)
                                  4.23   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.34    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.34    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.28    0.26    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.28    0.00    1.51 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.25    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00   10.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17   10.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.55   library recovery time
                                 10.55   data required time
-----------------------------------------------------------------------------
                                 10.55   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.38    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.38    0.00    0.30 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17    0.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.45    0.75    1.22 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.45    0.00    1.22 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.27    0.23    1.45 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.27    0.00    1.45 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.03    0.15    0.43    1.88 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _275_ (net)
                  0.15    0.00    1.88 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     4    0.18    0.36    0.64    2.52 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _148_ (net)
                  0.36    0.00    2.52 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.22    0.29    2.81 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.22    0.00    2.81 ^ _318_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.07    0.33    0.18    2.99 v _318_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _159_ (net)
                  0.33    0.00    2.99 v _319_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    3.27 v _319_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net29 (net)
                  0.16    0.00    3.27 v _587_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.13    0.16    0.24    3.51 v _587_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net28 (net)
                  0.16    0.00    3.51 v output27/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.73    4.23 v output27/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[7] (net)
                  0.15    0.00    4.23 v rd_data[7] (out)
                                  4.23   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0893585681915283

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7462

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.3512541353702545

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9327

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.75    1.22 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.23    1.45 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.95    2.40 ^ _588_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.16    2.56 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    2.84 v _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.19    3.03 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.21    3.24 ^ _369_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.50 ^ _400_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    3.71 ^ _401_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.96 v _518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    3.96 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.96   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.47 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.47 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.47   clock reconvergence pessimism
  -0.11   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -3.96   data arrival time
---------------------------------------------------------
           6.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[6][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.47 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.83 ^ mem[6][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.98 ^ _461_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.98 ^ mem[6][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.47 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.47   clock reconvergence pessimism
   0.02    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4718

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4729

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.2339

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.5661

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
131.465079

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-02   4.17e-03   8.14e-08   2.85e-02  24.1%
Combinational          4.25e-02   2.22e-02   1.04e-07   6.47e-02  54.7%
Clock                  1.81e-02   6.88e-03   3.47e-07   2.50e-02  21.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.49e-02   3.32e-02   5.32e-07   1.18e-01 100.0%
                          71.9%      28.1%       0.0%
