Model {
  Name			  "demo"
  Version		  7.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.128"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1250"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  UserBdParams		  "PhysicalModelingChecksum;PhysicalModelingParameterChecksum;PhysicalModelingProducts"
  PhysicalModelingChecksum "191496311"
  PhysicalModelingParameterChecksum "2931644704"
  PhysicalModelingProducts "SimMechanics"
  Created		  "Tue May 18 10:13:09 2010"
  Creator		  "jsobota"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "jsobota"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Oct 08 15:51:38 2010"
  RTWModifiedTimeStamp	  208453839
  ModelVersionFormat	  "1.%<AutoIncrement:128>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "60"
	  AbsTol		  "auto"
	  FixedStep		  "0.001"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode5"
	  SolverName		  "ode5"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	SSC.SimscapeCC {
	  $ObjectID		  12
	  Version		  "1.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "Name"
	    PropName		    "DisabledProps"
	  }
	  Array {
	    Type		    "Handle"
	    Dimension		    1
	    MECH.SimMechanicsCC {
	      $ObjectID		      13
	      Version		      "1.10.0"
	      Name		      "SimMechanics"
	      WarnOnRedundantConstraints on
	      WarnOnSingularInitialAssembly off
	      ShowCutJoints	      off
	      VisOnUpdateDiagram      on
	      VisDuringSimulation     off
	      EnableVisSimulationTime on
	      VisSampleTime	      "0"
	      DisableBodyVisControl   off
	      ShowCG		      on
	      ShowCS		      on
	      ShowOnlyPortCS	      off
	      HighlightModel	      on
	      FramesToBeSkipped	      "0"
	      AnimationDelay	      "3"
	      RecordAVI		      off
	      CompressAVI	      on
	      AutoFitVis	      "off"
	      EnableSelection	      on
	      LastVizWinPosition      "[-1 -1 -1 -1]"
	      CamPosition	      "[0 0 0]"
	      CamTarget		      "[0 0 -1]"
	      CamUpVector	      "[0 1 0]"
	      CamHeight		      "-1"
	      CamViewAngle	      "0"
	      VisBackgroundColor      "[0.9 0.9 0.95]"
	      DefaultBodyColor	      "[1 0 0]"
	      MDLBodyVisualizationType "Convex hull from body CS locations"
	      OVRRIDBodyVisualizationType "NONE"
	    }
	    PropName		    "Components"
	  }
	  Name			  "Simscape"
	  EditingMode		  "Full"
	  ExplicitSolverDiagnosticOptions "warning"
	  InputDerivativeDiagnosticOptions "warning"
	  SimscapeLogType	  "none"
	  SimscapeLogName	  "simlog"
	  SimscapeLogLimitData	  on
	  SimscapeLogDataHistory  5000
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "fpm21x_demo"
    Location		    [305, 84, 1025, 236]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    443
    Block {
      BlockType		      From
      Name		      "From_1"
      SID		      1
      Position		      [20, 93, 140, 107]
      BackgroundColor	      "[0.933333, 0.662745, 0.800000]"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "IN_ArmV"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From_2"
      SID		      2
      Position		      [20, 43, 140, 57]
      BackgroundColor	      "[0.933333, 0.662745, 0.800000]"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "IN_PendP"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From_3"
      SID		      3
      Position		      [20, 68, 140, 82]
      BackgroundColor	      "[0.933333, 0.662745, 0.800000]"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "IN_ArmP"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_2"
      SID		      4
      Position		      [385, 68, 505, 82]
      BackgroundColor	      "[0.741176, 0.074510, 0.411765]"
      ShowName		      off
      GotoTag		      "OUT_sp_ArmV"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      SubSystem
      Name		      "REX_Control_Algorithm"
      SID		      5
      Ports		      [3, 1]
      Position		      [195, 38, 350, 112]
      BackgroundColor	      "[0.666667, 0.725490, 0.901961]"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      SystemSampleTime	      "0.003"
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"REX_Control_Algorithm"
	Location		[26, 171, 1363, 1020]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"portrait"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "PendP"
	  SID			  6
	  Position		  [90, 28, 120, 42]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "6553..32767 (= 4..20 mA)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "ArmP"
	  SID			  7
	  Position		  [90, 68, 120, 82]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "rad"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "ArmV"
	  SID			  8
	  Position		  [90, 108, 120, 122]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "rad/s"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ADD1"
	  SID			  272
	  Ports			  [2, 1]
	  Position		  [195, 503, 220, 527]
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/ADD"
	  SourceType		  "ADD"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND_1"
	  SID			  258
	  Ports			  [2, 2]
	  Position		  [655, 758, 690, 782]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/AND_"
	  SourceType		  "AND"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Port {
	    PortNumber		    1
	    Name		    "upright balancing failure"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND_6"
	  SID			  255
	  Ports			  [2, 2]
	  Position		  [570, 703, 605, 727]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/AND_"
	  SourceType		  "AND"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Port {
	    PortNumber		    1
	    Name		    "swingup error"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ATMT"
	  SID			  9
	  Ports			  [20, 19]
	  Position		  [285, 250, 340, 460]
	  BackgroundColor	  "[0.666667, 0.901961, 0.901961]"
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/ATMT"
	  SourceType		  "ATMT"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  morestps		  off
	  ntr			  "12"
	  STT			  "[0 0 1;1 15 2;2 1 3;3 2 4;3 3 5;3 4 10;4 5 5;4 15 5;5 6 10;10 7 11;10 8 0;11 15 1]"
	  touts			  "[0 0.5 1 20 10 10 0 0 0 0 5 5 0 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_DEMO"
	  SID			  247
	  Ports			  [0, 1]
	  Position		  [30, 322, 60, 338]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  YCN			  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_HOLD"
	  SID			  65
	  Ports			  [0, 1]
	  Position		  [220, 257, 250, 273]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  YCN			  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNR_alpha_Q4_bias"
	  SID			  274
	  Ports			  [0, 1]
	  Position		  [40, 529, 80, 541]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNR"
	  SourceType		  "CNR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ycn			  "3.1415"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNR_alpha_setpoint"
	  SID			  10
	  Ports			  [0, 1]
	  Position		  [40, 504, 80, 516]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNR"
	  SourceType		  "CNR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ycn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ERR_OK"
	  SID			  386
	  Ports			  [0, 1]
	  Position		  [830, 688, 845, 702]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.46"
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  pwidth		  "0.01"
	  BSTATE		  off
	  RPTF			  off
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  11
	  Position		  [510, 283, 620, 297]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  12
	  Position		  [510, 533, 575, 547]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q3"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  13
	  Position		  [510, 103, 620, 117]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  436
	  Position		  [40, 683, 80, 697]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q5"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  387
	  Position		  [40, 733, 150, 747]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  16
	  Position		  [510, 178, 620, 192]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  SID			  17
	  Position		  [510, 298, 620, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  18
	  Position		  [510, 313, 620, 327]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_up"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  SID			  19
	  Position		  [510, 328, 620, 342]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  SID			  431
	  Position		  [80, 648, 120, 662]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q2"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  SID			  297
	  Position		  [20, 343, 115, 357]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "UPRIGHT"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  SID			  22
	  Position		  [510, 418, 615, 432]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "UPRIGHT"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  23
	  Position		  [510, 553, 575, 567]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q4"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  24
	  Position		  [510, 403, 615, 417]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q10"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  SID			  25
	  Position		  [510, 433, 620, 447]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  SID			  26
	  Position		  [510, 448, 620, 462]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  SID			  27
	  Position		  [510, 463, 620, 477]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  SID			  28
	  Position		  [510, 478, 620, 492]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  SID			  298
	  Position		  [20, 373, 115, 387]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "HANGING"
	}
	Block {
	  BlockType		  From
	  Name			  "From27"
	  SID			  31
	  Position		  [510, 238, 615, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q3"
	}
	Block {
	  BlockType		  From
	  Name			  "From28"
	  SID			  299
	  Position		  [20, 388, 115, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "TOUT"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  SID			  300
	  Position		  [20, 358, 120, 372]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "END_CENTER"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  34
	  Position		  [510, 573, 575, 587]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q5"
	}
	Block {
	  BlockType		  From
	  Name			  "From30"
	  SID			  35
	  Position		  [510, 253, 615, 267]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q4"
	}
	Block {
	  BlockType		  From
	  Name			  "From31"
	  SID			  339
	  Position		  [510, 388, 615, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sp_alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From32"
	  SID			  388
	  Position		  [40, 763, 150, 777]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_up"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From33"
	  SID			  38
	  Position		  [510, 18, 620, 32]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_up"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From34"
	  SID			  39
	  Position		  [510, 33, 620, 47]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down_start"
	}
	Block {
	  BlockType		  From
	  Name			  "From35"
	  SID			  40
	  Position		  [510, 493, 620, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down_start"
	}
	Block {
	  BlockType		  From
	  Name			  "From36"
	  SID			  41
	  Position		  [510, 343, 620, 357]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down_start"
	}
	Block {
	  BlockType		  From
	  Name			  "From37"
	  SID			  42
	  Position		  [510, 268, 615, 282]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q5"
	}
	Block {
	  BlockType		  From
	  Name			  "From38"
	  SID			  252
	  Position		  [445, 678, 565, 692]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "TOTALSTOP"
	  Port {
	    PortNumber		    1
	    Name		    "red button emergency stop"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  SID			  253
	  Position		  [445, 703, 540, 717]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "TOUT"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  434
	  Position		  [40, 658, 80, 672]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q3"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  SID			  254
	  Position		  [445, 718, 510, 732]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q2"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  SID			  256
	  Position		  [445, 758, 550, 772]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "UPRIGHT"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  SID			  261
	  Position		  [445, 788, 510, 802]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q3"
	}
	Block {
	  BlockType		  From
	  Name			  "From43"
	  SID			  262
	  Position		  [445, 803, 510, 817]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q4"
	}
	Block {
	  BlockType		  From
	  Name			  "From44"
	  SID			  263
	  Position		  [445, 818, 510, 832]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q5"
	}
	Block {
	  BlockType		  From
	  Name			  "From45"
	  SID			  389
	  Position		  [40, 793, 150, 807]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From46"
	  SID			  266
	  Position		  [15, 163, 110, 177]
	  BackgroundColor	  "red"
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ERROR"
	}
	Block {
	  BlockType		  From
	  Name			  "From47"
	  SID			  270
	  Position		  [830, 598, 895, 612]
	  BackgroundColor	  "red"
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ERROR"
	}
	Block {
	  BlockType		  From
	  Name			  "From48"
	  SID			  273
	  Position		  [40, 548, 105, 562]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q4"
	}
	Block {
	  BlockType		  From
	  Name			  "From49"
	  SID			  275
	  Position		  [510, 88, 620, 102]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sp_alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  44
	  Position		  [510, 148, 615, 162]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q1"
	}
	Block {
	  BlockType		  From
	  Name			  "From50"
	  SID			  280
	  Position		  [510, 223, 615, 237]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sp_alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From51"
	  SID			  282
	  Position		  [510, 163, 615, 177]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q2"
	}
	Block {
	  BlockType		  From
	  Name			  "From52"
	  SID			  390
	  Position		  [40, 748, 150, 762]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alpha_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From53"
	  SID			  391
	  Position		  [40, 778, 150, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "beta_down_start"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  45
	  Position		  [510, 593, 575, 607]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q10"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  46
	  Position		  [510, 613, 575, 627]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q2"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  47
	  Position		  [510, 633, 575, 647]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q10"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  435
	  Position		  [80, 673, 120, 687]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Q4"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  49
	  Position		  [405, 18, 485, 32]
	  ShowName		  off
	  GotoTag		  "alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  50
	  Position		  [405, 68, 485, 82]
	  ShowName		  off
	  GotoTag		  "beta_up"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  283
	  Position		  [430, 308, 480, 322]
	  ShowName		  off
	  GotoTag		  "Q5"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  51
	  Position		  [360, 258, 410, 272]
	  ShowName		  off
	  GotoTag		  "Q0"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  52
	  Position		  [430, 268, 480, 282]
	  ShowName		  off
	  GotoTag		  "Q1"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  53
	  Position		  [360, 278, 410, 292]
	  ShowName		  off
	  GotoTag		  "Q2"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  54
	  Position		  [430, 288, 480, 302]
	  ShowName		  off
	  GotoTag		  "Q3"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  55
	  Position		  [360, 298, 410, 312]
	  ShowName		  off
	  GotoTag		  "Q4"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  56
	  Position		  [360, 358, 410, 372]
	  ShowName		  off
	  GotoTag		  "Q10"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto17"
	  SID			  57
	  Position		  [865, 473, 985, 487]
	  ShowName		  off
	  GotoTag		  "HANGING"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  SID			  58
	  Position		  [865, 318, 985, 332]
	  ShowName		  off
	  GotoTag		  "END_CENTER"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto19"
	  SID			  59
	  Position		  [360, 438, 410, 452]
	  ShowName		  off
	  GotoTag		  "TOUT"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  60
	  Position		  [865, 178, 985, 192]
	  ShowName		  off
	  GotoTag		  "beta_down_start"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  61
	  Position		  [820, 28, 910, 42]
	  ShowName		  off
	  GotoTag		  "UPRIGHT"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  438
	  Position		  [320, 598, 400, 612]
	  ShowName		  off
	  GotoTag		  "sp_beta"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  265
	  Position		  [940, 678, 990, 692]
	  BackgroundColor	  "red"
	  ShowName		  off
	  GotoTag		  "ERROR"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  267
	  Position		  [320, 508, 400, 522]
	  ShowName		  off
	  GotoTag		  "sp_alpha"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  62
	  Position		  [405, 43, 485, 57]
	  ShowName		  off
	  GotoTag		  "alpha_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  63
	  Position		  [405, 93, 485, 107]
	  ShowName		  off
	  GotoTag		  "beta_down"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  64
	  Position		  [405, 118, 485, 132]
	  ShowName		  off
	  GotoTag		  "beta_vel"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK1"
	  SID			  66
	  Ports			  [1, 1]
	  Position		  [260, 445, 270, 455]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK10"
	  SID			  289
	  Ports			  [1, 1]
	  Position		  [260, 365, 270, 375]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK11"
	  SID			  290
	  Ports			  [1, 1]
	  Position		  [260, 375, 270, 385]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK12"
	  SID			  324
	  Ports			  [1, 1]
	  Position		  [230, 165, 240, 175]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK2"
	  SID			  67
	  Ports			  [1, 1]
	  Position		  [260, 305, 270, 315]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK4"
	  SID			  69
	  Ports			  [1, 1]
	  Position		  [260, 315, 270, 325]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK5"
	  SID			  323
	  Ports			  [1, 1]
	  Position		  [260, 295, 270, 305]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK6"
	  SID			  285
	  Ports			  [1, 1]
	  Position		  [260, 325, 270, 335]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK7"
	  SID			  286
	  Ports			  [1, 1]
	  Position		  [260, 335, 270, 345]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK8"
	  SID			  287
	  Ports			  [1, 1]
	  Position		  [260, 345, 270, 355]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LPBRK9"
	  SID			  288
	  Ports			  [1, 1]
	  Position		  [260, 355, 270, 365]
	  ShowName		  off
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/LPBRK"
	  SourceType		  "LPBRK"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Lower_equilibrium_position_control"
	  SID			  71
	  Ports			  [2, 1]
	  Position		  [635, 86, 770, 119]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Lower_equilibrium_position_control"
	    Location		    [6, 262, 536, 345]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sp_alpha"
	      SID		      72
	      Position		      [40, 13, 70, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha"
	      SID		      73
	      Position		      [40, 43, 70, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GAIN_P_controller"
	      SID		      74
	      Ports		      [1, 1]
	      Position		      [325, 18, 350, 32]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/GAIN"
	      SourceType	      "GAIN"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      k			      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB"
	      SID		      75
	      Ports		      [2, 1]
	      Position		      [240, 13, 265, 37]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sp_ArmVelocity"
	      SID		      76
	      Position		      [410, 18, 440, 32]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "GAIN_P_controller"
	      SrcPort		      1
	      DstBlock		      "sp_ArmVelocity"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SUB"
	      SrcPort		      1
	      DstBlock		      "GAIN_P_controller"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "alpha"
	      SrcPort		      1
	      Points		      [150, 0]
	      DstBlock		      "SUB"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sp_alpha"
	      SrcPort		      1
	      DstBlock		      "SUB"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Lower_equilibrium_stabilization_algorithm"
	  SID			  77
	  Ports			  [8, 2]
	  Position		  [635, 386, 770, 509]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Lower_equilibrium_stabilization_algorithm"
	    Location		    [29, 82, 1013, 680]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sp_alpha"
	      SID		      337
	      Position		      [60, 228, 90, 242]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Q10"
	      SID		      78
	      Position		      [50, 48, 80, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UPRIGHT"
	      SID		      79
	      Position		      [50, 78, 80, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_vel"
	      SID		      80
	      Position		      [60, 163, 90, 177]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_pos"
	      SID		      81
	      Position		      [60, 193, 90, 207]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down"
	      SID		      82
	      Position		      [60, 283, 90, 297]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_vel"
	      SID		      83
	      Position		      [60, 353, 90, 367]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down_start"
	      SID		      84
	      Position		      [60, 318, 90, 332]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_"
	      SID		      85
	      Ports		      [1, 2]
	      Position		      [360, 233, 390, 257]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_1"
	      SID		      86
	      Ports		      [1, 2]
	      Position		      [320, 358, 350, 382]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_2"
	      SID		      87
	      Ports		      [1, 2]
	      Position		      [320, 443, 350, 467]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_3"
	      SID		      88
	      Ports		      [1, 2]
	      Position		      [320, 498, 350, 522]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_"
	      SID		      89
	      Ports		      [2, 2]
	      Position		      [130, 58, 165, 82]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_1"
	      SID		      90
	      Ports		      [2, 2]
	      Position		      [710, 363, 745, 387]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Port {
		PortNumber		1
		Name			"pendulum is hanging steady"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_6"
	      SID		      91
	      Ports		      [2, 2]
	      Position		      [630, 363, 665, 387]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR"
	      SID		      92
	      Ports		      [0, 1]
	      Position		      [315, 38, 330, 52]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR5"
	      SID		      93
	      Ports		      [0, 1]
	      Position		      [300, 403, 405, 417]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0.087266462599716"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR60"
	      SID		      94
	      Ports		      [0, 1]
	      Position		      [355, 273, 455, 287]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0.5"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR_2"
	      SID		      95
	      Ports		      [0, 1]
	      Position		      [285, 548, 405, 562]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0.0017453292519943"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "F_EAS_lower_ss_controller"
	      SID		      96
	      Ports		      [4, 1]
	      Position		      [305, 162, 330, 208]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/EAS"
	      SourceType	      "EAS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      a			      "6.12354219E-001"
	      b			      "-4.25163230E-001"
	      c			      "-2.53804417E+000"
	      d			      "-3.30908089E-001"
	      y0		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "NOT_"
	      SID		      97
	      Ports		      [1, 1]
	      Position		      [555, 123, 580, 137]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/NOT_"
	      SourceType	      "NOT"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL"
	      SID		      98
	      Ports		      [2, 1]
	      Position		      [475, 263, 500, 287]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	      Port {
		PortNumber		1
		Name			"pendulum is close \nto the lower position"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL1"
	      SID		      99
	      Ports		      [2, 1]
	      Position		      [435, 443, 460, 467]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	      Port {
		PortNumber		1
		Name			"arm is close to the initial position"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL2"
	      SID		      100
	      Ports		      [2, 1]
	      Position		      [435, 358, 460, 382]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	      Port {
		PortNumber		1
		Name			"pendulum is in\nthe lower position"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL4"
	      SID		      101
	      Ports		      [2, 1]
	      Position		      [435, 498, 460, 522]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	      Port {
		PortNumber		1
		Name			"pendulum velocity\nis small"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RS"
	      SID		      102
	      Ports		      [2, 2]
	      Position		      [645, 268, 680, 292]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/RS"
	      SourceType	      "RS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SGI_disturbance4falling"
	      SID		      103
	      Ports		      [2, 1]
	      Position		      [205, 58, 245, 82]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.46"
	      SourceBlock	      "genlib/SGI"
	      SourceType	      "SGI"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      isig		      "4: RANDOM"
	      amp		      "1"
	      freq		      "1"
	      phase		      "0"
	      ifrunit		      "1: Hz"
	      iphunit		      "1: degrees"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SOPDT"
	      SID		      104
	      Ports		      [1, 1]
	      Position		      [280, 63, 305, 77]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/SOPDT"
	      SourceType	      "SOPDT"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      itf		      "2: Real poles"
	      k0		      "1"
	      tau		      "0"
	      tau1		      "0.1"
	      tau2		      "0.2"
	      om		      "1"
	      xi		      "1"
	      pb0		      "1"
	      pb1		      "1"
	      pa0		      "1"
	      pa1		      "1"
	      del		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SSW"
	      SID		      105
	      Ports		      [3, 1]
	      Position		      [390, 53, 420, 87]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/SSW"
	      SourceType	      "SSW"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SSW1"
	      SID		      106
	      Ports		      [3, 1]
	      Position		      [710, 63, 740, 97]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/SSW"
	      SourceType	      "SSW"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB"
	      SID		      107
	      Ports		      [2, 1]
	      Position		      [195, 233, 220, 257]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB1"
	      SID		      338
	      Ports		      [2, 1]
	      Position		      [125, 193, 150, 217]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sp_ArmVelocity"
	      SID		      108
	      Position		      [790, 73, 820, 87]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "HANGING"
	      SID		      109
	      Position		      [910, 363, 940, 377]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ABS_"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "REL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ABS_1"
	      SrcPort		      1
	      DstBlock		      "REL2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ABS_2"
	      SrcPort		      1
	      DstBlock		      "REL1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ABS_3"
	      SrcPort		      1
	      DstBlock		      "REL4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND_"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"SGI_disturbance4falling"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40; 195, 0]
		DstBlock		"SSW"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "pendulum is hanging steady"
	      Labels		      [1, 0]
	      SrcBlock		      "AND_1"
	      SrcPort		      1
	      DstBlock		      "HANGING"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND_6"
	      SrcPort		      1
	      DstBlock		      "AND_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNR"
	      SrcPort		      1
	      Points		      [10, 0; 0, 15]
	      DstBlock		      "SSW"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNR5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"REL1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"REL2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNR60"
	      SrcPort		      1
	      DstBlock		      "REL"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR_2"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "REL4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "F_EAS_lower_ss_controller"
	      SrcPort		      1
	      Points		      [100, 0; 0, -105]
	      DstBlock		      "SSW1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "NOT_"
	      SrcPort		      1
	      Points		      [35, 0; 0, 155]
	      DstBlock		      "RS"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Q10"
	      SrcPort		      1
	      Points		      [5, 0; 0, 10; 10, 0]
	      Branch {
		DstBlock		"AND_"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"NOT_"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "pendulum is close \nto the lower position"
	      Labels		      [1, 1]
	      SrcBlock		      "REL"
	      SrcPort		      1
	      DstBlock		      "RS"
	      DstPort		      1
	    }
	    Line {
	      Name		      "arm is close to the initial position"
	      Labels		      [1, 0]
	      SrcBlock		      "REL1"
	      SrcPort		      1
	      Points		      [150, 0]
	      DstBlock		      "AND_6"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pendulum is in\nthe lower position"
	      Labels		      [1, 0]
	      SrcBlock		      "REL2"
	      SrcPort		      1
	      DstBlock		      "AND_6"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pendulum velocity\nis small"
	      Labels		      [1, 0]
	      SrcBlock		      "REL4"
	      SrcPort		      1
	      Points		      [230, 0]
	      DstBlock		      "AND_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RS"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "SSW1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SGI_disturbance4falling"
	      SrcPort		      1
	      DstBlock		      "SOPDT"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SOPDT"
	      SrcPort		      1
	      DstBlock		      "SSW"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SSW"
	      SrcPort		      1
	      DstBlock		      "SSW1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SSW1"
	      SrcPort		      1
	      DstBlock		      "sp_ArmVelocity"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SUB"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"ABS_"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"ABS_1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55]
		DstBlock		"F_EAS_lower_ss_controller"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "UPRIGHT"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "AND_"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "alpha_pos"
	      SrcPort		      1
	      DstBlock		      "SUB1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "alpha_vel"
	      SrcPort		      1
	      DstBlock		      "F_EAS_lower_ss_controller"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down"
	      SrcPort		      1
	      Points		      [30, 0; 0, -50]
	      DstBlock		      "SUB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down_start"
	      SrcPort		      1
	      Points		      [40, 0; 0, -75]
	      DstBlock		      "SUB"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "beta_vel"
	      SrcPort		      1
	      Points		      [0, -50; 45, 0]
	      Branch {
		Points			[0, 200]
		DstBlock		"ABS_3"
		DstPort			1
	      }
	      Branch {
		Points			[150, 0]
		DstBlock		"F_EAS_lower_ss_controller"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "SUB1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 250]
		DstBlock		"ABS_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"F_EAS_lower_ss_controller"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sp_alpha"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "SUB1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "NOT_"
	  SID			  257
	  Ports			  [1, 1]
	  Position		  [575, 758, 600, 772]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/NOT_"
	  SourceType		  "NOT"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_"
	  SID			  111
	  Ports			  [2, 2]
	  Position		  [605, 533, 640, 557]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_1"
	  SID			  112
	  Ports			  [2, 2]
	  Position		  [605, 583, 640, 607]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_10"
	  SID			  433
	  Ports			  [2, 2]
	  Position		  [135, 673, 170, 697]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_11"
	  SID			  437
	  Ports			  [2, 2]
	  Position		  [195, 648, 230, 672]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_12"
	  SID			  439
	  Ports			  [2, 2]
	  Position		  [80, 218, 115, 242]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_2"
	  SID			  113
	  Ports			  [2, 2]
	  Position		  [675, 553, 710, 577]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_3"
	  SID			  114
	  Ports			  [2, 2]
	  Position		  [605, 623, 640, 647]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_4"
	  SID			  432
	  Ports			  [2, 2]
	  Position		  [135, 648, 170, 672]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_5"
	  SID			  251
	  Ports			  [2, 2]
	  Position		  [700, 678, 735, 702]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_6"
	  SID			  259
	  Ports			  [2, 2]
	  Position		  [535, 788, 570, 812]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_7"
	  SID			  260
	  Ports			  [2, 2]
	  Position		  [600, 788, 635, 812]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_8"
	  SID			  268
	  Ports			  [2, 2]
	  Position		  [140, 163, 175, 187]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR_9"
	  SID			  284
	  Ports			  [2, 2]
	  Position		  [760, 678, 795, 702]
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/OR_"
	  SourceType		  "OR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SELU"
	  SID			  116
	  Ports			  [7, 5]
	  Position		  [850, 502, 890, 578]
	  BackgroundColor	  "[0.666667, 0.901961, 0.901961]"
	  LibraryVersion	  "1.286"
	  SourceBlock		  "reglib/SELU"
	  SourceType		  "SELU"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BINF			  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "SLEEP"
	  SID			  117
	  Ports			  []
	  Position		  [25, 68, 55, 82]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  LibraryVersion	  "1.314"
	  SourceBlock		  "execlib/SLEEP"
	  SourceType		  "SLEEP"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ts			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SR_ERR"
	  SID			  250
	  Ports			  [2, 2]
	  Position		  [880, 678, 915, 702]
	  BackgroundColor	  "red"
	  LibraryVersion	  "1.76"
	  SourceBlock		  "logiclib/SR"
	  SourceType		  "SR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SSW"
	  SID			  269
	  Ports			  [3, 1]
	  Position		  [915, 503, 945, 537]
	  LibraryVersion	  "1.286"
	  SourceBlock		  "reglib/SSW"
	  SourceType		  "SSW"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SSW1"
	  SID			  271
	  Ports			  [3, 1]
	  Position		  [135, 518, 165, 552]
	  LibraryVersion	  "1.286"
	  SourceBlock		  "reglib/SSW"
	  SourceType		  "SSW"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SSW_sp_beta"
	  SID			  422
	  Ports			  [3, 1]
	  Position		  [270, 588, 300, 622]
	  LibraryVersion	  "1.286"
	  SourceBlock		  "reglib/SSW"
	  SourceType		  "SSW"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "START"
	  SID			  118
	  Ports			  [0, 1]
	  Position		  [35, 218, 50, 232]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.46"
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  pwidth		  "0.01"
	  BSTATE		  off
	  RPTF			  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "STOP"
	  SID			  119
	  Ports			  [0, 1]
	  Position		  [15, 183, 30, 197]
	  BackgroundColor	  "red"
	  LibraryVersion	  "1.46"
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  pwidth		  "0.01"
	  BSTATE		  off
	  RPTF			  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SWINGDOWN"
	  SID			  309
	  Ports			  [0, 1]
	  Position		  [80, 308, 95, 322]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.46"
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  pwidth		  "0.01"
	  BSTATE		  off
	  RPTF			  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  418
	  Ports			  [1]
	  Position		  [385, 764, 415, 796]
	  Floating		  off
	  Location		  [963, 56, 1915, 563]
	  Open			  on
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "-4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  SID			  441
	  Ports			  [1]
	  Position		  [210, 209, 240, 241]
	  Floating		  off
	  Location		  [347, 249, 671, 488]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "-4"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  SID			  442
	  Ports			  [1]
	  Position		  [1010, 729, 1040, 761]
	  Floating		  off
	  Location		  [347, 249, 671, 488]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "-4"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  SID			  443
	  Ports			  [1]
	  Position		  [1040, 554, 1070, 586]
	  Floating		  off
	  Location		  [347, 249, 1120, 632]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "-4"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Signal_processing"
	  SID			  125
	  Ports			  [3, 5]
	  Position		  [245, 13, 385, 137]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Signal_processing"
	    Location		    [310, 196, 1526, 587]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "beta_pos_sensor"
	      SID		      126
	      Position		      [30, 33, 60, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_pos_motor"
	      SID		      127
	      Position		      [40, 133, 70, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_vel_motor"
	      SID		      128
	      Position		      [40, 203, 70, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_"
	      SID		      129
	      Ports		      [1, 2]
	      Position		      [825, 93, 855, 117]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADD2"
	      SID		      130
	      Ports		      [2, 1]
	      Position		      [425, 33, 450, 57]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ADD"
	      SourceType	      "ADD"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADD3"
	      SID		      131
	      Ports		      [2, 1]
	      Position		      [425, 78, 450, 102]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ADD"
	      SourceType	      "ADD"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR1"
	      SID		      132
	      Ports		      [0, 1]
	      Position		      [565, 114, 670, 126]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "3.14159265358979"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR2"
	      SID		      133
	      Ports		      [0, 1]
	      Position		      [275, 87, 395, 103]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "4.71238898038469"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR3"
	      SID		      134
	      Ports		      [0, 1]
	      Position		      [275, 42, 395, 58]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "7.853981633974483"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR4"
	      SID		      135
	      Ports		      [0, 1]
	      Position		      [375, 134, 480, 146]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "6.283185307179586"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR90"
	      SID		      136
	      Ports		      [0, 1]
	      Position		      [880, 104, 990, 116]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "1.570796326794897"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FNXY_mod"
	      SID		      137
	      Ports		      [2, 2]
	      Position		      [515, 38, 540, 62]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/FNXY"
	      SourceType	      "FNXY"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ifn		      "2: fmod"
	      yerr		      "0.0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FNXY_mod1"
	      SID		      138
	      Ports		      [2, 2]
	      Position		      [515, 83, 540, 107]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/FNXY"
	      SourceType	      "FNXY"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ifn		      "2: fmod"
	      yerr		      "0.0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GAIN_beta2rad"
	      SID		      139
	      Ports		      [1, 1]
	      Position		      [190, 35, 220, 45]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/GAIN"
	      SourceType	      "GAIN"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      k			      "0.0175"
	      Port {
		PortNumber		1
		Name			"position rad"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LC"
	      SID		      140
	      Ports		      [1, 1]
	      Position		      [910, 18, 935, 32]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/LC"
	      SourceType	      "LC"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      td		      "1"
	      nd		      "30"
	      ISSF		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LC1"
	      SID		      141
	      Ports		      [1, 1]
	      Position		      [910, 68, 935, 82]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/LC"
	      SourceType	      "LC"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      td		      "1"
	      nd		      "30"
	      ISSF		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LIN_beta"
	      SID		      142
	      Ports		      [1, 1]
	      Position		      [115, 35, 145, 45]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/LIN"
	      SourceType	      "LIN"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      u1		      "6553"
	      y1		      "5"
	      u2		      "32767"
	      y2		      "355"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL4"
	      SID		      143
	      Ports		      [2, 1]
	      Position		      [1010, 93, 1035, 117]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SSW1"
	      SID		      144
	      Ports		      [3, 1]
	      Position		      [1055, 48, 1085, 82]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/SSW"
	      SourceType	      "SSW"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB1"
	      SID		      145
	      Ports		      [2, 1]
	      Position		      [715, 13, 740, 37]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB2"
	      SID		      146
	      Ports		      [2, 1]
	      Position		      [715, 63, 740, 87]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "alpha"
	      SID		      147
	      Position		      [145, 133, 175, 147]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "alpha_vel"
	      SID		      148
	      Position		      [145, 203, 175, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_up"
	      SID		      149
	      Position		      [795, 38, 825, 52]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_down"
	      SID		      150
	      Position		      [800, 143, 830, 157]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_vel"
	      SID		      151
	      Position		      [1145, 58, 1175, 72]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ABS_"
	      SrcPort		      1
	      DstBlock		      "REL4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADD2"
	      SrcPort		      1
	      DstBlock		      "FNXY_mod"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADD3"
	      SrcPort		      1
	      DstBlock		      "FNXY_mod1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNR1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -40]
	      Branch {
		Points			[0, -50]
		DstBlock		"SUB1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"SUB2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNR2"
	      SrcPort		      1
	      DstBlock		      "ADD3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR3"
	      SrcPort		      1
	      DstBlock		      "ADD2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -40]
	      Branch {
		Points			[0, -45]
		DstBlock		"FNXY_mod"
		DstPort			2
	      }
	      Branch {
		DstBlock		"FNXY_mod1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNR90"
	      SrcPort		      1
	      DstBlock		      "REL4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FNXY_mod"
	      SrcPort		      1
	      Points		      [110, 0; 0, -25]
	      DstBlock		      "SUB1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FNXY_mod1"
	      SrcPort		      1
	      Points		      [85, 0; 0, -20]
	      DstBlock		      "SUB2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "position rad"
	      Labels		      [0, 1]
	      SrcBlock		      "GAIN_beta2rad"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"ADD2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ADD3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "LC"
	      SrcPort		      1
	      Points		      [50, 0; 0, 30]
	      DstBlock		      "SSW1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LC1"
	      SrcPort		      1
	      Points		      [50, 0; 0, -10]
	      DstBlock		      "SSW1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "REL4"
	      SrcPort		      1
	      DstBlock		      "SSW1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SSW1"
	      SrcPort		      1
	      DstBlock		      "beta_vel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SUB1"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"LC"
		DstPort			1
	      }
	      Branch {
		DstBlock		"beta_up"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "SUB2"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "ABS_"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "beta_down"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"LC1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "alpha_vel_motor"
	      SrcPort		      1
	      DstBlock		      "alpha_vel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LIN_beta"
	      SrcPort		      1
	      DstBlock		      "GAIN_beta2rad"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_pos_sensor"
	      SrcPort		      1
	      DstBlock		      "LIN_beta"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "alpha_pos_motor"
	      SrcPort		      1
	      DstBlock		      "alpha"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_start"
	  SID			  370
	  Ports			  [0, 1]
	  Position		  [15, 252, 60, 268]
	  BackgroundColor	  "green"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Simulation_start"
	    Location		    [902, 309, 1315, 397]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "BIS"
	      SID		      378
	      Ports		      [0, 2]
	      Position		      [130, 28, 145, 52]
	      LibraryVersion	      "1.46"
	      SourceBlock	      "genlib/BIS"
	      SourceType	      "BIS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Y0		      off
	      t1		      "5"
	      t2		      "6"
	      t3		      "0"
	      t4		      "4"
	      t5		      "5"
	      t6		      "6"
	      t7		      "7"
	      t8		      "8"
	      RPT		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "START"
	      SID		      379
	      Position		      [205, 28, 235, 42]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "BIS"
	      SrcPort		      1
	      DstBlock		      "START"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Swing_up_algorithm"
	  SID			  152
	  Ports			  [3, 2]
	  Position		  [635, 146, 770, 194]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Swing_up_algorithm"
	    Location		    [250, 354, 620, 654]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Q1"
	      SID		      281
	      Position		      [30, 98, 60, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Q2"
	      SID		      154
	      Position		      [30, 18, 60, 32]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down"
	      SID		      155
	      Position		      [30, 68, 60, 82]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ANLS_swingup"
	      SID		      156
	      Ports		      [1, 2]
	      Position		      [145, 13, 185, 37]
	      LibraryVersion	      "1.46"
	      SourceBlock	      "genlib/ANLS"
	      SourceType	      "ANLS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      y0		      "-10"
	      t1		      "0.226"
	      y1		      "-10"
	      t2		      "0.226"
	      y2		      "10"
	      t3		      "1"
	      y3		      "10"
	      t4		      "1"
	      y4		      "0"
	      RPT		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AVG"
	      SID		      157
	      Ports		      [1, 1]
	      Position		      [150, 68, 175, 82]
	      LibraryVersion	      "1.79"
	      SourceBlock	      "anallib/AVG"
	      SourceType	      "AVG"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n			      "100"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BIS_beta_down_init"
	      SID		      397
	      Ports		      [0, 2]
	      Position		      [40, 138, 55, 162]
	      LibraryVersion	      "1.46"
	      SourceBlock	      "genlib/BIS"
	      SourceType	      "BIS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Y0		      off
	      t1		      "1"
	      t2		      "2"
	      t3		      "0"
	      t4		      "4"
	      t5		      "5"
	      t6		      "6"
	      t7		      "7"
	      t8		      "8"
	      RPT		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "NOT_2"
	      SID		      158
	      Ports		      [1, 1]
	      Position		      [150, 96, 175, 114]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/NOT_"
	      SourceType	      "NOT"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OR_"
	      SID		      383
	      Ports		      [2, 2]
	      Position		      [95, 98, 130, 122]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/OR_"
	      SourceType	      "OR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SHLD"
	      SID		      159
	      Ports		      [3, 1]
	      Position		      [200, 68, 240, 102]
	      LibraryVersion	      "1.79"
	      SourceBlock	      "anallib/SHLD"
	      SourceType	      "SHLD"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      y0		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sp_ArmVelocity"
	      SID		      160
	      Position		      [275, 13, 305, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_down_start"
	      SID		      161
	      Position		      [275, 78, 305, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ANLS_swingup"
	      SrcPort		      1
	      DstBlock		      "sp_ArmVelocity"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AVG"
	      SrcPort		      1
	      DstBlock		      "SHLD"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "NOT_2"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "SHLD"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Q2"
	      SrcPort		      1
	      DstBlock		      "ANLS_swingup"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SHLD"
	      SrcPort		      1
	      DstBlock		      "beta_down_start"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down"
	      SrcPort		      1
	      DstBlock		      "AVG"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q1"
	      SrcPort		      1
	      DstBlock		      "OR_"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BIS_beta_down_init"
	      SrcPort		      1
	      Points		      [10, 0; 0, -30]
	      DstBlock		      "OR_"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "OR_"
	      SrcPort		      1
	      DstBlock		      "NOT_2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Transition_conditions"
	  SID			  291
	  Ports			  [7, 10]
	  Position		  [140, 284, 240, 406]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Transition_conditions"
	    Location		    [927, 453, 1402, 905]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "START"
	      SID		      302
	      Position		      [25, 18, 55, 32]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "SWINGDOWN"
	      SID		      308
	      Position		      [25, 208, 55, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DEMO"
	      SID		      303
	      Position		      [25, 63, 55, 77]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UPRIGHT"
	      SID		      305
	      Position		      [25, 93, 55, 107]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "END_CENTER"
	      SID		      306
	      Position		      [25, 133, 55, 147]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "HANGING"
	      SID		      307
	      Position		      [25, 368, 55, 382]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "TOUT"
	      SID		      304
	      Position		      [25, 328, 55, 342]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_"
	      SID		      325
	      Ports		      [2, 2]
	      Position		      [220, 18, 255, 42]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_2"
	      SID		      328
	      Ports		      [2, 2]
	      Position		      [95, 123, 130, 147]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_3"
	      SID		      329
	      Ports		      [2, 2]
	      Position		      [160, 148, 195, 172]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_4"
	      SID		      331
	      Ports		      [2, 2]
	      Position		      [170, 198, 205, 222]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_5"
	      SID		      332
	      Ports		      [2, 2]
	      Position		      [250, 263, 285, 287]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_6"
	      SID		      334
	      Ports		      [2, 2]
	      Position		      [95, 358, 130, 382]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AND_7"
	      SID		      335
	      Ports		      [2, 2]
	      Position		      [190, 388, 225, 412]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/AND_"
	      SourceType	      "AND"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "NOT_"
	      SID		      326
	      Ports		      [1, 1]
	      Position		      [95, 63, 120, 77]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/NOT_"
	      SourceType	      "NOT"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OR_1"
	      SID		      333
	      Ports		      [2, 2]
	      Position		      [325, 253, 360, 277]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/OR_"
	      SourceType	      "OR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C0"
	      SID		      292
	      Position		      [395, 18, 425, 32]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1"
	      SID		      313
	      Position		      [395, 93, 425, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C2"
	      SID		      314
	      Position		      [395, 123, 425, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C3"
	      SID		      315
	      Position		      [395, 148, 425, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C4"
	      SID		      316
	      Position		      [395, 198, 425, 212]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C5"
	      SID		      317
	      Position		      [395, 238, 425, 252]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C6"
	      SID		      318
	      Position		      [395, 273, 425, 287]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C7"
	      SID		      319
	      Position		      [395, 358, 425, 372]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C8"
	      SID		      320
	      Position		      [395, 388, 425, 402]
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C15"
	      SID		      321
	      Position		      [395, 328, 425, 342]
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "START"
	      SrcPort		      1
	      DstBlock		      "AND_"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DEMO"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -35]
		DstBlock		"AND_"
		DstPort			2
	      }
	      Branch {
		DstBlock		"NOT_"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		Branch {
		  DstBlock		  "AND_2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 140]
		  Branch {
		    DstBlock		    "AND_5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "AND_6"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "AND_"
	      SrcPort		      1
	      DstBlock		      "C0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "NOT_"
	      SrcPort		      1
	      Points		      [15, 0; 0, 85]
	      Branch {
		DstBlock		"AND_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "AND_4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "C5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AND_7"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "TOUT"
	      SrcPort		      1
	      Points		      [170, 0]
	      Branch {
		DstBlock		"C15"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55]
		DstBlock		"AND_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "UPRIGHT"
	      SrcPort		      1
	      DstBlock		      "C1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "END_CENTER"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AND_2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"AND_3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "AND_2"
	      SrcPort		      1
	      DstBlock		      "C2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND_3"
	      SrcPort		      1
	      DstBlock		      "C3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SWINGDOWN"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"AND_4"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"OR_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AND_4"
	      SrcPort		      1
	      DstBlock		      "C4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND_5"
	      SrcPort		      1
	      DstBlock		      "OR_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "OR_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "C6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "HANGING"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"AND_6"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"AND_7"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "AND_6"
	      SrcPort		      1
	      DstBlock		      "C7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND_7"
	      SrcPort		      1
	      DstBlock		      "C8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Upper_equilibrium_stabilization_algorithm"
	  SID			  162
	  Ports			  [9, 2]
	  Position		  [635, 221, 770, 359]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Upper_equilibrium_stabilization_algorithm"
	    Location		    [109, 279, 1263, 911]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sp_alpha"
	      SID		      278
	      Position		      [15, 78, 45, 92]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Q3"
	      SID		      163
	      Position		      [45, 243, 75, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Q4"
	      SID		      164
	      Position		      [45, 273, 75, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Q5"
	      SID		      165
	      Position		      [45, 303, 75, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_vel"
	      SID		      166
	      Position		      [15, 18, 45, 32]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha"
	      SID		      277
	      Position		      [15, 48, 45, 62]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_up"
	      SID		      168
	      Position		      [45, 338, 75, 352]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_vel"
	      SID		      169
	      Position		      [45, 408, 75, 422]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down_start"
	      SID		      170
	      Position		      [45, 373, 75, 387]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_"
	      SID		      171
	      Ports		      [1, 2]
	      Position		      [120, 133, 150, 157]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADD"
	      SID		      172
	      Ports		      [2, 1]
	      Position		      [610, 213, 635, 237]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ADD"
	      SourceType	      "ADD"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNDR"
	      SID		      174
	      Ports		      [1, 2]
	      Position		      [150, 213, 180, 237]
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/CNDR"
	      SourceType	      "CNDR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n			      "6"
	      SATF		      on
	      up		      "[-1.5708 -0.7854 -0.0523 0.0523 0.7854 1.5708]"
	      yp		      "[-0.12 -0.04 0 0 0.04 0.12]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR10"
	      SID		      175
	      Ports		      [0, 1]
	      Position		      [435, 118, 450, 132]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "20"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR2"
	      SID		      176
	      Ports		      [0, 1]
	      Position		      [185, 203, 200, 217]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR20"
	      SID		      177
	      Ports		      [0, 1]
	      Position		      [170, 143, 185, 157]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0.349065850398866"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR7"
	      SID		      180
	      Ports		      [0, 1]
	      Position		      [310, 253, 325, 267]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "20"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR_1"
	      SID		      181
	      Ports		      [0, 1]
	      Position		      [290, 243, 305, 257]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR_INTE"
	      SID		      182
	      Ports		      [0, 1]
	      Position		      [325, 83, 340, 97]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "EAS_upper_ss_controller"
	      SID		      183
	      Ports		      [4, 1]
	      Position		      [690, 13, 725, 82]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/EAS"
	      SourceType	      "EAS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      a			      "1.173059924"
	      b			      ".1334856247"
	      c			      "4.815526508"
	      d			      ".7295211418"
	      y0		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "INTE"
	      SID		      184
	      Ports		      [5, 4]
	      Position		      [345, 210, 385, 270]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.79"
	      SourceBlock	      "anallib/INTE"
	      SourceType	      "INTE"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ymin		      "-1"
	      ymax		      "1"
	      Port {
		PortNumber		1
		Name			"arm centering / upright position adjusting"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "INTE1"
	      SID		      185
	      Ports		      [5, 4]
	      Position		      [375, 105, 415, 165]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.79"
	      SourceBlock	      "anallib/INTE"
	      SourceType	      "INTE"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ymin		      "0"
	      ymax		      "30"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OR_1"
	      SID		      186
	      Ports		      [2, 2]
	      Position		      [180, 263, 215, 287]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/OR_"
	      SourceType	      "OR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OR_2"
	      SID		      187
	      Ports		      [2, 2]
	      Position		      [105, 263, 140, 287]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/OR_"
	      SourceType	      "OR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OR_7"
	      SID		      188
	      Ports		      [2, 2]
	      Position		      [275, 128, 310, 152]
	      LibraryVersion	      "1.76"
	      SourceBlock	      "logiclib/OR_"
	      SourceType	      "OR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL"
	      SID		      189
	      Ports		      [2, 1]
	      Position		      [215, 133, 240, 157]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "4: greater than (>)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL2"
	      SID		      190
	      Ports		      [2, 1]
	      Position		      [470, 108, 495, 132]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "4: greater than (>)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RUN_INTE"
	      SID		      191
	      Ports		      [0, 1]
	      Position		      [320, 117, 345, 133]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNB"
	      SourceType	      "CNB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      YCN		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SSW2"
	      SID		      193
	      Ports		      [3, 1]
	      Position		      [215, 203, 245, 237]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.286"
	      SourceBlock	      "reglib/SSW"
	      SourceType	      "SSW"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB"
	      SID		      194
	      Ports		      [2, 1]
	      Position		      [125, 338, 150, 362]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB1"
	      SID		      276
	      Ports		      [2, 1]
	      Position		      [65, 48, 90, 72]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sp_ArmVelocity"
	      SID		      195
	      Position		      [860, 43, 890, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "END_CENTER"
	      SID		      196
	      Position		      [860, 113, 890, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ABS_"
	      SrcPort		      1
	      DstBlock		      "REL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADD"
	      SrcPort		      1
	      Points		      [0, -170]
	      DstBlock		      "EAS_upper_ss_controller"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CNDR"
	      SrcPort		      1
	      DstBlock		      "SSW2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR10"
	      SrcPort		      1
	      DstBlock		      "REL2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR2"
	      SrcPort		      1
	      DstBlock		      "SSW2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNR20"
	      SrcPort		      1
	      DstBlock		      "REL"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNR7"
	      SrcPort		      1
	      DstBlock		      "INTE"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "CNR_1"
	      SrcPort		      1
	      DstBlock		      "INTE"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNR_INTE"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      Branch {
		DstBlock		"INTE1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"INTE1"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "EAS_upper_ss_controller"
	      SrcPort		      1
	      DstBlock		      "sp_ArmVelocity"
	      DstPort		      1
	    }
	    Line {
	      Name		      "arm centering / upright position adjusting"
	      Labels		      [1, 0]
	      SrcBlock		      "INTE"
	      SrcPort		      1
	      DstBlock		      "ADD"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "INTE1"
	      SrcPort		      1
	      DstBlock		      "REL2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OR_1"
	      SrcPort		      2
	      Points		      [30, 0; 0, -15; 10, 0]
	      Branch {
		Points			[20, 0; 0, -25]
		DstBlock		"INTE"
		DstPort			3
	      }
	      Branch {
		DstBlock		"OR_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "OR_7"
	      SrcPort		      1
	      DstBlock		      "INTE1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Q3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[115, 0]
		Branch {
		  DstBlock		  "SSW2"
		  DstPort		  3
		}
		Branch {
		  Points		  [65, 0; 0, -20]
		  DstBlock		  "INTE"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"OR_2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "REL"
	      SrcPort		      1
	      DstBlock		      "OR_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RUN_INTE"
	      SrcPort		      1
	      DstBlock		      "INTE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SSW2"
	      SrcPort		      1
	      DstBlock		      "INTE"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SUB"
	      SrcPort		      1
	      Points		      [440, 0]
	      DstBlock		      "ADD"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SUB1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 85]
		Branch {
		  DstBlock		  "ABS_"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "CNDR"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"EAS_upper_ss_controller"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "alpha_vel"
	      SrcPort		      1
	      DstBlock		      "EAS_upper_ss_controller"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down_start"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "SUB"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "beta_up"
	      SrcPort		      1
	      DstBlock		      "SUB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_vel"
	      SrcPort		      1
	      Points		      [595, 0]
	      DstBlock		      "EAS_upper_ss_controller"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "REL2"
	      SrcPort		      1
	      DstBlock		      "END_CENTER"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q4"
	      SrcPort		      1
	      DstBlock		      "OR_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Q5"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "OR_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "OR_2"
	      SrcPort		      1
	      DstBlock		      "OR_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "alpha"
	      SrcPort		      1
	      DstBlock		      "SUB1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sp_alpha"
	      SrcPort		      1
	      DstBlock		      "SUB1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Upright_position_detector"
	  SID			  197
	  Ports			  [2, 1]
	  Position		  [635, 16, 770, 49]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Upright_position_detector"
	    Location		    [902, 309, 1236, 442]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "beta_up"
	      SID		      198
	      Position		      [30, 13, 60, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down_start"
	      SID		      199
	      Position		      [30, 53, 60, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ABS_"
	      SID		      200
	      Ports		      [1, 2]
	      Position		      [160, 28, 190, 52]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/ABS_"
	      SourceType	      "ABS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNR"
	      SID		      201
	      Ports		      [0, 1]
	      Position		      [145, 75, 190, 95]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/CNR"
	      SourceType	      "CNR"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ycn		      "0.9"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "REL"
	      SID		      202
	      Ports		      [2, 1]
	      Position		      [230, 28, 255, 52]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/REL"
	      SourceType	      "REL"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      irel		      "3: less than (<)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB"
	      SID		      203
	      Ports		      [2, 1]
	      Position		      [110, 28, 135, 52]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "UPRIGHT"
	      SID		      204
	      Position		      [280, 33, 310, 47]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ABS_"
	      SrcPort		      1
	      DstBlock		      "REL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNR"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "REL"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SUB"
	      SrcPort		      1
	      DstBlock		      "ABS_"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_up"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "SUB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "REL"
	      SrcPort		      1
	      DstBlock		      "UPRIGHT"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down_start"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "SUB"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Visualization"
	  SID			  392
	  Ports			  [5, 4]
	  Position		  [190, 732, 335, 808]
	  BackgroundColor	  "[0.666667, 0.725490, 0.901961]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Visualization"
	    Location		    [639, 485, 1208, 769]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "alpha"
	      SID		      393
	      Position		      [25, 13, 55, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "alpha_vel"
	      SID		      395
	      Position		      [25, 48, 55, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_up"
	      SID		      399
	      Position		      [25, 83, 55, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_down_start"
	      SID		      400
	      Position		      [25, 118, 55, 132]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "beta_vel"
	      SID		      401
	      Position		      [25, 158, 55, 172]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SUB_beta4visualization"
	      SID		      120
	      Ports		      [2, 1]
	      Position		      [135, 83, 160, 107]
	      LibraryVersion	      "1.130"
	      SourceBlock	      "mathlib/SUB"
	      SourceType	      "SUB"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "alpha_vis"
	      SID		      394
	      Position		      [255, 13, 285, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "alpha_vel_vis"
	      SID		      402
	      Position		      [255, 48, 285, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_vis"
	      SID		      403
	      Position		      [255, 88, 285, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "beta_vel_vis"
	      SID		      404
	      Position		      [255, 158, 285, 172]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "beta_up"
	      SrcPort		      1
	      DstBlock		      "SUB_beta4visualization"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_down_start"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "SUB_beta4visualization"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "alpha"
	      SrcPort		      1
	      DstBlock		      "alpha_vis"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SUB_beta4visualization"
	      SrcPort		      1
	      DstBlock		      "beta_vis"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "beta_vel"
	      SrcPort		      1
	      DstBlock		      "beta_vel_vis"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "alpha_vel"
	      SrcPort		      1
	      DstBlock		      "alpha_vel_vis"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sp_beta_down"
	  SID			  423
	  Ports			  [0, 1]
	  Position		  [160, 614, 200, 626]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNR"
	  SourceType		  "CNR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ycn			  "3.1415"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sp_beta_up"
	  SID			  424
	  Ports			  [0, 1]
	  Position		  [160, 589, 200, 601]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.130"
	  SourceBlock		  "mathlib/CNR"
	  SourceType		  "CNR"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ycn			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sp_ArmV"
	  SID			  205
	  Position		  [1025, 513, 1055, 527]
	  BackgroundColor	  "[0.741176, 0.074510, 0.411765]"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  2
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  3
	  DstBlock		  "Goto13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  4
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  5
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  11
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  19
	  DstBlock		  "Goto19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "OR_"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_position_control"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Swing_up_algorithm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "OR_"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From27"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "OR_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "OR_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "OR_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "OR_3"
	  DstPort		  2
	}
	Line {
	  Name			  "rad/s"
	  Labels		  [0, 0]
	  SrcBlock		  "ArmV"
	  SrcPort		  1
	  DstBlock		  "Signal_processing"
	  DstPort		  3
	}
	Line {
	  Name			  "6553..32767 (= 4..20 mA)"
	  Labels		  [0, 0]
	  SrcBlock		  "PendP"
	  SrcPort		  1
	  DstBlock		  "Signal_processing"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNB_HOLD"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "ATMT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "LPBRK1"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  20
	}
	Line {
	  SrcBlock		  "Lower_equilibrium_position_control"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "SELU"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Lower_equilibrium_stabilization_algorithm"
	  SrcPort		  1
	  Points		  [30, 0; 0, 120]
	  DstBlock		  "SELU"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Lower_equilibrium_stabilization_algorithm"
	  SrcPort		  2
	  DstBlock		  "Goto17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "OR_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_1"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "OR_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR_2"
	  SrcPort		  1
	  DstBlock		  "SELU"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "OR_3"
	  SrcPort		  1
	  Points		  [115, 0; 0, -60]
	  DstBlock		  "SELU"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Signal_processing"
	  SrcPort		  1
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal_processing"
	  SrcPort		  2
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal_processing"
	  SrcPort		  3
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal_processing"
	  SrcPort		  4
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal_processing"
	  SrcPort		  5
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Swing_up_algorithm"
	  SrcPort		  1
	  Points		  [50, 0; 0, 360]
	  DstBlock		  "SELU"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Swing_up_algorithm"
	  SrcPort		  2
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Upper_equilibrium_stabilization_algorithm"
	  SrcPort		  1
	  Points		  [40, 0; 0, 275]
	  DstBlock		  "SELU"
	  DstPort		  3
	}
	Line {
	  Name			  "rad"
	  Labels		  [0, 0]
	  SrcBlock		  "ArmP"
	  SrcPort		  1
	  DstBlock		  "Signal_processing"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Upper_equilibrium_stabilization_algorithm"
	  SrcPort		  2
	  DstBlock		  "Goto18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From30"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Upright_position_detector"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From33"
	  SrcPort		  1
	  DstBlock		  "Upright_position_detector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From34"
	  SrcPort		  1
	  DstBlock		  "Upright_position_detector"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From35"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From36"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From37"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  DstBlock		  "AND_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5]
	  DstBlock		  "AND_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  DstBlock		  "NOT_"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  DstBlock		  "OR_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From43"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "OR_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From44"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "OR_7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR_6"
	  SrcPort		  1
	  DstBlock		  "OR_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_7"
	  SrcPort		  1
	  DstBlock		  "AND_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "NOT_"
	  SrcPort		  1
	  DstBlock		  "AND_1"
	  DstPort		  1
	}
	Line {
	  Name			  "upright balancing failure"
	  Labels		  [0, 1]
	  SrcBlock		  "AND_1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "OR_9"
	  DstPort		  2
	}
	Line {
	  Name			  "red button emergency stop"
	  Labels		  [1, 1]
	  SrcBlock		  "From38"
	  SrcPort		  1
	  DstBlock		  "OR_5"
	  DstPort		  1
	}
	Line {
	  Name			  "swingup error"
	  Labels		  [1, 1]
	  SrcBlock		  "AND_6"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "OR_5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ERR_OK"
	  SrcPort		  1
	  DstBlock		  "SR_ERR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SR_ERR"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Scope2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From46"
	  SrcPort		  1
	  DstBlock		  "OR_8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "STOP"
	  SrcPort		  1
	  Points		  [45, 0; 0, -10]
	  DstBlock		  "OR_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR_8"
	  SrcPort		  1
	  DstBlock		  "LPBRK12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SELU"
	  SrcPort		  1
	  DstBlock		  "SSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SSW"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "sp_ArmV"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Scope3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From47"
	  SrcPort		  1
	  DstBlock		  "SSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNR_alpha_setpoint"
	  SrcPort		  1
	  DstBlock		  "ADD1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SSW1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "ADD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From48"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "SSW1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNR_alpha_Q4_bias"
	  SrcPort		  1
	  DstBlock		  "SSW1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ADD1"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From49"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_position_control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From50"
	  SrcPort		  1
	  DstBlock		  "Upper_equilibrium_stabilization_algorithm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Swing_up_algorithm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From51"
	  SrcPort		  1
	  DstBlock		  "Swing_up_algorithm"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ATMT"
	  SrcPort		  6
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_5"
	  SrcPort		  1
	  DstBlock		  "OR_9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_9"
	  SrcPort		  1
	  DstBlock		  "SR_ERR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  10
	  DstBlock		  "LPBRK1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNB_DEMO"
	  SrcPort		  1
	  DstBlock		  "Transition_conditions"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SWINGDOWN"
	  SrcPort		  1
	  DstBlock		  "Transition_conditions"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "START"
	  SrcPort		  1
	  DstBlock		  "OR_12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Transition_conditions"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  DstBlock		  "Transition_conditions"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Transition_conditions"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "From28"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Transition_conditions"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  1
	  DstBlock		  "LPBRK5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LPBRK5"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  2
	  DstBlock		  "LPBRK2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  3
	  DstBlock		  "LPBRK4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  4
	  DstBlock		  "LPBRK6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  5
	  DstBlock		  "LPBRK7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  6
	  DstBlock		  "LPBRK8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  7
	  DstBlock		  "LPBRK9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  8
	  DstBlock		  "LPBRK10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transition_conditions"
	  SrcPort		  9
	  DstBlock		  "LPBRK11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LPBRK12"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "ATMT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From31"
	  SrcPort		  1
	  DstBlock		  "Lower_equilibrium_stabilization_algorithm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_start"
	  SrcPort		  1
	  DstBlock		  "OR_12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LPBRK2"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "LPBRK4"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "LPBRK6"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "LPBRK7"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "LPBRK8"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "LPBRK9"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "LPBRK10"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "LPBRK11"
	  SrcPort		  1
	  DstBlock		  "ATMT"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Visualization"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From52"
	  SrcPort		  1
	  DstBlock		  "Visualization"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From32"
	  SrcPort		  1
	  DstBlock		  "Visualization"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From53"
	  SrcPort		  1
	  DstBlock		  "Visualization"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From45"
	  SrcPort		  1
	  DstBlock		  "Visualization"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Visualization"
	  SrcPort		  3
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sp_beta_up"
	  SrcPort		  1
	  DstBlock		  "SSW_sp_beta"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sp_beta_down"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "SSW_sp_beta"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  DstBlock		  "OR_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "OR_4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "OR_10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "OR_10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR_4"
	  SrcPort		  1
	  DstBlock		  "OR_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_10"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "OR_11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR_11"
	  SrcPort		  1
	  Points		  [10, 0; 0, -40]
	  DstBlock		  "SSW_sp_beta"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SSW_sp_beta"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR_12"
	  SrcPort		  1
	  Points		  [5, 0; 0, 10]
	  Branch {
	    DstBlock		    "Transition_conditions"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [70, 0]
	    DstBlock		    "Scope1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Simulation_FPM"
      SID		      206
      Ports		      []
      Position		      [555, 37, 685, 113]
      BackgroundColor	      "[1.000000, 0.827451, 0.450980]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Gravity [m/s^2]|Arm length [m]|Pendulum length [m]|Velocity loop time constant|Pendulum "
      "rotation sensor placement [rad]|Arm initial position [rad]|Arm initial velocity [rad/s]|Pendulum initial positio"
      "n [rad]|Pendulum initial velocity [rad/s]"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVariables	      "g=@1;r=@2;l=@3;tau=@4;rotate_sensor=@5;alpha_pos0=@6;alpha_vel0=@7;beta_pos0=@8;beta_vel0=@"
      "9;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "9.81|0.3|0.23865|0.06|-80*pi/180|0|0|180*pi/180|0"
      System {
	Name			"Simulation_FPM"
	Location		[385, 534, 1188, 982]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"portrait"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Absolute position\nsensor"
	  SID			  207
	  Ports			  [1, 1]
	  Position		  [310, 368, 445, 402]
	  BackgroundColor	  "[0.901961, 0.643137, 0.090196]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Absolute position\nsensor"
	    Location		    [532, 695, 1344, 874]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      208
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      209
	      Position		      [265, 63, 310, 87]
	      Value		      "2*pi"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      SID		      210
	      Position		      [535, 113, 580, 137]
	      Value		      "3.7714"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      211
	      Position		      [490, 46, 565, 94]
	      Gain		      "2.6192"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      212
	      Ports		      [2, 1]
	      Position		      [340, 52, 370, 83]
	      Operator		      "mod"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Rotation sensor placement"
	      SID		      213
	      Position		      [110, 16, 235, 34]
	      NamePlacement	      "alternate"
	      Value		      "rotate_sensor"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Saturate
	      Name		      "Saturation"
	      SID		      214
	      Ports		      [1, 1]
	      Position		      [415, 55, 445, 85]
	      UpperLimit	      "355*pi/180"
	      LowerLimit	      "5*pi/180"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      215
	      Ports		      [2, 1]
	      Position		      [610, 62, 630, 93]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum2"
	      SID		      216
	      Ports		      [2, 1]
	      Position		      [290, 17, 310, 48]
	      ShowName		      off
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Position_from_sensor"
	      SID		      217
	      Position		      [725, 73, 755, 87]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Sum2"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Rotation sensor placement"
	      SrcPort		      1
	      DstBlock		      "Sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Saturation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Saturation"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Position_from_sensor"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "BR X20 A/D"
	  SID			  218
	  Ports			  [1, 1]
	  Position		  [465, 367, 525, 403]
	  BackgroundColor	  "[0.901961, 0.643137, 0.090196]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "BR X20 A/D"
	    Location		    [916, 660, 1250, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "mA"
	      SID		      219
	      Position		      [15, 38, 45, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      220
	      Position		      [105, 30, 200, 60]
	      Gain		      "1638.25"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D"
	      SID		      221
	      Position		      [260, 38, 290, 52]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "mA"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "D"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn"
	  SID			  222
	  Position		  [645, 115, 705, 145]
	  BlockMirror		  on
	  Expr			  "sin(u(1))"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn1"
	  SID			  223
	  Position		  [645, 165, 705, 195]
	  BlockMirror		  on
	  Expr			  "cos(u(1))"
	}
	Block {
	  BlockType		  From
	  Name			  "From_2"
	  SID			  224
	  Position		  [15, 33, 135, 47]
	  BackgroundColor	  "[0.741176, 0.074510, 0.411765]"
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "OUT_sp_ArmV"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  225
	  Position		  [425, 49, 495, 81]
	  NamePlacement		  "alternate"
	  Gain			  "r/l"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "fixdt(1, 16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain3"
	  SID			  226
	  Position		  [530, 114, 600, 146]
	  BlockMirror		  on
	  Gain			  "g/l"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "fixdt(1, 16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto_1"
	  SID			  227
	  Position		  [610, 283, 730, 297]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  ShowName		  off
	  GotoTag		  "IN_ArmP"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto_2"
	  SID			  228
	  Position		  [610, 243, 730, 257]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  ShowName		  off
	  GotoTag		  "IN_ArmV"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto_3"
	  SID			  229
	  Position		  [610, 378, 730, 392]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  ShowName		  off
	  GotoTag		  "IN_PendP"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator2"
	  SID			  230
	  Ports			  [1, 1]
	  Position		  [565, 60, 595, 90]
	  NamePlacement		  "alternate"
	  InitialCondition	  "beta_vel0"
	  Port {
	    PortNumber		    1
	    Name		    "x4, x3', PendV"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator3"
	  SID			  231
	  Ports			  [1, 1]
	  Position		  [685, 60, 715, 90]
	  NamePlacement		  "alternate"
	  InitialCondition	  "beta_pos0"
	  Port {
	    PortNumber		    1
	    Name		    "x3, PendP"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  232
	  Ports			  [2, 1]
	  Position		  [375, 47, 405, 78]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition"
	  SID			  233
	  Position		  [550, 364, 590, 406]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  Integrity		  off
	  OutPortSampleTimeOpt	  "Inherit"
	  OutPortSampleTime	  "0.1"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition1"
	  SID			  234
	  Position		  [155, 19, 195, 61]
	  BackgroundColor	  "[0.741176, 0.074510, 0.411765]"
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTimeOpt	  "Inherit"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition2"
	  SID			  235
	  Position		  [545, 229, 585, 271]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  NamePlacement		  "alternate"
	  Integrity		  off
	  OutPortSampleTimeOpt	  "Inherit"
	  OutPortSampleTime	  "0.1"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition3"
	  SID			  236
	  Position		  [500, 269, 540, 311]
	  BackgroundColor	  "[0.933333, 0.662745, 0.800000]"
	  Integrity		  off
	  OutPortSampleTimeOpt	  "Inherit"
	  OutPortSampleTime	  "0.1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Servo Drive"
	  SID			  237
	  Ports			  [1, 3]
	  Position		  [230, 15, 310, 65]
	  BackgroundColor	  "[0.901961, 0.643137, 0.090196]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Servo Drive"
	    Location		    [547, 691, 1039, 874]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sp_ArmV"
	      SID		      238
	      Position		      [25, 48, 55, 62]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      239
	      Position		      [120, 40, 180, 70]
	      Gain		      "1/tau"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      240
	      Ports		      [1, 1]
	      Position		      [220, 40, 250, 70]
	      InitialCondition	      "alpha_vel0"
	      Port {
		PortNumber		1
		Name			"x1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator1"
	      SID		      241
	      Ports		      [1, 1]
	      Position		      [300, 40, 330, 70]
	      InitialCondition	      "alpha_pos0"
	      Port {
		PortNumber		1
		Name			"x2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      242
	      Ports		      [2, 1]
	      Position		      [80, 45, 100, 65]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "-+|"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ArmV"
	      SID		      243
	      Position		      [430, 88, 460, 102]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ArmP"
	      SID		      244
	      Position		      [430, 48, 460, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ArmA"
	      SID		      245
	      Position		      [430, 123, 460, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "x1"
	      Labels		      [0, 0]
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Sum1"
		DstPort			1
	      }
	      Branch {
		Points			[15, 0]
		Branch {
		  Points		  [0, 40]
		  DstBlock		  "ArmV"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Integrator1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Integrator"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"ArmA"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "x2"
	      Labels		      [0, 0]
	      SrcBlock		      "Integrator1"
	      SrcPort		      1
	      DstBlock		      "ArmP"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sp_ArmV"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  246
	  Ports			  [2, 1]
	  Position		  [510, 54, 530, 96]
	  ShowName		  off
	  Inputs		  "-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "x4'"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  Name			  "x4'"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Integrator2"
	  DstPort		  1
	}
	Line {
	  Name			  "x4, x3', PendV"
	  Labels		  [1, 1]
	  SrcBlock		  "Integrator2"
	  SrcPort		  1
	  DstBlock		  "Integrator3"
	  DstPort		  1
	}
	Line {
	  Name			  "x3, PendP"
	  Labels		  [0, 1]
	  SrcBlock		  "Integrator3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [35, 0; 0, 270; -485, 0; 0, 40]
	    DstBlock		    "Absolute position\nsensor"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      DstBlock		      "Fcn"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "Fcn1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gain3"
	  SrcPort		  1
	  Points		  [-30, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Fcn"
	  SrcPort		  1
	  DstBlock		  "Gain3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn1"
	  SrcPort		  1
	  Points		  [-300, 0; 0, -110]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Servo Drive"
	  SrcPort		  2
	  Points		  [5, 0; 0, 225; 165, 0]
	  DstBlock		  "Rate Transition3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From_2"
	  SrcPort		  1
	  DstBlock		  "Rate Transition1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition1"
	  SrcPort		  1
	  DstBlock		  "Servo Drive"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition"
	  SrcPort		  1
	  DstBlock		  "Goto_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition2"
	  SrcPort		  1
	  DstBlock		  "Goto_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition3"
	  SrcPort		  1
	  DstBlock		  "Goto_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Servo Drive"
	  SrcPort		  1
	  Points		  [15, 0; 0, 225]
	  DstBlock		  "Rate Transition2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Servo Drive"
	  SrcPort		  3
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Absolute position\nsensor"
	  SrcPort		  1
	  DstBlock		  "BR X20 A/D"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BR X20 A/D"
	  SrcPort		  1
	  DstBlock		  "Rate Transition"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "REX_Control_Algorithm"
      SrcPort		      1
      DstBlock		      "Goto_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_2"
      SrcPort		      1
      DstBlock		      "REX_Control_Algorithm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_3"
      SrcPort		      1
      DstBlock		      "REX_Control_Algorithm"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From_1"
      SrcPort		      1
      DstBlock		      "REX_Control_Algorithm"
      DstPort		      3
    }
    Annotation {
      Position		      [278, 85]
    }
    Annotation {
      Position		      [262, 76]
    }
    Annotation {
      Name		      "T_S = 3 ms"
      Position		      [272, 25]
      Interpreter	      "tex"
    }
    Annotation {
      Name		      "T_S = 1 ms"
      Position		      [622, 25]
      Interpreter	      "tex"
    }
  }
}
