%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.5)*%
%TF.CreationDate,2022-08-06T22:36:06+10:00*%
%TF.ProjectId,glitcher,676c6974-6368-4657-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L6,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.5)) date 2022-08-06 22:36:06*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,2.006600*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.905000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,5.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,4.190000X2.665000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,0.970000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,0.890000X0.460000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,2.999999*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22R,3.500001X3.500001*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23RoundRect,0.750000X-0.749999X-1.000000X0.749999X-1.000000X0.749999X1.000000X-0.749999X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD25C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD26C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J_HVPULSE1,1,In*%
%TO.N,GL_HVPULSE*%
X144780000Y-73660000D03*
D11*
%TO.P,J_HVPULSE1,2,Ext*%
%TO.N,GND*%
X142227300Y-71107300D03*
%TO.P,J_HVPULSE1,3*%
X142227300Y-76212700D03*
%TO.P,J_HVPULSE1,4*%
X147332700Y-76212700D03*
%TO.P,J_HVPULSE1,5*%
X147332700Y-71107300D03*
%TD*%
D12*
%TO.P,J4,1,Pin_1*%
%TO.N,GND*%
X217349870Y-80561946D03*
D13*
%TO.P,J4,2,Pin_2*%
%TO.N,X_OUT*%
X217349880Y-83101946D03*
%TO.P,J4,3,Pin_3*%
%TO.N,GND*%
X217349880Y-85641946D03*
%TD*%
D12*
%TO.P,J_RIGHTEXP_OUTER1,1,Pin_1*%
%TO.N,X_OUT*%
X210184880Y-78021946D03*
D13*
%TO.P,J_RIGHTEXP_OUTER1,2,Pin_2*%
%TO.N,Y_OUT*%
X207644880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,3,Pin_3*%
%TO.N,Z_OUT*%
X205104880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,4,Pin_4*%
%TO.N,FREE_RIGHT4*%
X202564880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,5,Pin_5*%
%TO.N,FPGA_GPIO_16*%
X200024880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,6,Pin_6*%
%TO.N,FPGA_GPIO_17*%
X197484880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,7,Pin_7*%
%TO.N,FPGA_GPIO_18*%
X194944880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,8,Pin_8*%
%TO.N,FPGA_GPIO_12*%
X192404880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,9,Pin_9*%
%TO.N,FPGA_GPIO_11*%
X189864880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,10,Pin_10*%
%TO.N,FPGA_GPIO_10*%
X187324880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,11,Pin_11*%
%TO.N,FPGA_GPIO_9*%
X184784880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,12,Pin_12*%
%TO.N,FPGA_GPIO_8*%
X182244880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,13,Pin_13*%
%TO.N,FPGA_GPIO_7*%
X179704880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,14,Pin_14*%
%TO.N,FPGA_GPIO_6*%
X177164880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,15,Pin_15*%
%TO.N,FPGA_GPIO_5*%
X174624880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,16,Pin_16*%
%TO.N,FPGA_GPIO_4*%
X172084880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,17,Pin_17*%
%TO.N,FPGA_GPIO_3*%
X169544880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,18,Pin_18*%
%TO.N,FPGA_GPIO_2*%
X167004880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,19,Pin_19*%
%TO.N,VCC_3V3_ALWAYS*%
X164464880Y-78021946D03*
%TO.P,J_RIGHTEXP_OUTER1,20,Pin_20*%
%TO.N,GND*%
X161924880Y-78021946D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X222884880Y-145331946D03*
%TD*%
D12*
%TO.P,J_LEFTEXP1,1,Pin_1*%
%TO.N,GND*%
X210184880Y-144061946D03*
D13*
%TO.P,J_LEFTEXP1,2,Pin_2*%
%TO.N,FREE_LEFT2*%
X207644880Y-144061946D03*
%TO.P,J_LEFTEXP1,3,Pin_3*%
%TO.N,RPI_GP2*%
X205104880Y-144061946D03*
%TO.P,J_LEFTEXP1,4,Pin_4*%
%TO.N,RPI_GP3*%
X202564880Y-144061946D03*
%TO.P,J_LEFTEXP1,5,Pin_5*%
%TO.N,RPI_GP4*%
X200024880Y-144061946D03*
%TO.P,J_LEFTEXP1,6,Pin_6*%
%TO.N,RPI_GP5*%
X197484880Y-144061946D03*
%TO.P,J_LEFTEXP1,7,Pin_7*%
%TO.N,RPI_GP6*%
X194944880Y-144061946D03*
%TO.P,J_LEFTEXP1,8,Pin_8*%
%TO.N,RPI_GP7*%
X192404880Y-144061946D03*
%TO.P,J_LEFTEXP1,9,Pin_9*%
%TO.N,RPI_GP8*%
X189864880Y-144061946D03*
%TO.P,J_LEFTEXP1,10,Pin_10*%
%TO.N,RPI_GP9*%
X187324880Y-144061946D03*
%TO.P,J_LEFTEXP1,11,Pin_11*%
%TO.N,RPI_GP10*%
X184784880Y-144061946D03*
%TO.P,J_LEFTEXP1,12,Pin_12*%
%TO.N,RPI_GP11*%
X182244880Y-144061946D03*
%TO.P,J_LEFTEXP1,13,Pin_13*%
%TO.N,RPI_GP12*%
X179704880Y-144061946D03*
%TO.P,J_LEFTEXP1,14,Pin_14*%
%TO.N,RPI_GP13*%
X177164880Y-144061946D03*
%TO.P,J_LEFTEXP1,15,Pin_15*%
%TO.N,RPI_GP14*%
X174624880Y-144061946D03*
%TO.P,J_LEFTEXP1,16,Pin_16*%
%TO.N,RPI_GP15*%
X172084880Y-144061946D03*
%TO.P,J_LEFTEXP1,17,Pin_17*%
%TO.N,FREE_LEFT17*%
X169544880Y-144061946D03*
%TO.P,J_LEFTEXP1,18,Pin_18*%
%TO.N,FREE_LEFT18*%
X167004880Y-144061946D03*
%TO.P,J_LEFTEXP1,19,Pin_19*%
%TO.N,VCC_SWITCHED*%
X164464880Y-144061946D03*
%TO.P,J_LEFTEXP1,20,Pin_20*%
%TO.N,GND*%
X161924880Y-144061946D03*
%TD*%
D12*
%TO.P,J_LEFTEXP_OUTER1,1,Pin_1*%
%TO.N,GND*%
X210184882Y-138981938D03*
D13*
%TO.P,J_LEFTEXP_OUTER1,2,Pin_2*%
%TO.N,FREE_LEFT2*%
X207644880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,3,Pin_3*%
%TO.N,RPI_GP2*%
X205104880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,4,Pin_4*%
%TO.N,RPI_GP3*%
X202564880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,5,Pin_5*%
%TO.N,RPI_GP4*%
X200024880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,6,Pin_6*%
%TO.N,RPI_GP5*%
X197484880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,7,Pin_7*%
%TO.N,RPI_GP6*%
X194944880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,8,Pin_8*%
%TO.N,RPI_GP7*%
X192404880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,9,Pin_9*%
%TO.N,RPI_GP8*%
X189864880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,10,Pin_10*%
%TO.N,RPI_GP9*%
X187324880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,11,Pin_11*%
%TO.N,RPI_GP10*%
X184784880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,12,Pin_12*%
%TO.N,RPI_GP11*%
X182244880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,13,Pin_13*%
%TO.N,RPI_GP12*%
X179704880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,14,Pin_14*%
%TO.N,RPI_GP13*%
X177164880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,15,Pin_15*%
%TO.N,RPI_GP14*%
X174624880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,16,Pin_16*%
%TO.N,RPI_GP15*%
X172084880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,17,Pin_17*%
%TO.N,FREE_LEFT17*%
X169544880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,18,Pin_18*%
%TO.N,FREE_LEFT18*%
X167004880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,19,Pin_19*%
%TO.N,VCC_SWITCHED*%
X164464880Y-138981946D03*
%TO.P,J_LEFTEXP_OUTER1,20,Pin_20*%
%TO.N,GND*%
X161924882Y-138981938D03*
%TD*%
D15*
%TO.P,HS2_OUT1,2,Ext*%
%TO.N,GND*%
X224969880Y-124694446D03*
D16*
X221984880Y-124694446D03*
D17*
X222429880Y-124694446D03*
D15*
X224969880Y-117709446D03*
D16*
X221984880Y-117709446D03*
D17*
X222429880Y-117709446D03*
%TD*%
D12*
%TO.P,J2,1,Pin_1*%
%TO.N,GND*%
X183514880Y-99611946D03*
D13*
%TO.P,J2,2,Pin_2*%
%TO.N,VCC_3V3*%
X183514880Y-102151946D03*
%TO.P,J2,3,Pin_3*%
%TO.N,VCC_2V5*%
X183514880Y-104691946D03*
%TO.P,J2,4,Pin_4*%
%TO.N,VCC_1V8*%
X183514880Y-107231946D03*
%TO.P,J2,5,Pin_5*%
%TO.N,VCC_1V2*%
X183514880Y-109771946D03*
%TO.P,J2,6,Pin_6*%
%TO.N,VCC_VADJ*%
X183514880Y-112311946D03*
%TD*%
D16*
%TO.P,SMA_Y1,2,Ext*%
%TO.N,GND*%
X221984880Y-99294446D03*
X221984880Y-92309446D03*
D15*
X224969880Y-99294446D03*
X224969880Y-92309446D03*
D17*
X222429880Y-99294446D03*
X222429880Y-92309446D03*
%TD*%
D16*
%TO.P,TRIG_IN1,2,Ext*%
%TO.N,GND*%
X221984880Y-130409446D03*
D15*
X224969880Y-137394446D03*
X224969880Y-130409446D03*
D16*
X221984880Y-137394446D03*
D17*
X222429880Y-137394446D03*
X222429880Y-130409446D03*
%TD*%
D12*
%TO.P,J7,1,Pin_1*%
%TO.N,GND*%
X217349870Y-105961946D03*
D13*
%TO.P,J7,2,Pin_2*%
%TO.N,Z_OUT*%
X217349880Y-108501946D03*
%TO.P,J7,3,Pin_3*%
%TO.N,GND*%
X217349880Y-111041946D03*
%TD*%
D12*
%TO.P,J_EXT_UART1,1,Pin_1*%
%TO.N,VCC*%
X126429167Y-71671948D03*
D13*
%TO.P,J_EXT_UART1,2,Pin_2*%
%TO.N,RPI_GP0*%
X123889166Y-71671946D03*
%TO.P,J_EXT_UART1,3,Pin_3*%
%TO.N,RPI_GP1*%
X121349166Y-71671946D03*
D18*
%TO.P,J_EXT_UART1,4,Pin_4*%
%TO.N,GND*%
X118809167Y-71671948D03*
%TD*%
D12*
%TO.P,J_RIGHTEXP1,1,Pin_1*%
%TO.N,X_OUT*%
X210184880Y-72941946D03*
D13*
%TO.P,J_RIGHTEXP1,2,Pin_2*%
%TO.N,Y_OUT*%
X207644880Y-72941946D03*
%TO.P,J_RIGHTEXP1,3,Pin_3*%
%TO.N,Z_OUT*%
X205104880Y-72941946D03*
%TO.P,J_RIGHTEXP1,4,Pin_4*%
%TO.N,FREE_RIGHT4*%
X202564880Y-72941946D03*
%TO.P,J_RIGHTEXP1,5,Pin_5*%
%TO.N,FPGA_GPIO_16*%
X200024880Y-72941946D03*
%TO.P,J_RIGHTEXP1,6,Pin_6*%
%TO.N,FPGA_GPIO_17*%
X197484880Y-72941946D03*
%TO.P,J_RIGHTEXP1,7,Pin_7*%
%TO.N,FPGA_GPIO_18*%
X194944880Y-72941946D03*
%TO.P,J_RIGHTEXP1,8,Pin_8*%
%TO.N,FPGA_GPIO_12*%
X192404880Y-72941946D03*
%TO.P,J_RIGHTEXP1,9,Pin_9*%
%TO.N,FPGA_GPIO_11*%
X189864880Y-72941946D03*
%TO.P,J_RIGHTEXP1,10,Pin_10*%
%TO.N,FPGA_GPIO_10*%
X187324880Y-72941946D03*
%TO.P,J_RIGHTEXP1,11,Pin_11*%
%TO.N,FPGA_GPIO_9*%
X184784880Y-72941946D03*
%TO.P,J_RIGHTEXP1,12,Pin_12*%
%TO.N,FPGA_GPIO_8*%
X182244880Y-72941946D03*
%TO.P,J_RIGHTEXP1,13,Pin_13*%
%TO.N,FPGA_GPIO_7*%
X179704880Y-72941946D03*
%TO.P,J_RIGHTEXP1,14,Pin_14*%
%TO.N,FPGA_GPIO_6*%
X177164880Y-72941946D03*
%TO.P,J_RIGHTEXP1,15,Pin_15*%
%TO.N,FPGA_GPIO_5*%
X174624880Y-72941946D03*
%TO.P,J_RIGHTEXP1,16,Pin_16*%
%TO.N,FPGA_GPIO_4*%
X172084880Y-72941946D03*
%TO.P,J_RIGHTEXP1,17,Pin_17*%
%TO.N,FPGA_GPIO_3*%
X169544880Y-72941946D03*
%TO.P,J_RIGHTEXP1,18,Pin_18*%
%TO.N,FPGA_GPIO_2*%
X167004880Y-72941946D03*
%TO.P,J_RIGHTEXP1,19,Pin_19*%
%TO.N,VCC_3V3_ALWAYS*%
X164464880Y-72941946D03*
%TO.P,J_RIGHTEXP1,20,Pin_20*%
%TO.N,GND*%
X161924880Y-72941946D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X222884880Y-71671946D03*
%TD*%
D12*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X217349870Y-93261946D03*
D13*
%TO.P,J5,2,Pin_2*%
%TO.N,Y_OUT*%
X217349880Y-95801946D03*
%TO.P,J5,3,Pin_3*%
%TO.N,GND*%
X217349880Y-98341946D03*
%TD*%
D12*
%TO.P,J6,1,Pin_1*%
%TO.N,GND*%
X217349870Y-131361946D03*
D13*
%TO.P,J6,2,Pin_2*%
%TO.N,TRIG_IN*%
X217349880Y-133901946D03*
%TO.P,J6,3,Pin_3*%
%TO.N,GND*%
X217349880Y-136441946D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X89599166Y-71671946D03*
%TD*%
D19*
%TO.P,REF\u002A\u002A,1*%
%TO.N,GL_GATE*%
X210184880Y-134536946D03*
%TD*%
D12*
%TO.P,PINS_Z_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X191134880Y-118661946D03*
D13*
%TO.P,PINS_Z_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X191134880Y-116121946D03*
%TD*%
D20*
%TO.P,U2,1,PIO01*%
%TO.N,MAX4619_C*%
X133984884Y-136441938D03*
%TO.P,U2,2,PIO02*%
%TO.N,MAX4619_B*%
X133984880Y-133901946D03*
%TO.P,U2,3,PIO03*%
%TO.N,MAX4619_A*%
X133984880Y-131361946D03*
%TO.P,U2,4,PIO04*%
%TO.N,FPGA_GPIO_12*%
X133984880Y-128821946D03*
%TO.P,U2,5,PIO05*%
%TO.N,FPGA_GPIO_11*%
X133984880Y-126281946D03*
%TO.P,U2,6,PIO06*%
%TO.N,FPGA_GPIO_10*%
X133984880Y-123741946D03*
%TO.P,U2,7,PIO07*%
%TO.N,FPGA_GPIO_9*%
X133984880Y-121201946D03*
%TO.P,U2,8,PIO08*%
%TO.N,FPGA_GPIO_8*%
X133984880Y-118661946D03*
%TO.P,U2,9,PIO09*%
%TO.N,FPGA_GPIO_7*%
X133984880Y-116121946D03*
%TO.P,U2,10,PIO10*%
%TO.N,FPGA_GPIO_6*%
X133984880Y-113581946D03*
%TO.P,U2,11,PIO11*%
%TO.N,FPGA_GPIO_5*%
X133984880Y-111041946D03*
%TO.P,U2,12,PIO12*%
%TO.N,FPGA_GPIO_4*%
X133984880Y-108501946D03*
%TO.P,U2,13,PIO13*%
%TO.N,FPGA_GPIO_3*%
X133984880Y-105961946D03*
%TO.P,U2,14,PIO14*%
%TO.N,FPGA_GPIO_2*%
X133984880Y-103421946D03*
%TO.P,U2,15,PIO15*%
%TO.N,FPGA_GPIO_1*%
X133984880Y-100881946D03*
%TO.P,U2,16,PIO16*%
%TO.N,unconnected-(U2-Pad16)*%
X133984880Y-98341946D03*
%TO.P,U2,17,PIO17*%
%TO.N,FPGA_GPIO_16*%
X133984880Y-95801946D03*
%TO.P,U2,18,PIO18*%
%TO.N,FPGA_GPIO_17*%
X133984880Y-93261946D03*
%TO.P,U2,19,PIO19*%
%TO.N,FPGA_GPIO_18*%
X133984880Y-90721946D03*
%TO.P,U2,20,PIO20*%
%TO.N,unconnected-(U2-Pad20)*%
X133984880Y-88181946D03*
%TO.P,U2,21,PIO21*%
%TO.N,unconnected-(U2-Pad21)*%
X133984880Y-85641946D03*
%TO.P,U2,22,PIO22*%
%TO.N,GL_TRIG2*%
X133984880Y-83101946D03*
%TO.P,U2,23,PIO23*%
%TO.N,GL_HVPULSE*%
X133984880Y-80561946D03*
%TO.P,U2,24,VU*%
%TO.N,Net-(FB1-Pad2)*%
X133984880Y-78021946D03*
%TO.P,U2,25,GND*%
%TO.N,GND*%
X118744880Y-78021946D03*
%TO.P,U2,26,PIO26*%
%TO.N,RPI_GP0*%
X118744880Y-80561946D03*
%TO.P,U2,27,PIO27*%
%TO.N,RPI_GP1*%
X118744880Y-83101946D03*
%TO.P,U2,28,PIO28*%
%TO.N,FPGA_3*%
X118744880Y-85641946D03*
%TO.P,U2,29,PIO29*%
%TO.N,FPGA_4*%
X118744880Y-88181946D03*
%TO.P,U2,30,PIO30*%
%TO.N,unconnected-(U2-Pad30)*%
X118744880Y-90721946D03*
%TO.P,U2,31,PIO31*%
%TO.N,unconnected-(U2-Pad31)*%
X118744880Y-93261946D03*
%TO.P,U2,32,PIO32*%
%TO.N,unconnected-(U2-Pad32)*%
X118744880Y-95801946D03*
%TO.P,U2,33,PIO33*%
%TO.N,unconnected-(U2-Pad33)*%
X118744880Y-98341946D03*
%TO.P,U2,34,PIO34*%
%TO.N,unconnected-(U2-Pad34)*%
X118744880Y-100881946D03*
%TO.P,U2,35,PIO35*%
%TO.N,unconnected-(U2-Pad35)*%
X118744880Y-103421946D03*
%TO.P,U2,36,PIO36*%
%TO.N,unconnected-(U2-Pad36)*%
X118744880Y-105961946D03*
%TO.P,U2,37,PIO37*%
%TO.N,unconnected-(U2-Pad37)*%
X118744880Y-108501946D03*
%TO.P,U2,38,PIO38*%
%TO.N,unconnected-(U2-Pad38)*%
X118744880Y-111041946D03*
%TO.P,U2,39,PIO39*%
%TO.N,unconnected-(U2-Pad39)*%
X118744880Y-113581946D03*
%TO.P,U2,40,PIO40*%
%TO.N,unconnected-(U2-Pad40)*%
X118744880Y-116121946D03*
%TO.P,U2,41,PIO41*%
%TO.N,unconnected-(U2-Pad41)*%
X118744880Y-118661946D03*
%TO.P,U2,42,PIO42*%
%TO.N,unconnected-(U2-Pad42)*%
X118744880Y-121201946D03*
%TO.P,U2,43,PIO43*%
%TO.N,unconnected-(U2-Pad43)*%
X118744880Y-123741946D03*
%TO.P,U2,44,PIO44*%
%TO.N,unconnected-(U2-Pad44)*%
X118744880Y-126281946D03*
%TO.P,U2,45,PIO45*%
%TO.N,unconnected-(U2-Pad45)*%
X118744880Y-128821946D03*
%TO.P,U2,46,PIO46*%
%TO.N,unconnected-(U2-Pad46)*%
X118744880Y-131361946D03*
%TO.P,U2,47,PIO47*%
%TO.N,GL_GATE*%
X118744880Y-133901946D03*
%TO.P,U2,48,PIO48*%
%TO.N,TRIG_IN*%
X118744880Y-136441946D03*
%TD*%
D10*
%TO.P,J_TRIG2,1,In*%
%TO.N,GL_TRIG2*%
X154940000Y-73538000D03*
D11*
%TO.P,J_TRIG2,2,Ext*%
%TO.N,GND*%
X152387300Y-70985300D03*
%TO.P,J_TRIG2,3*%
X152387300Y-76090704D03*
%TO.P,J_TRIG2,4*%
X157492700Y-76090704D03*
%TO.P,J_TRIG2,5*%
X157492700Y-70985304D03*
%TD*%
D20*
%TO.P,U3,1,Y1*%
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X200034888Y-99601938D03*
%TO.P,U3,2,Y0*%
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X200034880Y-102141946D03*
%TO.P,U3,3,Z1*%
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X200034880Y-104681946D03*
%TO.P,U3,4,Z*%
%TO.N,Z_OUT*%
X200034880Y-107221946D03*
%TO.P,U3,5,Z0*%
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X200034880Y-109761946D03*
%TO.P,U3,6,ENABLE*%
%TO.N,MAX4619_EN*%
X200034880Y-112301946D03*
%TO.P,U3,7,NC*%
%TO.N,unconnected-(U3-Pad7)*%
X200034880Y-114841946D03*
%TO.P,U3,8,GND*%
%TO.N,GND*%
X200034880Y-117381946D03*
%TO.P,U3,9,C*%
%TO.N,MAX4619_C*%
X207654880Y-117381946D03*
%TO.P,U3,10,B*%
%TO.N,MAX4619_B*%
X207654880Y-114841946D03*
%TO.P,U3,11,A*%
%TO.N,MAX4619_A*%
X207654880Y-112301946D03*
%TO.P,U3,12,X0*%
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X207654880Y-109761946D03*
%TO.P,U3,13,X1*%
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X207654880Y-107221946D03*
%TO.P,U3,14,X*%
%TO.N,X_OUT*%
X207654880Y-104681946D03*
%TO.P,U3,15,Y*%
%TO.N,Y_OUT*%
X207654880Y-102141946D03*
%TO.P,U3,16,VCC*%
%TO.N,VCC_3V3_ALWAYS*%
X207654880Y-99601946D03*
%TD*%
D21*
%TO.P,U1,1,UART0_TX/I2C0_SDA/SPI0_RX/GP0*%
%TO.N,RPI_GP0*%
X92134166Y-78026946D03*
D20*
%TO.P,U1,2,UART0_RX/I2C0_SCL/GPI0_CSn/GP1*%
%TO.N,RPI_GP1*%
X92134166Y-80566946D03*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X92134166Y-83106946D03*
%TO.P,U1,4,I2C1_SDA/SPI0_SCK/GP2*%
%TO.N,RPI_GP2*%
X92134166Y-85646946D03*
%TO.P,U1,5,I2C1_SCL/SPI0_TX/GP3*%
%TO.N,RPI_GP3*%
X92134166Y-88186946D03*
%TO.P,U1,6,UART1_TX/I2C0_SDA/SPI0_RX/GP4*%
%TO.N,RPI_GP4*%
X92134166Y-90726946D03*
%TO.P,U1,7,UART1_RX/I2C0_SCL/SPI0_CSn/GP5*%
%TO.N,RPI_GP5*%
X92134166Y-93266946D03*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X92134166Y-95806946D03*
%TO.P,U1,9,I2C1_SDA/SPI0_SCK/GP6*%
%TO.N,RPI_GP6*%
X92134166Y-98346946D03*
%TO.P,U1,10,I2C1_SCL/SPI0_TX/GP7*%
%TO.N,RPI_GP7*%
X92134166Y-100886946D03*
%TO.P,U1,11,UART1_TX/I2C0_SDA/SPI1_RX/GP8*%
%TO.N,RPI_GP8*%
X92134166Y-103426946D03*
%TO.P,U1,12,UART1_RX/I2C0_SCL/SPI1_CSn/GP9*%
%TO.N,RPI_GP9*%
X92134166Y-105966946D03*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X92134166Y-108506946D03*
%TO.P,U1,14,I2C1_SDA/SPI1_SCK/GP10*%
%TO.N,RPI_GP10*%
X92134166Y-111046946D03*
%TO.P,U1,15,I2C1_SCL/SPI1_TX/GP11*%
%TO.N,RPI_GP11*%
X92134166Y-113586946D03*
%TO.P,U1,16,UART0_TX/I2C0_SDA/GPI1_RX/GP12*%
%TO.N,RPI_GP12*%
X92134166Y-116126946D03*
%TO.P,U1,17,UART0_RX/I2C0_SCL/SPI1_CSn/GP13*%
%TO.N,RPI_GP13*%
X92134166Y-118666946D03*
%TO.P,U1,18,GND*%
%TO.N,GND*%
X92134166Y-121206946D03*
%TO.P,U1,19,I2C1_SDA/SPI1_SCK/GP14*%
%TO.N,RPI_GP14*%
X92134166Y-123746946D03*
%TO.P,U1,20,I2C1_SCL/SPI1_TX/GP15*%
%TO.N,RPI_GP15*%
X92134166Y-126286946D03*
%TO.P,U1,21,UART0_TX/I2C0_SDA/SPI0_RX/GP16*%
%TO.N,RPI_GP16*%
X109914166Y-126286946D03*
%TO.P,U1,22,UART0_RX/I2C0_SCL/SPI0_CSn/GP17*%
%TO.N,RPI_GP17*%
X109914166Y-123746946D03*
%TO.P,U1,23,GND*%
%TO.N,GND*%
X109914166Y-121206946D03*
%TO.P,U1,24,I2C1_SDA/SPI0_SCK/GP18*%
%TO.N,unconnected-(U1-Pad24)*%
X109914166Y-118666946D03*
%TO.P,U1,25,I2C1_SCL/SPI0_TX/GP19*%
%TO.N,unconnected-(U1-Pad25)*%
X109914166Y-116126946D03*
%TO.P,U1,26,I2C0_SDA/GP20*%
%TO.N,unconnected-(U1-Pad26)*%
X109914166Y-113586946D03*
%TO.P,U1,27,I2C0_SCL/GP21*%
%TO.N,FPGA_4*%
X109914166Y-111046946D03*
%TO.P,U1,28,GND*%
%TO.N,unconnected-(U1-Pad28)*%
X109914166Y-108506946D03*
%TO.P,U1,29,GP22*%
%TO.N,FPGA_3*%
X109914166Y-105966946D03*
%TO.P,U1,30,RUN*%
%TO.N,unconnected-(U1-Pad30)*%
X109914166Y-103426946D03*
%TO.P,U1,31,I2C1_SDA/ADC0/GP26*%
%TO.N,Net-(TP2-Pad1)*%
X109914166Y-100886946D03*
%TO.P,U1,32,I2C1_SCL/ADC1/GP27*%
%TO.N,Net-(TP1-Pad1)*%
X109914166Y-98346946D03*
%TO.P,U1,33,AGND/GND*%
%TO.N,unconnected-(U1-Pad33)*%
X109914166Y-95806946D03*
%TO.P,U1,34,ADC2/GP28*%
%TO.N,unconnected-(U1-Pad34)*%
X109914166Y-93266946D03*
%TO.P,U1,35,ADC_VREF*%
%TO.N,unconnected-(U1-Pad35)*%
X109914166Y-90726946D03*
%TO.P,U1,36,3V3OUT*%
%TO.N,unconnected-(U1-Pad36)*%
X109914166Y-88186946D03*
%TO.P,U1,37,3V3_EN*%
%TO.N,unconnected-(U1-Pad37)*%
X109914166Y-85646946D03*
%TO.P,U1,38,GND*%
%TO.N,GND*%
X109914166Y-83106946D03*
%TO.P,U1,39,VSYS*%
%TO.N,Net-(JP2-Pad1)*%
X109914166Y-80566946D03*
%TO.P,U1,40,VBUS*%
%TO.N,unconnected-(U1-Pad40)*%
X109914166Y-78026946D03*
%TD*%
D22*
%TO.P,J1,1*%
%TO.N,VCC*%
X96804890Y-135484438D03*
D23*
%TO.P,J1,2*%
%TO.N,GND*%
X89184890Y-135484438D03*
D24*
%TO.P,J1,3*%
%TO.N,N/C*%
X93804892Y-140184442D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X89534879Y-145331946D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,GND*%
X217349870Y-118661946D03*
D13*
%TO.P,J3,2,Pin_2*%
%TO.N,HS2_OUT*%
X217349880Y-121201946D03*
%TO.P,J3,3,Pin_3*%
%TO.N,GND*%
X217349880Y-123741946D03*
%TD*%
D12*
%TO.P,PINS_Y_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X191134880Y-108501946D03*
D13*
%TO.P,PINS_Y_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X191134880Y-105961946D03*
%TD*%
D16*
%TO.P,SMA_Z1,2,Ext*%
%TO.N,GND*%
X221984880Y-111994446D03*
D15*
X224969880Y-105009446D03*
X224969880Y-111994446D03*
D17*
X222429880Y-105009446D03*
D16*
X221984880Y-105009446D03*
D17*
X222429880Y-111994446D03*
%TD*%
D15*
%TO.P,SMA_X1,2,Ext*%
%TO.N,GND*%
X224969880Y-86594446D03*
D17*
X222429880Y-86594446D03*
X222429880Y-79609446D03*
D16*
X221984880Y-86594446D03*
X221984880Y-79609446D03*
D15*
X224969880Y-79609446D03*
%TD*%
D12*
%TO.P,PINS_X_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X191134880Y-95801946D03*
D13*
%TO.P,PINS_X_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X191134880Y-98341946D03*
%TD*%
D25*
%TO.N,GND*%
X161924880Y-105961946D03*
X141604880Y-98341946D03*
X179704880Y-118661946D03*
X179769166Y-128821946D03*
X179704880Y-108501946D03*
X161924880Y-126281946D03*
X179704880Y-98341946D03*
X141604880Y-108501946D03*
X179704880Y-88181946D03*
X207644880Y-128821946D03*
X141604880Y-118661946D03*
X141604880Y-128821946D03*
X108584880Y-141521946D03*
X161924880Y-85641946D03*
X141604880Y-88181946D03*
X161924880Y-95801946D03*
X161924880Y-116121946D03*
%TO.N,VCC*%
X108584880Y-138981946D03*
%TO.N,VCC_3V3_ALWAYS*%
X207644880Y-85641946D03*
X210184880Y-95801946D03*
%TO.N,MAX4619_EN*%
X202564880Y-95801946D03*
%TO.N,RPI_GP7*%
X137859166Y-111041946D03*
%TO.N,VCC_SWITCHED*%
X164464880Y-136441946D03*
X141604880Y-113581946D03*
X141604880Y-123741946D03*
X141604880Y-93261946D03*
X141604880Y-103421946D03*
X194944880Y-90721946D03*
X141604880Y-83101946D03*
%TD*%
D26*
%TO.N,GND*%
X217349880Y-98341946D02*
X216713902Y-98341946D01*
X215989391Y-107777435D02*
X215989391Y-99066457D01*
X217349880Y-123741946D02*
X215989391Y-125102435D01*
X217349880Y-85641946D02*
X215989391Y-87002435D01*
X215989391Y-135717435D02*
X215989391Y-133177435D01*
X217349870Y-118661946D02*
X215989391Y-120022425D01*
X217349880Y-136441946D02*
X216713902Y-136441946D01*
X217349880Y-111041946D02*
X216713902Y-111041946D01*
X215989391Y-94622425D02*
X215989391Y-95077435D01*
X215989391Y-87002435D02*
X215989391Y-87457435D01*
X216713902Y-98341946D02*
X215989391Y-99066457D01*
X215989391Y-120022425D02*
X215989391Y-120477435D01*
X215989391Y-95077435D02*
X215989391Y-87457435D01*
X215989391Y-133177435D02*
X215989391Y-125557435D01*
X216713902Y-136441946D02*
X215989391Y-135717435D01*
X215989391Y-81922425D02*
X217349870Y-80561946D01*
X215989391Y-107322425D02*
X215989391Y-107777435D01*
X212724880Y-138981946D02*
X215989391Y-135717435D01*
X215989391Y-132722425D02*
X215989391Y-133177435D01*
X215989391Y-87457435D02*
X215989391Y-81922425D01*
X215989391Y-125102435D02*
X215989391Y-125557435D01*
X215989391Y-99066457D02*
X215989391Y-95077435D01*
X217349870Y-93261946D02*
X215989391Y-94622425D01*
X217349870Y-131361946D02*
X215989391Y-132722425D01*
X210184880Y-138981946D02*
X212724880Y-138981946D01*
X216713902Y-111041946D02*
X215989391Y-111766457D01*
X215989391Y-125557435D02*
X215989391Y-120477435D01*
X217349870Y-105961946D02*
X215989391Y-107322425D01*
X215989391Y-120477435D02*
X215989391Y-111766457D01*
X215989391Y-111766457D02*
X215989391Y-107777435D01*
%TO.N,MAX4619_EN*%
X202564880Y-109771946D02*
X202564880Y-95801946D01*
X200034880Y-112301946D02*
X202564880Y-109771946D01*
%TO.N,FPGA_GPIO_16*%
X133984880Y-95801946D02*
X138214286Y-91572540D01*
X186474286Y-91572540D02*
X200024880Y-78021946D01*
X138214286Y-91572540D02*
X186474286Y-91572540D01*
%TO.N,FPGA_GPIO_17*%
X185204286Y-90302540D02*
X136944286Y-90302540D01*
X197484880Y-78021946D02*
X185204286Y-90302540D01*
X136944286Y-90302540D02*
X133984880Y-93261946D01*
%TO.N,FPGA_GPIO_18*%
X189014286Y-83952540D02*
X194944880Y-78021946D01*
X133984880Y-90721946D02*
X140754286Y-83952540D01*
X140754286Y-83952540D02*
X189014286Y-83952540D01*
%TO.N,RPI_GP1*%
X97154880Y-81831946D02*
X117474880Y-81831946D01*
X95884880Y-80561946D02*
X97154880Y-81831946D01*
X117474880Y-81831946D02*
X118744880Y-83101946D01*
X90869166Y-80561946D02*
X95884880Y-80561946D01*
%TO.N,RPI_GP2*%
X183028381Y-105866457D02*
X178043872Y-100881948D01*
X205104880Y-138981946D02*
X205104880Y-126281948D01*
X135975193Y-100881948D02*
X134850671Y-99757426D01*
X94619878Y-85646946D02*
X92134166Y-85646946D01*
X134850671Y-99757426D02*
X108730358Y-99757426D01*
X184689389Y-105866457D02*
X183028381Y-105866457D01*
X178043872Y-100881948D02*
X135975193Y-100881948D01*
X108730358Y-99757426D02*
X94619878Y-85646946D01*
X205104880Y-126281948D02*
X184689389Y-105866457D01*
%TO.N,RPI_GP3*%
X93985598Y-88186946D02*
X107950598Y-102151946D01*
X193579389Y-117296457D02*
X202564880Y-126281948D01*
X165734880Y-102151946D02*
X167037023Y-103454089D01*
X178076013Y-103454089D02*
X183028381Y-108406457D01*
X202564880Y-126281948D02*
X202564880Y-138981946D01*
X189960369Y-114365447D02*
X189960369Y-116608445D01*
X107950598Y-102151946D02*
X165734880Y-102151946D01*
X92134166Y-88186946D02*
X93985598Y-88186946D01*
X183028381Y-108406457D02*
X184001379Y-108406457D01*
X167037023Y-103454089D02*
X178076013Y-103454089D01*
X189960369Y-116608445D02*
X190648381Y-117296457D01*
X190648381Y-117296457D02*
X193579389Y-117296457D01*
X184001379Y-108406457D02*
X189960369Y-114365447D01*
%TO.N,RPI_GP4*%
X191039389Y-119836457D02*
X200024880Y-128821948D01*
X176040358Y-106498434D02*
X189378381Y-119836457D01*
X106244646Y-104837426D02*
X176040358Y-104837426D01*
X92134166Y-90726946D02*
X106244646Y-104837426D01*
X176040358Y-104837426D02*
X176040358Y-106498434D01*
X200024880Y-128821948D02*
X200024880Y-138981946D01*
X189378381Y-119836457D02*
X191039389Y-119836457D01*
%TO.N,RPI_GP5*%
X197484880Y-135225676D02*
X197484880Y-138981946D01*
X169345670Y-107086466D02*
X169340670Y-107091466D01*
X105958686Y-107091466D02*
X92134166Y-93266946D01*
X169340670Y-107091466D02*
X105958686Y-107091466D01*
X169345670Y-107086466D02*
X197484880Y-135225676D01*
%TO.N,RPI_GP6*%
X193699898Y-133926966D02*
X194944880Y-135171948D01*
X93377022Y-98346946D02*
X104661542Y-109631466D01*
X194944880Y-135171948D02*
X194944880Y-138981946D01*
X169404398Y-109631466D02*
X188569860Y-128796928D01*
X104661542Y-109631466D02*
X169404398Y-109631466D01*
X92134166Y-98346946D02*
X93377022Y-98346946D01*
X188678243Y-133926966D02*
X193699898Y-133926966D01*
X188569860Y-128796928D02*
X188569860Y-133818583D01*
X188569860Y-133818583D02*
X188678243Y-133926966D01*
%TO.N,RPI_GP7*%
X190339418Y-134376486D02*
X192404880Y-136441948D01*
X188120340Y-134004781D02*
X188492046Y-134376486D01*
X188120340Y-132157408D02*
X188120340Y-134004781D01*
X192404880Y-136441948D02*
X192404880Y-138981946D01*
X167004878Y-111041946D02*
X188120340Y-132157408D01*
X188492046Y-134376486D02*
X190339418Y-134376486D01*
X137859166Y-111041946D02*
X167004878Y-111041946D01*
%TO.N,RPI_GP8*%
X101019166Y-112311946D02*
X92134166Y-103426946D01*
X189864880Y-138981946D02*
X189864880Y-137077664D01*
X165099162Y-112311946D02*
X101019166Y-112311946D01*
X189864880Y-137077664D02*
X165099162Y-112311946D01*
%TO.N,RPI_GP9*%
X187324880Y-138981946D02*
X163054400Y-114711466D01*
X100878686Y-114711466D02*
X92134166Y-105966946D01*
X163054400Y-114711466D02*
X100878686Y-114711466D01*
%TO.N,RPI_GP10*%
X98338686Y-117251466D02*
X92134166Y-111046946D01*
X184784880Y-138981946D02*
X163054400Y-117251466D01*
X163054400Y-117251466D02*
X98338686Y-117251466D01*
%TO.N,RPI_GP11*%
X165589400Y-122326466D02*
X165584400Y-122331466D01*
X165589400Y-122326466D02*
X182244880Y-138981946D01*
X165584400Y-122331466D02*
X100878686Y-122331466D01*
X100878686Y-122331466D02*
X92134166Y-113586946D01*
%TO.N,RPI_GP12*%
X92134166Y-116126946D02*
X101051309Y-125044089D01*
X165767023Y-125044089D02*
X179704880Y-138981946D01*
X101051309Y-125044089D02*
X165767023Y-125044089D01*
%TO.N,RPI_GP13*%
X98424880Y-124957660D02*
X98424880Y-125011948D01*
X92134166Y-118666946D02*
X98424880Y-124957660D01*
X98424880Y-125011948D02*
X100824398Y-127411466D01*
X100824398Y-127411466D02*
X134845671Y-127411466D01*
X163676543Y-125493609D02*
X177164880Y-138981946D01*
X135509400Y-126747737D02*
X135509400Y-125816155D01*
X135186854Y-125493609D02*
X163676543Y-125493609D01*
X134845671Y-127411466D02*
X135509400Y-126747737D01*
X135509400Y-125816155D02*
X135186854Y-125493609D01*
%TO.N,RPI_GP14*%
X94614880Y-123746946D02*
X95879882Y-125011948D01*
X92134166Y-123746946D02*
X94614880Y-123746946D01*
X95917023Y-125044090D02*
X100819399Y-129946466D01*
X165589400Y-129946466D02*
X174624880Y-138981946D01*
X100819399Y-129946466D02*
X165589400Y-129946466D01*
%TO.N,RPI_GP15*%
X99549398Y-132486466D02*
X93349878Y-126286946D01*
X93349878Y-126286946D02*
X92134166Y-126286946D01*
X172084880Y-138981946D02*
X165589400Y-132486466D01*
X165589400Y-132486466D02*
X99549398Y-132486466D01*
%TO.N,VCC_SWITCHED*%
X164464880Y-136441946D02*
X164464880Y-138981946D01*
%TD*%
M02*
