<profile>

<section name = "Vivado HLS Report for 'int_div3'" level="0">
<item name = "Date">Mon Jul 23 16:09:39 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">fir_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.832</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 13104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 15</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="int_div3_mux_646_bkb_U1">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U2">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U3">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U4">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U5">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U6">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U7">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U8">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U9">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U10">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U11">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U12">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U13">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U14">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U15">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U16">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U17">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U18">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U19">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U20">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U21">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U22">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U23">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U24">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U25">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U26">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U27">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U28">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U29">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U30">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U31">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U32">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U33">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U34">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U35">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U36">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U37">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U38">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U39">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U40">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U41">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U42">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U43">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U44">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U45">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U46">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U47">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
<column name="int_div3_mux_646_bkb_U48">int_div3_mux_646_bkb, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_V_i1_i1_reg_6749">1, 0, 1, 0</column>
<column name="agg_result_V_i1_i2_reg_6779">1, 0, 1, 0</column>
<column name="agg_result_V_i1_i8_reg_6729">1, 0, 1, 0</column>
<column name="agg_result_V_i1_i_reg_6709">1, 0, 1, 0</column>
<column name="agg_result_V_i2_i2_reg_6759">1, 0, 1, 0</column>
<column name="agg_result_V_i4_i1_reg_6734">1, 0, 1, 0</column>
<column name="agg_result_V_i4_i2_reg_6764">1, 0, 1, 0</column>
<column name="agg_result_V_i4_i5_reg_6714">1, 0, 1, 0</column>
<column name="agg_result_V_i4_i_reg_6694">1, 0, 1, 0</column>
<column name="agg_result_V_i6_i1_reg_6739">1, 0, 1, 0</column>
<column name="agg_result_V_i6_i2_reg_6769">1, 0, 1, 0</column>
<column name="agg_result_V_i6_i6_reg_6719">1, 0, 1, 0</column>
<column name="agg_result_V_i6_i_reg_6699">1, 0, 1, 0</column>
<column name="agg_result_V_i8_i1_reg_6744">1, 0, 1, 0</column>
<column name="agg_result_V_i8_i2_reg_6774">1, 0, 1, 0</column>
<column name="agg_result_V_i8_i7_reg_6724">1, 0, 1, 0</column>
<column name="agg_result_V_i8_i_reg_6704">1, 0, 1, 0</column>
<column name="agg_result_V_i_i3_reg_6754">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="p_Repl2_4_reg_6784">4, 0, 4, 0</column>
<column name="p_Repl2_5_reg_6789">4, 0, 4, 0</column>
<column name="p_Repl2_6_reg_6794">4, 0, 4, 0</column>
<column name="p_Repl2_7_reg_6799">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, int_div3, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, int_div3, return value</column>
<column name="in_r">in, 32, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.83</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in'">read, 0.00, 0.00, -, -, -, wire, read, &apos;in_r&apos;, -, -, -, -, -</column>
<column name="'__Repl2__', int_div3.cpp:960">partselect, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">mux, 1.96, 1.96, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">bitconcatenate, 0.00, 1.96, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i2', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">mux, 1.96, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">bitconcatenate, 0.00, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i1', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">mux, 1.96, 5.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Result__', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">bitconcatenate, 0.00, 5.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'agg_result_V_i_i3', int_div3.cpp:18->int_div3.cpp:939->int_div3.cpp:961">mux, 1.96, 7.83, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
