Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 27 15:56:37 2022
| Host         : DESKTOP-FMTOP29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_arty_s7_50_timing_summary_routed.rpt -pb top_arty_s7_50_timing_summary_routed.pb -rpx top_arty_s7_50_timing_summary_routed.rpx -warn_on_violation
| Design       : top_arty_s7_50
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.790        0.000                      0                  634        0.060        0.000                      0                  634        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.790        0.000                      0                  634        0.060        0.000                      0                  634        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 TOP/UART/TX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.201ns (34.839%)  route 4.117ns (65.161%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.622     4.539    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419     4.958 r  TOP/UART/TX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.737     5.695    TOP/UART/TX_FIFO/index_reg[1]__0_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.299     5.994 r  TOP/UART/TX_FIFO/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.994    TOP/UART/TX_FIFO/count0_carry_i_3__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.527 r  TOP/UART/TX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    TOP/UART/TX_FIFO/count0_carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.644 r  TOP/UART/TX_FIFO/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.644    TOP/UART/TX_FIFO/count0_carry__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.900 r  TOP/UART/TX_FIFO/count0_carry__1/O[2]
                         net (fo=3, routed)           0.843     7.743    TOP/UART/TX_FIFO/count[10]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.301     8.044 r  TOP/UART/TX_FIFO/ram_reg_i_14/O
                         net (fo=3, routed)           0.694     8.738    TOP/UART/TX_FIFO/ram_reg_i_14_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  TOP/UART/TX_FIFO/index[10]__0_i_1__0/O
                         net (fo=23, routed)          1.108     9.970    TOP/UART/TX_FIFO/index[10]__0_i_1__0_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.152    10.122 r  TOP/UART/TX_FIFO/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.735    10.857    TOP/UART/TX_FIFO/ram_reg_i_9__0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.476    14.243    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.473    
                         clock uncertainty           -0.035    14.437    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.790    13.647    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 TOP/UART/TX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 2.173ns (34.660%)  route 4.096ns (65.340%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.622     4.539    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419     4.958 r  TOP/UART/TX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.737     5.695    TOP/UART/TX_FIFO/index_reg[1]__0_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.299     5.994 r  TOP/UART/TX_FIFO/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.994    TOP/UART/TX_FIFO/count0_carry_i_3__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.527 r  TOP/UART/TX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    TOP/UART/TX_FIFO/count0_carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.644 r  TOP/UART/TX_FIFO/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.644    TOP/UART/TX_FIFO/count0_carry__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.900 r  TOP/UART/TX_FIFO/count0_carry__1/O[2]
                         net (fo=3, routed)           0.843     7.743    TOP/UART/TX_FIFO/count[10]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.301     8.044 r  TOP/UART/TX_FIFO/ram_reg_i_14/O
                         net (fo=3, routed)           0.694     8.738    TOP/UART/TX_FIFO/ram_reg_i_14_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  TOP/UART/TX_FIFO/index[10]__0_i_1__0/O
                         net (fo=23, routed)          1.108     9.970    TOP/UART/TX_FIFO/index[10]__0_i_1__0_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.094 r  TOP/UART/TX_FIFO/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.714    10.809    TOP/UART/TX_FIFO/ram_reg_i_10__0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.476    14.243    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.473    
                         clock uncertainty           -0.035    14.437    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    13.871    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 TOP/UART/TX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.169ns (36.093%)  route 3.840ns (63.907%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.622     4.539    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419     4.958 r  TOP/UART/TX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.737     5.695    TOP/UART/TX_FIFO/index_reg[1]__0_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.299     5.994 r  TOP/UART/TX_FIFO/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.994    TOP/UART/TX_FIFO/count0_carry_i_3__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.527 r  TOP/UART/TX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    TOP/UART/TX_FIFO/count0_carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.644 r  TOP/UART/TX_FIFO/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.644    TOP/UART/TX_FIFO/count0_carry__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.900 r  TOP/UART/TX_FIFO/count0_carry__1/O[2]
                         net (fo=3, routed)           0.843     7.743    TOP/UART/TX_FIFO/count[10]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.301     8.044 r  TOP/UART/TX_FIFO/ram_reg_i_14/O
                         net (fo=3, routed)           0.694     8.738    TOP/UART/TX_FIFO/ram_reg_i_14_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  TOP/UART/TX_FIFO/index[10]__0_i_1__0/O
                         net (fo=23, routed)          0.695     9.558    TOP/UART/TX_FIFO/index[10]__0_i_1__0_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I0_O)        0.120     9.678 r  TOP/UART/TX_FIFO/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.871    10.549    TOP/UART/TX_FIFO/ram_reg_i_11__0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.476    14.243    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.473    
                         clock uncertainty           -0.035    14.437    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.769    13.668    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 TOP/UART/TX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.202ns (36.789%)  route 3.784ns (63.211%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.622     4.539    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419     4.958 r  TOP/UART/TX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.737     5.695    TOP/UART/TX_FIFO/index_reg[1]__0_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.299     5.994 r  TOP/UART/TX_FIFO/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.994    TOP/UART/TX_FIFO/count0_carry_i_3__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.527 r  TOP/UART/TX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    TOP/UART/TX_FIFO/count0_carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.644 r  TOP/UART/TX_FIFO/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.644    TOP/UART/TX_FIFO/count0_carry__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.900 r  TOP/UART/TX_FIFO/count0_carry__1/O[2]
                         net (fo=3, routed)           0.843     7.743    TOP/UART/TX_FIFO/count[10]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.301     8.044 r  TOP/UART/TX_FIFO/ram_reg_i_14/O
                         net (fo=3, routed)           0.694     8.738    TOP/UART/TX_FIFO/ram_reg_i_14_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  TOP/UART/TX_FIFO/index[10]__0_i_1__0/O
                         net (fo=23, routed)          0.837     9.700    TOP/UART/TX_FIFO/index[10]__0_i_1__0_n_0
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.153     9.853 r  TOP/UART/TX_FIFO/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.672    10.525    TOP/UART/TX_FIFO/ram_reg_i_5__0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.476    14.243    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.473    
                         clock uncertainty           -0.035    14.437    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    13.668    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 TOP/UART/RX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.871ns (31.119%)  route 4.141ns (68.881%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.564     4.481    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     4.900 r  TOP/UART/RX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.499     5.400    TOP/UART/RX_FIFO/index[1]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.299     5.699 r  TOP/UART/RX_FIFO/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.699    TOP/UART/RX_FIFO/count0_carry_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.277 r  TOP/UART/RX_FIFO/count0_carry/O[2]
                         net (fo=4, routed)           1.062     7.339    TOP/UART/RX_FIFO/count[2]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.640 r  TOP/UART/RX_FIFO/ram_reg_i_18/O
                         net (fo=2, routed)           0.808     8.448    TOP/UART/RX_FIFO/ram_reg_i_18_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.572 r  TOP/UART/RX_FIFO/ram_reg_i_13/O
                         net (fo=28, routed)          1.135     9.707    TOP/UART/RX_FIFO/index[10]__0_i_1_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.857 r  TOP/UART/RX_FIFO/ram_reg_i_6/O
                         net (fo=1, routed)           0.637    10.494    TOP/UART/RX_FIFO/ram_reg_i_6_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.486    14.253    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.483    
                         clock uncertainty           -0.035    14.447    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.797    13.650    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.650    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 TOP/UART/RX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.845ns (29.867%)  route 4.332ns (70.133%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.564     4.481    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     4.900 r  TOP/UART/RX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.499     5.400    TOP/UART/RX_FIFO/index[1]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.299     5.699 r  TOP/UART/RX_FIFO/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.699    TOP/UART/RX_FIFO/count0_carry_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.277 r  TOP/UART/RX_FIFO/count0_carry/O[2]
                         net (fo=4, routed)           1.062     7.339    TOP/UART/RX_FIFO/count[2]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.640 r  TOP/UART/RX_FIFO/ram_reg_i_18/O
                         net (fo=2, routed)           0.808     8.448    TOP/UART/RX_FIFO/ram_reg_i_18_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.572 r  TOP/UART/RX_FIFO/ram_reg_i_13/O
                         net (fo=28, routed)          1.093     9.665    TOP/UART/RX_FIFO/index[10]__0_i_1_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I0_O)        0.124     9.789 r  TOP/UART/RX_FIFO/ram_reg_i_3/O
                         net (fo=1, routed)           0.870    10.659    TOP/UART/RX_FIFO/ram_reg_i_3_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.486    14.253    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.483    
                         clock uncertainty           -0.035    14.447    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    13.881    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 TOP/UART/RX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.873ns (31.658%)  route 4.043ns (68.342%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.564     4.481    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     4.900 r  TOP/UART/RX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.499     5.400    TOP/UART/RX_FIFO/index[1]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.299     5.699 r  TOP/UART/RX_FIFO/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.699    TOP/UART/RX_FIFO/count0_carry_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.277 r  TOP/UART/RX_FIFO/count0_carry/O[2]
                         net (fo=4, routed)           1.062     7.339    TOP/UART/RX_FIFO/count[2]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.640 r  TOP/UART/RX_FIFO/ram_reg_i_18/O
                         net (fo=2, routed)           0.808     8.448    TOP/UART/RX_FIFO/ram_reg_i_18_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.572 r  TOP/UART/RX_FIFO/ram_reg_i_13/O
                         net (fo=28, routed)          1.093     9.665    TOP/UART/RX_FIFO/index[10]__0_i_1_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.152     9.817 r  TOP/UART/RX_FIFO/ram_reg_i_4/O
                         net (fo=1, routed)           0.581    10.398    TOP/UART/RX_FIFO/ram_reg_i_4_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.486    14.253    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.483    
                         clock uncertainty           -0.035    14.447    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    13.673    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 TOP/UART/TX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.202ns (37.678%)  route 3.642ns (62.322%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.622     4.539    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419     4.958 r  TOP/UART/TX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.737     5.695    TOP/UART/TX_FIFO/index_reg[1]__0_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.299     5.994 r  TOP/UART/TX_FIFO/count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.994    TOP/UART/TX_FIFO/count0_carry_i_3__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.527 r  TOP/UART/TX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    TOP/UART/TX_FIFO/count0_carry_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.644 r  TOP/UART/TX_FIFO/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.644    TOP/UART/TX_FIFO/count0_carry__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.900 r  TOP/UART/TX_FIFO/count0_carry__1/O[2]
                         net (fo=3, routed)           0.843     7.743    TOP/UART/TX_FIFO/count[10]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.301     8.044 r  TOP/UART/TX_FIFO/ram_reg_i_14/O
                         net (fo=3, routed)           0.694     8.738    TOP/UART/TX_FIFO/ram_reg_i_14_n_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  TOP/UART/TX_FIFO/index[10]__0_i_1__0/O
                         net (fo=23, routed)          0.647     9.509    TOP/UART/TX_FIFO/index[10]__0_i_1__0_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.153     9.662 r  TOP/UART/TX_FIFO/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.721    10.384    TOP/UART/TX_FIFO/ram_reg_i_7__0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.476    14.243    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.473    
                         clock uncertainty           -0.035    14.437    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    13.664    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 TOP/UART/RX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.845ns (30.371%)  route 4.230ns (69.629%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.564     4.481    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     4.900 r  TOP/UART/RX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.499     5.400    TOP/UART/RX_FIFO/index[1]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.299     5.699 r  TOP/UART/RX_FIFO/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.699    TOP/UART/RX_FIFO/count0_carry_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.277 r  TOP/UART/RX_FIFO/count0_carry/O[2]
                         net (fo=4, routed)           1.062     7.339    TOP/UART/RX_FIFO/count[2]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.640 r  TOP/UART/RX_FIFO/ram_reg_i_18/O
                         net (fo=2, routed)           0.808     8.448    TOP/UART/RX_FIFO/ram_reg_i_18_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.572 r  TOP/UART/RX_FIFO/ram_reg_i_13/O
                         net (fo=28, routed)          1.135     9.707    TOP/UART/RX_FIFO/index[10]__0_i_1_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.831 r  TOP/UART/RX_FIFO/ram_reg_i_5/O
                         net (fo=1, routed)           0.725    10.556    TOP/UART/RX_FIFO/ram_reg_i_5_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.486    14.253    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.483    
                         clock uncertainty           -0.035    14.447    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    13.881    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 TOP/UART/RX_FIFO/index_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.838ns (31.483%)  route 4.000ns (68.517%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.564     4.481    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     4.900 r  TOP/UART/RX_FIFO/index_reg[1]__0/Q
                         net (fo=12, routed)          0.499     5.400    TOP/UART/RX_FIFO/index[1]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.299     5.699 r  TOP/UART/RX_FIFO/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.699    TOP/UART/RX_FIFO/count0_carry_i_3_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.277 r  TOP/UART/RX_FIFO/count0_carry/O[2]
                         net (fo=4, routed)           1.062     7.339    TOP/UART/RX_FIFO/count[2]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.640 r  TOP/UART/RX_FIFO/ram_reg_i_18/O
                         net (fo=2, routed)           0.808     8.448    TOP/UART/RX_FIFO/ram_reg_i_18_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.572 r  TOP/UART/RX_FIFO/ram_reg_i_13/O
                         net (fo=28, routed)          0.891     9.463    TOP/UART/RX_FIFO/index[10]__0_i_1_n_0
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.117     9.580 r  TOP/UART/RX_FIFO/ram_reg_i_9/O
                         net (fo=1, routed)           0.739    10.319    TOP/UART/RX_FIFO/ram_reg_i_9_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.486    14.253    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    14.483    
                         clock uncertainty           -0.035    14.447    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.773    13.674    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  3.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  TOP/UART/UART_RX/recv_tdata_reg[4]/Q
                         net (fo=1, routed)           0.106     1.806    TOP/UART/RX_FIFO/Q[4]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  TOP/UART/UART_RX/recv_tdata_reg[5]/Q
                         net (fo=1, routed)           0.106     1.806    TOP/UART/RX_FIFO/Q[5]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  TOP/UART/UART_RX/recv_tdata_reg[6]/Q
                         net (fo=1, routed)           0.106     1.806    TOP/UART/RX_FIFO/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.856%)  route 0.160ns (53.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  TOP/UART/UART_RX/recv_tdata_reg[2]/Q
                         net (fo=1, routed)           0.160     1.837    TOP/UART/RX_FIFO/Q[2]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.856%)  route 0.160ns (53.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  TOP/UART/UART_RX/recv_tdata_reg[3]/Q
                         net (fo=1, routed)           0.160     1.837    TOP/UART/RX_FIFO/Q[3]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.202%)  route 0.185ns (56.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  TOP/UART/UART_RX/recv_tdata_reg[0]/Q
                         net (fo=1, routed)           0.185     1.863    TOP/UART/RX_FIFO/Q[0]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 TOP/UART/UART_RX/recv_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/RX_FIFO/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.047%)  route 0.164ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.560     1.536    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  TOP/UART/UART_RX/recv_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  TOP/UART/UART_RX/recv_tdata_reg[7]/Q
                         net (fo=1, routed)           0.164     1.864    TOP/UART/RX_FIFO/Q[7]
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.869     1.933    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.592    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.747    TOP/UART/RX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 TOP/UART/TX_FIFO/index_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/UART/TX_FIFO/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.579%)  route 0.224ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.556     1.532    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  TOP/UART/TX_FIFO/index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  TOP/UART/TX_FIFO/index_reg[10]/Q
                         net (fo=3, routed)           0.224     1.898    TOP/UART/TX_FIFO/index[10]
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.863     1.927    TOP/UART/TX_FIFO/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  TOP/UART/TX_FIFO/ram_reg/CLKARDCLK
                         clock pessimism             -0.341     1.586    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.769    TOP/UART/TX_FIFO/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP/RESET_SYNC/rst_in_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/RESET_SYNC/rst_in_p2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.583     1.559    TOP/RESET_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  TOP/RESET_SYNC/rst_in_p1_reg/Q
                         net (fo=1, routed)           0.065     1.766    TOP/RESET_SYNC/rst_in_p1
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.852     1.915    TOP/RESET_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p2_reg/C
                         clock pessimism             -0.356     1.559    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.075     1.634    TOP/RESET_SYNC/rst_in_p2_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TOP/I2C_CONTROLLER/byte_to_send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOP/I2C_CONTROLLER/byte_to_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.561     1.537    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  TOP/I2C_CONTROLLER/byte_to_send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  TOP/I2C_CONTROLLER/byte_to_send_reg[1]/Q
                         net (fo=1, routed)           0.087     1.765    TOP/I2C_CONTROLLER/byte_to_send_reg_n_0_[1]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  TOP/I2C_CONTROLLER/byte_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    TOP/I2C_CONTROLLER/byte_to_send[2]
    SLICE_X8Y16          FDRE                                         r  TOP/I2C_CONTROLLER/byte_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.829     1.892    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  TOP/I2C_CONTROLLER/byte_to_send_reg[2]/C
                         clock pessimism             -0.342     1.550    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     1.670    TOP/I2C_CONTROLLER/byte_to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6    TOP/UART/RX_FIFO/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8    TOP/UART/TX_FIFO/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    TOP/UART/RX_FIFO/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    TOP/UART/TX_FIFO/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19    jc_3_IOBUF_inst_i_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y16    TOP/I2C_CONTROLLER/byte_to_send_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19    jc_3_IOBUF_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19    jc_3_IOBUF_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    TOP/I2C_CONTROLLER/byte_to_send_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    TOP/I2C_CONTROLLER/byte_to_send_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19    jc_3_IOBUF_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19    jc_3_IOBUF_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y17    TOP/I2C_CONTROLLER/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    TOP/I2C_CONTROLLER/byte_to_send_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    TOP/I2C_CONTROLLER/byte_to_send_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOP/UART/RX_FIFO/index_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.169ns  (logic 5.353ns (47.929%)  route 5.816ns (52.071%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.562     4.479    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  TOP/UART/RX_FIFO/index_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.478     4.957 r  TOP/UART/RX_FIFO/index_reg[3]__0/Q
                         net (fo=8, routed)           0.639     5.596    TOP/UART/RX_FIFO/index[3]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.295     5.891 r  TOP/UART/RX_FIFO/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.891    TOP/UART/RX_FIFO/count0_carry_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.267 r  TOP/UART/RX_FIFO/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.267    TOP/UART/RX_FIFO/count0_carry_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.523 r  TOP/UART/RX_FIFO/count0_carry__0/O[2]
                         net (fo=3, routed)           1.047     7.570    TOP/UART/RX_FIFO/count[6]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.301     7.871 r  TOP/UART/RX_FIFO/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.664     8.535    TOP/UART/RX_FIFO/led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.124     8.659 r  TOP/UART/RX_FIFO/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.466    12.125    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.523    15.648 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.648    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/UART/UART_RX/stop_bit_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 3.981ns (58.278%)  route 2.850ns (41.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.618     4.535    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  TOP/UART/UART_RX/stop_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     4.991 r  TOP/UART/UART_RX/stop_bit_error_reg/Q
                         net (fo=1, routed)           2.850     7.841    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.525    11.366 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.366    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/UART/UART_TX/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 3.932ns (59.213%)  route 2.708ns (40.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.556     4.473    TOP/UART/UART_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  TOP/UART/UART_TX/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDSE (Prop_fdse_C_Q)         0.456     4.929 r  TOP/UART/UART_TX/tx_reg/Q
                         net (fo=1, routed)           2.708     7.638    uart_rxd_out_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476    11.113 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.113    uart_rxd_out
    R12                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jc_3_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 4.116ns (71.714%)  route 1.623ns (28.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.626     4.543    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  jc_3_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.419     4.962 f  jc_3_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           1.623     6.586    jc_3_IOBUF_inst/T
    U18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.697    10.283 r  jc_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.283    jc_3
    U18                                                               r  jc_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/I2C_CONTROLLER/scl_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 3.980ns (69.357%)  route 1.758ns (30.643%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.625     4.542    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDSE                                         r  TOP/I2C_CONTROLLER/scl_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDSE (Prop_fdse_C_Q)         0.456     4.998 f  TOP/I2C_CONTROLLER/scl_i_reg/Q
                         net (fo=2, routed)           1.758     6.757    jc_2_TRI
    U17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.524    10.280 r  jc_2_OBUFT_inst/O
                         net (fo=0)                   0.000    10.280    jc_2
    U17                                                               r  jc_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jc_3_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.600ns  (logic 1.006ns (62.856%)  route 0.594ns (37.144%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.587     1.563    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  jc_3_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.128     1.691 r  jc_3_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           0.594     2.286    jc_3_IOBUF_inst/T
    U18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.164 r  jc_3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.164    jc_3
    U18                                                               r  jc_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/I2C_CONTROLLER/scl_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jc_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 0.965ns (60.152%)  route 0.639ns (39.848%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.586     1.562    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDSE                                         r  TOP/I2C_CONTROLLER/scl_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDSE (Prop_fdse_C_Q)         0.141     1.703 r  TOP/I2C_CONTROLLER/scl_i_reg/Q
                         net (fo=2, routed)           0.639     2.343    jc_2_TRI
    U17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.167 r  jc_2_OBUFT_inst/O
                         net (fo=0)                   0.000     3.167    jc_2
    U17                                                               r  jc_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/UART/UART_TX/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.318ns (61.758%)  route 0.816ns (38.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.557     1.533    TOP/UART/UART_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  TOP/UART/UART_TX/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  TOP/UART/UART_TX/tx_reg/Q
                         net (fo=1, routed)           0.816     2.491    uart_rxd_out_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     3.668 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    uart_rxd_out
    R12                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/UART/UART_RX/stop_bit_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.367ns (62.078%)  route 0.835ns (37.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.582     1.558    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  TOP/UART/UART_RX/stop_bit_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  TOP/UART/UART_RX/stop_bit_error_reg/Q
                         net (fo=1, routed)           0.835     2.534    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.225     3.760 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.760    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOP/UART/RX_FIFO/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.623ns (52.182%)  route 1.487ns (47.817%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.562     1.538    TOP/UART/RX_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  TOP/UART/RX_FIFO/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  TOP/UART/RX_FIFO/index_reg[0]/Q
                         net (fo=10, routed)          0.079     1.758    TOP/UART/RX_FIFO/index_0[0]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  TOP/UART/RX_FIFO/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.803    TOP/UART/RX_FIFO/count0_carry_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.908 r  TOP/UART/RX_FIFO/count0_carry/O[1]
                         net (fo=4, routed)           0.288     2.196    TOP/UART/RX_FIFO/count[1]
    SLICE_X6Y15          LUT5 (Prop_lut5_I3_O)        0.108     2.304 r  TOP/UART/RX_FIFO/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.425    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.224     4.649 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.649    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_rst
                            (input port)
  Destination:            TOP/RESET_SYNC/rst_in_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 1.599ns (35.546%)  route 2.899ns (64.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  ck_rst (IN)
                         net (fo=0)                   0.000     0.000    ck_rst
    C18                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ck_rst_IBUF_inst/O
                         net (fo=1, routed)           2.899     4.374    TOP/RESET_SYNC/ck_rst_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.124     4.498 r  TOP/RESET_SYNC/rst_in_p1_i_1/O
                         net (fo=1, routed)           0.000     4.498    TOP/RESET_SYNC/rst
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.505     4.273    TOP/RESET_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p1_reg/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            TOP/UART/UART_RX/rx_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 1.446ns (49.470%)  route 1.477ns (50.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           1.477     2.924    TOP/UART/UART_RX/rx_sync_reg[2]_0[0]
    SLICE_X2Y18          FDRE                                         r  TOP/UART/UART_RX/rx_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.509     4.277    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  TOP/UART/UART_RX/rx_sync_reg[2]/C

Slack:                    inf
  Source:                 jc_3
                            (input port)
  Destination:            TOP/I2C_CONTROLLER/sda_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 1.452ns (58.776%)  route 1.018ns (41.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  jc_3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jc_3_IOBUF_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  jc_3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.018     2.470    TOP/I2C_CONTROLLER/sda_sampled_reg[0]_0[0]
    SLICE_X4Y20          FDRE                                         r  TOP/I2C_CONTROLLER/sda_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.506     4.274    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  TOP/I2C_CONTROLLER/sda_sampled_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jc_3
                            (input port)
  Destination:            TOP/I2C_CONTROLLER/sda_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.220ns (35.479%)  route 0.400ns (64.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  jc_3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jc_3_IOBUF_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  jc_3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.400     0.621    TOP/I2C_CONTROLLER/sda_sampled_reg[0]_0[0]
    SLICE_X4Y20          FDRE                                         r  TOP/I2C_CONTROLLER/sda_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.853     1.916    TOP/I2C_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  TOP/I2C_CONTROLLER/sda_sampled_reg[0]/C

Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            TOP/UART/UART_RX/rx_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.215ns (27.065%)  route 0.578ns (72.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           0.578     0.793    TOP/UART/UART_RX/rx_sync_reg[2]_0[0]
    SLICE_X2Y18          FDRE                                         r  TOP/UART/UART_RX/rx_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.857     1.920    TOP/UART/UART_RX/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  TOP/UART/UART_RX/rx_sync_reg[2]/C

Slack:                    inf
  Source:                 ck_rst
                            (input port)
  Destination:            TOP/RESET_SYNC/rst_in_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.288ns (19.628%)  route 1.178ns (80.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  ck_rst (IN)
                         net (fo=0)                   0.000     0.000    ck_rst
    C18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  ck_rst_IBUF_inst/O
                         net (fo=1, routed)           1.178     1.421    TOP/RESET_SYNC/ck_rst_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  TOP/RESET_SYNC/rst_in_p1_i_1/O
                         net (fo=1, routed)           0.000     1.466    TOP/RESET_SYNC/rst
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.852     1.915    TOP/RESET_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  TOP/RESET_SYNC/rst_in_p1_reg/C





