FPGA_SLAVE_SERIAL_PROG=CCLK,DATA,DONE,INIT_B,PROGRAM_B
HEADERS=HE[24..0],HN[55..0],HW[52..0]
