
STM32H562RGV6_display_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000901c  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009268  08009268  0000a268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092a8  080092a8  0000b00c  2**0
                  CONTENTS
  4 .ARM          00000008  080092a8  080092a8  0000a2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092b0  080092b0  0000b00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092b0  080092b0  0000a2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092b4  080092b4  0000a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080092b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000000c  080092c4  0000b00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  080092c4  0000b128  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115e4  00000000  00000000  0000b042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001faf  00000000  00000000  0001c626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  0001e5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f3  00000000  00000000  0001f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a01  00000000  00000000  0001fcc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000124d0  00000000  00000000  000226c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00130641  00000000  00000000  00034b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001651d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003670  00000000  00000000  00165218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  00168888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	2000000c 	.word	0x2000000c
 8000268:	00000000 	.word	0x00000000
 800026c:	08009250 	.word	0x08009250

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000010 	.word	0x20000010
 8000288:	08009250 	.word	0x08009250

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295
 800029c:	f04f 30ff 	movne.w	r0, #4294967295
 80002a0:	f000 b97e 	b.w	80005a0 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	460c      	mov	r4, r1
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d14d      	bne.n	8000364 <__udivmoddi4+0xa8>
 80002c8:	428a      	cmp	r2, r1
 80002ca:	460f      	mov	r7, r1
 80002cc:	4684      	mov	ip, r0
 80002ce:	4696      	mov	lr, r2
 80002d0:	fab2 f382 	clz	r3, r2
 80002d4:	d960      	bls.n	8000398 <__udivmoddi4+0xdc>
 80002d6:	b14b      	cbz	r3, 80002ec <__udivmoddi4+0x30>
 80002d8:	fa02 fe03 	lsl.w	lr, r2, r3
 80002dc:	f1c3 0220 	rsb	r2, r3, #32
 80002e0:	409f      	lsls	r7, r3
 80002e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002f0:	fa1f f48e 	uxth.w	r4, lr
 80002f4:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002f8:	fbb7 f1f6 	udiv	r1, r7, r6
 80002fc:	fb06 7711 	mls	r7, r6, r1, r7
 8000300:	fb01 f004 	mul.w	r0, r1, r4
 8000304:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000308:	4290      	cmp	r0, r2
 800030a:	d908      	bls.n	800031e <__udivmoddi4+0x62>
 800030c:	eb1e 0202 	adds.w	r2, lr, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x60>
 8000316:	4290      	cmp	r0, r2
 8000318:	f200 812d 	bhi.w	8000576 <__udivmoddi4+0x2ba>
 800031c:	4639      	mov	r1, r7
 800031e:	1a12      	subs	r2, r2, r0
 8000320:	fa1f fc8c 	uxth.w	ip, ip
 8000324:	fbb2 f0f6 	udiv	r0, r2, r6
 8000328:	fb06 2210 	mls	r2, r6, r0, r2
 800032c:	fb00 f404 	mul.w	r4, r0, r4
 8000330:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000334:	4564      	cmp	r4, ip
 8000336:	d908      	bls.n	800034a <__udivmoddi4+0x8e>
 8000338:	eb1e 0c0c 	adds.w	ip, lr, ip
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x8c>
 8000342:	4564      	cmp	r4, ip
 8000344:	f200 811a 	bhi.w	800057c <__udivmoddi4+0x2c0>
 8000348:	4610      	mov	r0, r2
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	ebac 0c04 	sub.w	ip, ip, r4
 8000352:	2100      	movs	r1, #0
 8000354:	b125      	cbz	r5, 8000360 <__udivmoddi4+0xa4>
 8000356:	fa2c f303 	lsr.w	r3, ip, r3
 800035a:	2200      	movs	r2, #0
 800035c:	e9c5 3200 	strd	r3, r2, [r5]
 8000360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d905      	bls.n	8000374 <__udivmoddi4+0xb8>
 8000368:	b10d      	cbz	r5, 800036e <__udivmoddi4+0xb2>
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	2100      	movs	r1, #0
 8000370:	4608      	mov	r0, r1
 8000372:	e7f5      	b.n	8000360 <__udivmoddi4+0xa4>
 8000374:	fab3 f183 	clz	r1, r3
 8000378:	2900      	cmp	r1, #0
 800037a:	d14d      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037c:	42a3      	cmp	r3, r4
 800037e:	f0c0 80f2 	bcc.w	8000566 <__udivmoddi4+0x2aa>
 8000382:	4290      	cmp	r0, r2
 8000384:	f080 80ef 	bcs.w	8000566 <__udivmoddi4+0x2aa>
 8000388:	4606      	mov	r6, r0
 800038a:	4623      	mov	r3, r4
 800038c:	4608      	mov	r0, r1
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e6      	beq.n	8000360 <__udivmoddi4+0xa4>
 8000392:	e9c5 6300 	strd	r6, r3, [r5]
 8000396:	e7e3      	b.n	8000360 <__udivmoddi4+0xa4>
 8000398:	2b00      	cmp	r3, #0
 800039a:	f040 80a2 	bne.w	80004e2 <__udivmoddi4+0x226>
 800039e:	1a8a      	subs	r2, r1, r2
 80003a0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003a4:	fa1f f68e 	uxth.w	r6, lr
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ae:	fb07 2014 	mls	r0, r7, r4, r2
 80003b2:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb06 f004 	mul.w	r0, r6, r4
 80003be:	4290      	cmp	r0, r2
 80003c0:	d90f      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c2:	eb1e 0202 	adds.w	r2, lr, r2
 80003c6:	f104 38ff 	add.w	r8, r4, #4294967295
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	4290      	cmp	r0, r2
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80c8 	beq.w	8000570 <__udivmoddi4+0x2b4>
 80003e0:	4644      	mov	r4, r8
 80003e2:	1a12      	subs	r2, r2, r0
 80003e4:	fa1f fc8c 	uxth.w	ip, ip
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	fb00 f606 	mul.w	r6, r0, r6
 80003f4:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003f8:	4566      	cmp	r6, ip
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x152>
 80003fc:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x150>
 8000406:	4566      	cmp	r6, ip
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c6>
 800040c:	4610      	mov	r0, r2
 800040e:	ebac 0c06 	sub.w	ip, ip, r6
 8000412:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa04 fe01 	lsl.w	lr, r4, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	fa20 fc06 	lsr.w	ip, r0, r6
 800042a:	40f4      	lsrs	r4, r6
 800042c:	408a      	lsls	r2, r1
 800042e:	431f      	orrs	r7, r3
 8000430:	ea4e 030c 	orr.w	r3, lr, ip
 8000434:	fa00 fe01 	lsl.w	lr, r0, r1
 8000438:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800043c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000440:	fa1f fc87 	uxth.w	ip, r7
 8000444:	fbb4 f0f8 	udiv	r0, r4, r8
 8000448:	fb08 4410 	mls	r4, r8, r0, r4
 800044c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000450:	fb00 f90c 	mul.w	r9, r0, ip
 8000454:	45a1      	cmp	r9, r4
 8000456:	d90e      	bls.n	8000476 <__udivmoddi4+0x1ba>
 8000458:	193c      	adds	r4, r7, r4
 800045a:	f100 3aff 	add.w	sl, r0, #4294967295
 800045e:	bf2c      	ite	cs
 8000460:	f04f 0b01 	movcs.w	fp, #1
 8000464:	f04f 0b00 	movcc.w	fp, #0
 8000468:	45a1      	cmp	r9, r4
 800046a:	d903      	bls.n	8000474 <__udivmoddi4+0x1b8>
 800046c:	f1bb 0f00 	cmp.w	fp, #0
 8000470:	f000 8093 	beq.w	800059a <__udivmoddi4+0x2de>
 8000474:	4650      	mov	r0, sl
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f8 	udiv	r3, r4, r8
 8000482:	fb08 4413 	mls	r4, r8, r3, r4
 8000486:	fb03 fc0c 	mul.w	ip, r3, ip
 800048a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048e:	45a4      	cmp	ip, r4
 8000490:	d906      	bls.n	80004a0 <__udivmoddi4+0x1e4>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 38ff 	add.w	r8, r3, #4294967295
 8000498:	d201      	bcs.n	800049e <__udivmoddi4+0x1e2>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d87a      	bhi.n	8000594 <__udivmoddi4+0x2d8>
 800049e:	4643      	mov	r3, r8
 80004a0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a4:	eba4 040c 	sub.w	r4, r4, ip
 80004a8:	fba0 9802 	umull	r9, r8, r0, r2
 80004ac:	4544      	cmp	r4, r8
 80004ae:	46cc      	mov	ip, r9
 80004b0:	4643      	mov	r3, r8
 80004b2:	d302      	bcc.n	80004ba <__udivmoddi4+0x1fe>
 80004b4:	d106      	bne.n	80004c4 <__udivmoddi4+0x208>
 80004b6:	45ce      	cmp	lr, r9
 80004b8:	d204      	bcs.n	80004c4 <__udivmoddi4+0x208>
 80004ba:	3801      	subs	r0, #1
 80004bc:	ebb9 0c02 	subs.w	ip, r9, r2
 80004c0:	eb68 0307 	sbc.w	r3, r8, r7
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x222>
 80004c6:	ebbe 020c 	subs.w	r2, lr, ip
 80004ca:	eb64 0403 	sbc.w	r4, r4, r3
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	40cc      	lsrs	r4, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e73e      	b.n	8000360 <__udivmoddi4+0xa4>
 80004e2:	fa02 fe03 	lsl.w	lr, r2, r3
 80004e6:	f1c3 0120 	rsb	r1, r3, #32
 80004ea:	fa04 f203 	lsl.w	r2, r4, r3
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	40cc      	lsrs	r4, r1
 80004f4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004f8:	fa20 f101 	lsr.w	r1, r0, r1
 80004fc:	fa1f f68e 	uxth.w	r6, lr
 8000500:	fbb4 f0f7 	udiv	r0, r4, r7
 8000504:	430a      	orrs	r2, r1
 8000506:	fb07 4410 	mls	r4, r7, r0, r4
 800050a:	0c11      	lsrs	r1, r2, #16
 800050c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000510:	fb00 f406 	mul.w	r4, r0, r6
 8000514:	428c      	cmp	r4, r1
 8000516:	d90e      	bls.n	8000536 <__udivmoddi4+0x27a>
 8000518:	eb1e 0101 	adds.w	r1, lr, r1
 800051c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000520:	bf2c      	ite	cs
 8000522:	f04f 0901 	movcs.w	r9, #1
 8000526:	f04f 0900 	movcc.w	r9, #0
 800052a:	428c      	cmp	r4, r1
 800052c:	d902      	bls.n	8000534 <__udivmoddi4+0x278>
 800052e:	f1b9 0f00 	cmp.w	r9, #0
 8000532:	d02c      	beq.n	800058e <__udivmoddi4+0x2d2>
 8000534:	4640      	mov	r0, r8
 8000536:	1b09      	subs	r1, r1, r4
 8000538:	b292      	uxth	r2, r2
 800053a:	fbb1 f4f7 	udiv	r4, r1, r7
 800053e:	fb07 1114 	mls	r1, r7, r4, r1
 8000542:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000546:	fb04 f106 	mul.w	r1, r4, r6
 800054a:	4291      	cmp	r1, r2
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x2a2>
 800054e:	eb1e 0202 	adds.w	r2, lr, r2
 8000552:	f104 38ff 	add.w	r8, r4, #4294967295
 8000556:	d201      	bcs.n	800055c <__udivmoddi4+0x2a0>
 8000558:	4291      	cmp	r1, r2
 800055a:	d815      	bhi.n	8000588 <__udivmoddi4+0x2cc>
 800055c:	4644      	mov	r4, r8
 800055e:	1a52      	subs	r2, r2, r1
 8000560:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000564:	e721      	b.n	80003aa <__udivmoddi4+0xee>
 8000566:	1a86      	subs	r6, r0, r2
 8000568:	eb64 0303 	sbc.w	r3, r4, r3
 800056c:	2001      	movs	r0, #1
 800056e:	e70e      	b.n	800038e <__udivmoddi4+0xd2>
 8000570:	3c02      	subs	r4, #2
 8000572:	4472      	add	r2, lr
 8000574:	e735      	b.n	80003e2 <__udivmoddi4+0x126>
 8000576:	3902      	subs	r1, #2
 8000578:	4472      	add	r2, lr
 800057a:	e6d0      	b.n	800031e <__udivmoddi4+0x62>
 800057c:	44f4      	add	ip, lr
 800057e:	3802      	subs	r0, #2
 8000580:	e6e3      	b.n	800034a <__udivmoddi4+0x8e>
 8000582:	44f4      	add	ip, lr
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x152>
 8000588:	3c02      	subs	r4, #2
 800058a:	4472      	add	r2, lr
 800058c:	e7e7      	b.n	800055e <__udivmoddi4+0x2a2>
 800058e:	3802      	subs	r0, #2
 8000590:	4471      	add	r1, lr
 8000592:	e7d0      	b.n	8000536 <__udivmoddi4+0x27a>
 8000594:	3b02      	subs	r3, #2
 8000596:	443c      	add	r4, r7
 8000598:	e782      	b.n	80004a0 <__udivmoddi4+0x1e4>
 800059a:	3802      	subs	r0, #2
 800059c:	443c      	add	r4, r7
 800059e:	e76a      	b.n	8000476 <__udivmoddi4+0x1ba>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <SHORT_DELAY>:
#define LCD_RST_PORT GPIOA
#define LCD_RST_PIN  GPIO_PIN_8


static inline void SHORT_DELAY(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
    __NOP(); __NOP(); // Short delay
 80005a8:	bf00      	nop
 80005aa:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005ac:	bf00      	nop
 80005ae:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005b0:	bf00      	nop
 80005b2:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005b4:	bf00      	nop
 80005b6:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005bc:	bf00      	nop
 80005be:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005c0:	bf00      	nop
 80005c2:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005c8:	bf00      	nop
 80005ca:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005cc:	bf00      	nop
 80005ce:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005d0:	bf00      	nop
 80005d2:	bf00      	nop
    __NOP(); __NOP(); // Short delay
    __NOP(); __NOP(); // Short delay
    __NOP(); __NOP(); // Short delay
*/

}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
	...

080005e0 <LCD_WR_STROBE>:

static inline void LCD_WR_STROBE(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ea:	4807      	ldr	r0, [pc, #28]	@ (8000608 <LCD_WR_STROBE+0x28>)
 80005ec:	f002 f922 	bl	8002834 <HAL_GPIO_WritePin>
    __NOP(); __NOP(); // Short delay
 80005f0:	bf00      	nop
 80005f2:	bf00      	nop
    __NOP(); __NOP(); // Short delay
 80005f4:	bf00      	nop
 80005f6:	bf00      	nop
    __NOP(); __NOP(); // Short delay
    __NOP(); __NOP(); // Short delay
    __NOP(); __NOP(); // Short delay
*/
     //HAL_Delay(1);
    HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_SET);
 80005f8:	2201      	movs	r2, #1
 80005fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005fe:	4802      	ldr	r0, [pc, #8]	@ (8000608 <LCD_WR_STROBE+0x28>)
 8000600:	f002 f918 	bl	8002834 <HAL_GPIO_WritePin>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	42020400 	.word	0x42020400

0800060c <ILI9488_WriteBus>:
static void ILI9488_WriteBus(uint16_t data) {
    LCD_DATA_PORT->ODR = data;
    LCD_WR_STROBE();
}
*/
static void ILI9488_WriteBus(uint16_t data) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	80fb      	strh	r3, [r7, #6]
    // Clear lower 8 bits, then OR in new value
    //uint32_t odr = LCD_DATA_PORT->ODR;
    //odr &= ~0x00FF;
    //odr |= data;
    //LCD_DATA_PORT->ODR = odr;
    LCD_DATA_PORT->ODR = data;
 8000616:	4a04      	ldr	r2, [pc, #16]	@ (8000628 <ILI9488_WriteBus+0x1c>)
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	6153      	str	r3, [r2, #20]

    LCD_WR_STROBE();
 800061c:	f7ff ffe0 	bl	80005e0 <LCD_WR_STROBE>

}
 8000620:	bf00      	nop
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	42020800 	.word	0x42020800

0800062c <ILI9488_WriteCommand>:
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
    ILI9488_WriteBus(data);
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}
*/
void ILI9488_WriteCommand(uint8_t cmd) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
	SHORT_DELAY();
 8000636:	f7ff ffb5 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET); // Command
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000640:	480d      	ldr	r0, [pc, #52]	@ (8000678 <ILI9488_WriteCommand+0x4c>)
 8000642:	f002 f8f7 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 8000646:	f7ff ffad 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	2108      	movs	r1, #8
 800064e:	480b      	ldr	r0, [pc, #44]	@ (800067c <ILI9488_WriteCommand+0x50>)
 8000650:	f002 f8f0 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 8000654:	f7ff ffa6 	bl	80005a4 <SHORT_DELAY>
    ILI9488_WriteBus(cmd);
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	b29b      	uxth	r3, r3
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ffd5 	bl	800060c <ILI9488_WriteBus>
    SHORT_DELAY();
 8000662:	f7ff ff9f 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000666:	2201      	movs	r2, #1
 8000668:	2108      	movs	r1, #8
 800066a:	4804      	ldr	r0, [pc, #16]	@ (800067c <ILI9488_WriteCommand+0x50>)
 800066c:	f002 f8e2 	bl	8002834 <HAL_GPIO_WritePin>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	42020c00 	.word	0x42020c00
 800067c:	42020000 	.word	0x42020000

08000680 <ILI9488_WriteData>:

void ILI9488_WriteData(uint8_t data) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]
	SHORT_DELAY();
 800068a:	f7ff ff8b 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET); // Data
 800068e:	2201      	movs	r2, #1
 8000690:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000694:	480d      	ldr	r0, [pc, #52]	@ (80006cc <ILI9488_WriteData+0x4c>)
 8000696:	f002 f8cd 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 800069a:	f7ff ff83 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2108      	movs	r1, #8
 80006a2:	480b      	ldr	r0, [pc, #44]	@ (80006d0 <ILI9488_WriteData+0x50>)
 80006a4:	f002 f8c6 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 80006a8:	f7ff ff7c 	bl	80005a4 <SHORT_DELAY>
    ILI9488_WriteBus(data);
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffab 	bl	800060c <ILI9488_WriteBus>
    SHORT_DELAY();
 80006b6:	f7ff ff75 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2108      	movs	r1, #8
 80006be:	4804      	ldr	r0, [pc, #16]	@ (80006d0 <ILI9488_WriteData+0x50>)
 80006c0:	f002 f8b8 	bl	8002834 <HAL_GPIO_WritePin>
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	42020c00 	.word	0x42020c00
 80006d0:	42020000 	.word	0x42020000

080006d4 <ILI9488_Reset>:


void ILI9488_Reset(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006de:	4809      	ldr	r0, [pc, #36]	@ (8000704 <ILI9488_Reset+0x30>)
 80006e0:	f002 f8a8 	bl	8002834 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 80006e4:	20c8      	movs	r0, #200	@ 0xc8
 80006e6:	f000 fe6b 	bl	80013c0 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <ILI9488_Reset+0x30>)
 80006f2:	f002 f89f 	bl	8002834 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80006f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006fa:	f000 fe61 	bl	80013c0 <HAL_Delay>
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	42020000 	.word	0x42020000

08000708 <ILI9488_Init>:


void ILI9488_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	  // select display mode with IM signals
	  HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	2110      	movs	r1, #16
 8000710:	4863      	ldr	r0, [pc, #396]	@ (80008a0 <ILI9488_Init+0x198>)
 8000712:	f002 f88f 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IM1_GPIO_Port, IM1_Pin, GPIO_PIN_SET);
 8000716:	2201      	movs	r2, #1
 8000718:	2120      	movs	r1, #32
 800071a:	4861      	ldr	r0, [pc, #388]	@ (80008a0 <ILI9488_Init+0x198>)
 800071c:	f002 f88a 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IM0_GPIO_Port, IM0_Pin, GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	2140      	movs	r1, #64	@ 0x40
 8000724:	485e      	ldr	r0, [pc, #376]	@ (80008a0 <ILI9488_Init+0x198>)
 8000726:	f002 f885 	bl	8002834 <HAL_GPIO_WritePin>

	  // default pin values
	  HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800072a:	2201      	movs	r2, #1
 800072c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000730:	485c      	ldr	r0, [pc, #368]	@ (80008a4 <ILI9488_Init+0x19c>)
 8000732:	f002 f87f 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2108      	movs	r1, #8
 800073a:	485a      	ldr	r0, [pc, #360]	@ (80008a4 <ILI9488_Init+0x19c>)
 800073c:	f002 f87a 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000740:	2201      	movs	r2, #1
 8000742:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000746:	4858      	ldr	r0, [pc, #352]	@ (80008a8 <ILI9488_Init+0x1a0>)
 8000748:	f002 f874 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_SET);
 800074c:	2201      	movs	r2, #1
 800074e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000752:	4853      	ldr	r0, [pc, #332]	@ (80008a0 <ILI9488_Init+0x198>)
 8000754:	f002 f86e 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LCD_RD_PORT, LCD_RD_PIN, GPIO_PIN_SET);
 8000758:	2201      	movs	r2, #1
 800075a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800075e:	4852      	ldr	r0, [pc, #328]	@ (80008a8 <ILI9488_Init+0x1a0>)
 8000760:	f002 f868 	bl	8002834 <HAL_GPIO_WritePin>

	  // LED backlight
	  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2101      	movs	r1, #1
 8000768:	4850      	ldr	r0, [pc, #320]	@ (80008ac <ILI9488_Init+0x1a4>)
 800076a:	f002 f863 	bl	8002834 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_SET);
 800076e:	2201      	movs	r2, #1
 8000770:	2101      	movs	r1, #1
 8000772:	484e      	ldr	r0, [pc, #312]	@ (80008ac <ILI9488_Init+0x1a4>)
 8000774:	f002 f85e 	bl	8002834 <HAL_GPIO_WritePin>

    ILI9488_Reset();
 8000778:	f7ff ffac 	bl	80006d4 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 800077c:	20e0      	movs	r0, #224	@ 0xe0
 800077e:	f7ff ff55 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 8000782:	2000      	movs	r0, #0
 8000784:	f7ff ff7c 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 8000788:	2003      	movs	r0, #3
 800078a:	f7ff ff79 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 800078e:	2009      	movs	r0, #9
 8000790:	f7ff ff76 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 8000794:	2008      	movs	r0, #8
 8000796:	f7ff ff73 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 800079a:	2016      	movs	r0, #22
 800079c:	f7ff ff70 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 80007a0:	200a      	movs	r0, #10
 80007a2:	f7ff ff6d 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x3F);
 80007a6:	203f      	movs	r0, #63	@ 0x3f
 80007a8:	f7ff ff6a 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x78);
 80007ac:	2078      	movs	r0, #120	@ 0x78
 80007ae:	f7ff ff67 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x4C);
 80007b2:	204c      	movs	r0, #76	@ 0x4c
 80007b4:	f7ff ff64 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 80007b8:	2009      	movs	r0, #9
 80007ba:	f7ff ff61 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 80007be:	200a      	movs	r0, #10
 80007c0:	f7ff ff5e 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 80007c4:	2008      	movs	r0, #8
 80007c6:	f7ff ff5b 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 80007ca:	2016      	movs	r0, #22
 80007cc:	f7ff ff58 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x1A);
 80007d0:	201a      	movs	r0, #26
 80007d2:	f7ff ff55 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 80007d6:	200f      	movs	r0, #15
 80007d8:	f7ff ff52 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 80007dc:	20e1      	movs	r0, #225	@ 0xe1
 80007de:	f7ff ff25 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff ff4c 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 80007e8:	2016      	movs	r0, #22
 80007ea:	f7ff ff49 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x19);
 80007ee:	2019      	movs	r0, #25
 80007f0:	f7ff ff46 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 80007f4:	2003      	movs	r0, #3
 80007f6:	f7ff ff43 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f7ff ff40 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x05);
 8000800:	2005      	movs	r0, #5
 8000802:	f7ff ff3d 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x32);
 8000806:	2032      	movs	r0, #50	@ 0x32
 8000808:	f7ff ff3a 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x45);
 800080c:	2045      	movs	r0, #69	@ 0x45
 800080e:	f7ff ff37 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x46);
 8000812:	2046      	movs	r0, #70	@ 0x46
 8000814:	f7ff ff34 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x04);
 8000818:	2004      	movs	r0, #4
 800081a:	f7ff ff31 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0E);
 800081e:	200e      	movs	r0, #14
 8000820:	f7ff ff2e 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0D);
 8000824:	200d      	movs	r0, #13
 8000826:	f7ff ff2b 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x35);
 800082a:	2035      	movs	r0, #53	@ 0x35
 800082c:	f7ff ff28 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x37);
 8000830:	2037      	movs	r0, #55	@ 0x37
 8000832:	f7ff ff25 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 8000836:	200f      	movs	r0, #15
 8000838:	f7ff ff22 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC0); // Power Control 1
 800083c:	20c0      	movs	r0, #192	@ 0xc0
 800083e:	f7ff fef5 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x17);
 8000842:	2017      	movs	r0, #23
 8000844:	f7ff ff1c 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x15);
 8000848:	2015      	movs	r0, #21
 800084a:	f7ff ff19 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC1); // Power Control 2
 800084e:	20c1      	movs	r0, #193	@ 0xc1
 8000850:	f7ff feec 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x41);
 8000854:	2041      	movs	r0, #65	@ 0x41
 8000856:	f7ff ff13 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC5); // VCOM Control
 800085a:	20c5      	movs	r0, #197	@ 0xc5
 800085c:	f7ff fee6 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff ff0d 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x12);
 8000866:	2012      	movs	r0, #18
 8000868:	f7ff ff0a 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(0x80);
 800086c:	2080      	movs	r0, #128	@ 0x80
 800086e:	f7ff ff07 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000872:	2036      	movs	r0, #54	@ 0x36
 8000874:	f7ff feda 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(0x48);    // RGB
 8000878:	2048      	movs	r0, #72	@ 0x48
 800087a:	f7ff ff01 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x3A); // Pixel Format
 800087e:	203a      	movs	r0, #58	@ 0x3a
 8000880:	f7ff fed4 	bl	800062c <ILI9488_WriteCommand>
    //ILI9488_WriteData(0x66);    // 18-bit/pixel
    ILI9488_WriteData(0x55);    // 16-bit/pixel
 8000884:	2055      	movs	r0, #85	@ 0x55
 8000886:	f7ff fefb 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x11); // Sleep Out
 800088a:	2011      	movs	r0, #17
 800088c:	f7ff fece 	bl	800062c <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000890:	2078      	movs	r0, #120	@ 0x78
 8000892:	f000 fd95 	bl	80013c0 <HAL_Delay>

    ILI9488_WriteCommand(0x29); // Display ON
 8000896:	2029      	movs	r0, #41	@ 0x29
 8000898:	f7ff fec8 	bl	800062c <ILI9488_WriteCommand>
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	42020400 	.word	0x42020400
 80008a4:	42020000 	.word	0x42020000
 80008a8:	42020c00 	.word	0x42020c00
 80008ac:	42021c00 	.word	0x42021c00

080008b0 <ILI9488_SetAddressWindow>:

void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4604      	mov	r4, r0
 80008b8:	4608      	mov	r0, r1
 80008ba:	4611      	mov	r1, r2
 80008bc:	461a      	mov	r2, r3
 80008be:	4623      	mov	r3, r4
 80008c0:	80fb      	strh	r3, [r7, #6]
 80008c2:	4603      	mov	r3, r0
 80008c4:	80bb      	strh	r3, [r7, #4]
 80008c6:	460b      	mov	r3, r1
 80008c8:	807b      	strh	r3, [r7, #2]
 80008ca:	4613      	mov	r3, r2
 80008cc:	803b      	strh	r3, [r7, #0]
    ILI9488_WriteCommand(0x2A); // Column Address Set
 80008ce:	202a      	movs	r0, #42	@ 0x2a
 80008d0:	f7ff feac 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(x0 >> 8);
 80008d4:	88fb      	ldrh	r3, [r7, #6]
 80008d6:	0a1b      	lsrs	r3, r3, #8
 80008d8:	b29b      	uxth	r3, r3
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fecf 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(x0 & 0xFF);
 80008e2:	88fb      	ldrh	r3, [r7, #6]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff feca 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(x1 >> 8);
 80008ec:	887b      	ldrh	r3, [r7, #2]
 80008ee:	0a1b      	lsrs	r3, r3, #8
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fec3 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(x1 & 0xFF);
 80008fa:	887b      	ldrh	r3, [r7, #2]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff febe 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2B); // Row Address Set
 8000904:	202b      	movs	r0, #43	@ 0x2b
 8000906:	f7ff fe91 	bl	800062c <ILI9488_WriteCommand>
    ILI9488_WriteData(y0 >> 8);
 800090a:	88bb      	ldrh	r3, [r7, #4]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	b29b      	uxth	r3, r3
 8000910:	b2db      	uxtb	r3, r3
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff feb4 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(y0 & 0xFF);
 8000918:	88bb      	ldrh	r3, [r7, #4]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff feaf 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(y1 >> 8);
 8000922:	883b      	ldrh	r3, [r7, #0]
 8000924:	0a1b      	lsrs	r3, r3, #8
 8000926:	b29b      	uxth	r3, r3
 8000928:	b2db      	uxtb	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fea8 	bl	8000680 <ILI9488_WriteData>
    ILI9488_WriteData(y1 & 0xFF);
 8000930:	883b      	ldrh	r3, [r7, #0]
 8000932:	b2db      	uxtb	r3, r3
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fea3 	bl	8000680 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2C); // Memory Write
 800093a:	202c      	movs	r0, #44	@ 0x2c
 800093c:	f7ff fe76 	bl	800062c <ILI9488_WriteCommand>
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	bd90      	pop	{r4, r7, pc}

08000948 <ILI9488_FillRainbow>:
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}
*/


void ILI9488_FillRainbow(void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
    const uint16_t width = 480;
 800094e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000952:	807b      	strh	r3, [r7, #2]
    const uint16_t height = 320;
 8000954:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000958:	803b      	strh	r3, [r7, #0]

    // Set full-screen write window
    ILI9488_SetAddressWindow(0, 0, width - 1, height - 1);
 800095a:	887b      	ldrh	r3, [r7, #2]
 800095c:	3b01      	subs	r3, #1
 800095e:	b29a      	uxth	r2, r3
 8000960:	883b      	ldrh	r3, [r7, #0]
 8000962:	3b01      	subs	r3, #1
 8000964:	b29b      	uxth	r3, r3
 8000966:	2100      	movs	r1, #0
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff ffa1 	bl	80008b0 <ILI9488_SetAddressWindow>

    // Begin pixel stream
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);   // Data mode
 800096e:	2201      	movs	r2, #1
 8000970:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000974:	481a      	ldr	r0, [pc, #104]	@ (80009e0 <ILI9488_FillRainbow+0x98>)
 8000976:	f001 ff5d 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 800097a:	f7ff fe13 	bl	80005a4 <SHORT_DELAY>
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET); // Chip select
 800097e:	2200      	movs	r2, #0
 8000980:	2108      	movs	r1, #8
 8000982:	4818      	ldr	r0, [pc, #96]	@ (80009e4 <ILI9488_FillRainbow+0x9c>)
 8000984:	f001 ff56 	bl	8002834 <HAL_GPIO_WritePin>
    SHORT_DELAY();
 8000988:	f7ff fe0c 	bl	80005a4 <SHORT_DELAY>

    for (uint16_t y = 0; y < height; y++) {
 800098c:	2300      	movs	r3, #0
 800098e:	80fb      	strh	r3, [r7, #6]
 8000990:	e018      	b.n	80009c4 <ILI9488_FillRainbow+0x7c>
        for (uint16_t x = 0; x < width; x++) {
 8000992:	2300      	movs	r3, #0
 8000994:	80bb      	strh	r3, [r7, #4]
 8000996:	e00e      	b.n	80009b6 <ILI9488_FillRainbow+0x6e>

            //ILI9488_WriteBus(0xFF); // Red
            //ILI9488_WriteBus(0x00);
            //ILI9488_WriteBus(0x00);

            ILI9488_WriteBus(0x0F80); // ????
 8000998:	f44f 6078 	mov.w	r0, #3968	@ 0xf80
 800099c:	f7ff fe36 	bl	800060c <ILI9488_WriteBus>
            ILI9488_WriteBus(0x0F80); // ????
 80009a0:	f44f 6078 	mov.w	r0, #3968	@ 0xf80
 80009a4:	f7ff fe32 	bl	800060c <ILI9488_WriteBus>
            ILI9488_WriteBus(0x0F80); // ????
 80009a8:	f44f 6078 	mov.w	r0, #3968	@ 0xf80
 80009ac:	f7ff fe2e 	bl	800060c <ILI9488_WriteBus>
        for (uint16_t x = 0; x < width; x++) {
 80009b0:	88bb      	ldrh	r3, [r7, #4]
 80009b2:	3301      	adds	r3, #1
 80009b4:	80bb      	strh	r3, [r7, #4]
 80009b6:	88ba      	ldrh	r2, [r7, #4]
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d3ec      	bcc.n	8000998 <ILI9488_FillRainbow+0x50>
    for (uint16_t y = 0; y < height; y++) {
 80009be:	88fb      	ldrh	r3, [r7, #6]
 80009c0:	3301      	adds	r3, #1
 80009c2:	80fb      	strh	r3, [r7, #6]
 80009c4:	88fa      	ldrh	r2, [r7, #6]
 80009c6:	883b      	ldrh	r3, [r7, #0]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d3e2      	bcc.n	8000992 <ILI9488_FillRainbow+0x4a>


        }
    }

    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); // End transmission
 80009cc:	2201      	movs	r2, #1
 80009ce:	2108      	movs	r1, #8
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <ILI9488_FillRainbow+0x9c>)
 80009d2:	f001 ff2f 	bl	8002834 <HAL_GPIO_WritePin>
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	42020c00 	.word	0x42020c00
 80009e4:	42020000 	.word	0x42020000

080009e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ec:	f000 fc2a 	bl	8001244 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f0:	f000 f814 	bl	8000a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f4:	f000 f946 	bl	8000c84 <MX_GPIO_Init>
  MX_UART5_Init();
 80009f8:	f000 f8f8 	bl	8000bec <MX_UART5_Init>
  MX_ICACHE_Init();
 80009fc:	f000 f8ea 	bl	8000bd4 <MX_ICACHE_Init>
  MX_ADC1_Init();
 8000a00:	f000 f884 	bl	8000b0c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


	ILI9488_Init();
 8000a04:	f7ff fe80 	bl	8000708 <ILI9488_Init>

	ILI9488_FillRainbow();
 8000a08:	f7ff ff9e 	bl	8000948 <ILI9488_FillRainbow>
	  HAL_GPIO_TogglePin(DISP_RD_GPIO_Port, DISP_RD_Pin);
	  HAL_GPIO_TogglePin(DISP_WR_GPIO_Port, DISP_WR_Pin);
	  HAL_GPIO_TogglePin(DISP_DCX_GPIO_Port, DISP_DCX_Pin);

*/
	  ILI9488_FillRainbow();
 8000a0c:	f7ff ff9c 	bl	8000948 <ILI9488_FillRainbow>
	  HAL_Delay(250);
 8000a10:	20fa      	movs	r0, #250	@ 0xfa
 8000a12:	f000 fcd5 	bl	80013c0 <HAL_Delay>
	  ILI9488_FillRainbow();
 8000a16:	bf00      	nop
 8000a18:	e7f8      	b.n	8000a0c <main+0x24>
	...

08000a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b09c      	sub	sp, #112	@ 0x70
 8000a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a22:	f107 0320 	add.w	r3, r7, #32
 8000a26:	2250      	movs	r2, #80	@ 0x50
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f008 fbe4 	bl	80091f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a30:	f107 0308 	add.w	r3, r7, #8
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
 8000a40:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a42:	4b30      	ldr	r3, [pc, #192]	@ (8000b04 <SystemClock_Config+0xe8>)
 8000a44:	691b      	ldr	r3, [r3, #16]
 8000a46:	4a2f      	ldr	r2, [pc, #188]	@ (8000b04 <SystemClock_Config+0xe8>)
 8000a48:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000a4c:	6113      	str	r3, [r2, #16]
 8000a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000b04 <SystemClock_Config+0xe8>)
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a5a:	bf00      	nop
 8000a5c:	4b29      	ldr	r3, [pc, #164]	@ (8000b04 <SystemClock_Config+0xe8>)
 8000a5e:	695b      	ldr	r3, [r3, #20]
 8000a60:	f003 0308 	and.w	r3, r3, #8
 8000a64:	2b08      	cmp	r3, #8
 8000a66:	d1f9      	bne.n	8000a5c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 8000a68:	2312      	movs	r3, #18
 8000a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000a70:	2308      	movs	r3, #8
 8000a72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a74:	2340      	movs	r3, #64	@ 0x40
 8000a76:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000a78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000a7e:	2320      	movs	r3, #32
 8000a80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a82:	2302      	movs	r3, #2
 8000a84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8000a86:	2302      	movs	r3, #2
 8000a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000a8e:	2332      	movs	r3, #50	@ 0x32
 8000a90:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a92:	2302      	movs	r3, #2
 8000a94:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a96:	2302      	movs	r3, #2
 8000a98:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000a9e:	2308      	movs	r3, #8
 8000aa0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aaa:	f107 0320 	add.w	r3, r7, #32
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f001 fee8 	bl	8002884 <HAL_RCC_OscConfig>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000aba:	f000 f9c9 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000abe:	231f      	movs	r3, #31
 8000ac0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000ac6:	2308      	movs	r3, #8
 8000ac8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	2104      	movs	r1, #4
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 fb09 	bl	80030f4 <HAL_RCC_ClockConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000ae8:	f000 f9b2 	bl	8000e50 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <SystemClock_Config+0xec>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000af4:	4a04      	ldr	r2, [pc, #16]	@ (8000b08 <SystemClock_Config+0xec>)
 8000af6:	f043 0320 	orr.w	r3, r3, #32
 8000afa:	6013      	str	r3, [r2, #0]
}
 8000afc:	bf00      	nop
 8000afe:	3770      	adds	r7, #112	@ 0x70
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	44020800 	.word	0x44020800
 8000b08:	40022000 	.word	0x40022000

08000b0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b12:	463b      	mov	r3, r7
 8000b14:	2220      	movs	r2, #32
 8000b16:	2100      	movs	r1, #0
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f008 fb6d 	bl	80091f8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b20:	4a2b      	ldr	r2, [pc, #172]	@ (8000bd0 <MX_ADC1_Init+0xc4>)
 8000b22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000b24:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b26:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000b2a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b2c:	4b27      	ldr	r3, [pc, #156]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b32:	4b26      	ldr	r3, [pc, #152]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b38:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b3e:	4b23      	ldr	r3, [pc, #140]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b40:	2204      	movs	r2, #4
 8000b42:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b44:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b4a:	4b20      	ldr	r3, [pc, #128]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b50:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b64:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b6a:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000b7e:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b86:	4811      	ldr	r0, [pc, #68]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b88:	f000 fe3a 	bl	8001800 <HAL_ADC_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000b92:	f000 f95d 	bl	8000e50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b96:	2301      	movs	r3, #1
 8000b98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b9a:	2306      	movs	r3, #6
 8000b9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ba2:	237f      	movs	r3, #127	@ 0x7f
 8000ba4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ba6:	2304      	movs	r3, #4
 8000ba8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bae:	463b      	mov	r3, r7
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000bb4:	f000 ff78 	bl	8001aa8 <HAL_ADC_ConfigChannel>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000bbe:	f000 f947 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	3720      	adds	r7, #32
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000028 	.word	0x20000028
 8000bd0:	42028000 	.word	0x42028000

08000bd4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000bd8:	f001 fe44 	bl	8002864 <HAL_ICACHE_Enable>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000be2:	f000 f935 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000bf0:	4b22      	ldr	r3, [pc, #136]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000bf2:	4a23      	ldr	r2, [pc, #140]	@ (8000c80 <MX_UART5_Init+0x94>)
 8000bf4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000bf6:	4b21      	ldr	r3, [pc, #132]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000bf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bfc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000c04:	4b1d      	ldr	r3, [pc, #116]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000c10:	4b1a      	ldr	r3, [pc, #104]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c12:	220c      	movs	r2, #12
 8000c14:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c16:	4b19      	ldr	r3, [pc, #100]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c1c:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c22:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c28:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c2e:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000c34:	4811      	ldr	r0, [pc, #68]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c36:	f007 fd7f 	bl	8008738 <HAL_UART_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000c40:	f000 f906 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c44:	2100      	movs	r1, #0
 8000c46:	480d      	ldr	r0, [pc, #52]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c48:	f008 fa0c 	bl	8009064 <HAL_UARTEx_SetTxFifoThreshold>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000c52:	f000 f8fd 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c56:	2100      	movs	r1, #0
 8000c58:	4808      	ldr	r0, [pc, #32]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c5a:	f008 fa41 	bl	80090e0 <HAL_UARTEx_SetRxFifoThreshold>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000c64:	f000 f8f4 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000c68:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <MX_UART5_Init+0x90>)
 8000c6a:	f008 f9c2 	bl	8008ff2 <HAL_UARTEx_DisableFifoMode>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000c74:	f000 f8ec 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000090 	.word	0x20000090
 8000c80:	40005000 	.word	0x40005000

08000c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9a:	4b67      	ldr	r3, [pc, #412]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ca0:	4a65      	ldr	r2, [pc, #404]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000ca2:	f043 0304 	orr.w	r3, r3, #4
 8000ca6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000caa:	4b63      	ldr	r3, [pc, #396]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cb0:	f003 0304 	and.w	r3, r3, #4
 8000cb4:	613b      	str	r3, [r7, #16]
 8000cb6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cb8:	4b5f      	ldr	r3, [pc, #380]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cbe:	4a5e      	ldr	r2, [pc, #376]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cc4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cc8:	4b5b      	ldr	r3, [pc, #364]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4b58      	ldr	r3, [pc, #352]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cdc:	4a56      	ldr	r2, [pc, #344]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ce6:	4b54      	ldr	r3, [pc, #336]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	4b50      	ldr	r3, [pc, #320]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cfa:	4a4f      	ldr	r2, [pc, #316]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000cfc:	f043 0302 	orr.w	r3, r3, #2
 8000d00:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d04:	4b4c      	ldr	r3, [pc, #304]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000d06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d12:	4b49      	ldr	r3, [pc, #292]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d18:	4a47      	ldr	r2, [pc, #284]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000d1a:	f043 0308 	orr.w	r3, r3, #8
 8000d1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d22:	4b45      	ldr	r3, [pc, #276]	@ (8000e38 <MX_GPIO_Init+0x1b4>)
 8000d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d28:	f003 0308 	and.w	r3, r3, #8
 8000d2c:	603b      	str	r3, [r7, #0]
 8000d2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8000d30:	2200      	movs	r2, #0
 8000d32:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000d36:	4841      	ldr	r0, [pc, #260]	@ (8000e3c <MX_GPIO_Init+0x1b8>)
 8000d38:	f001 fd7c 	bl	8002834 <HAL_GPIO_WritePin>
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2101      	movs	r1, #1
 8000d40:	483f      	ldr	r0, [pc, #252]	@ (8000e40 <MX_GPIO_Init+0x1bc>)
 8000d42:	f001 fd77 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_nCS_Pin|DISP_nRESET_Pin|RS485_DIR_Pin, GPIO_PIN_RESET);
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8000d4c:	483d      	ldr	r0, [pc, #244]	@ (8000e44 <MX_GPIO_Init+0x1c0>)
 8000d4e:	f001 fd71 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RGB_DATA_Pin|DISP_WR_Pin|IM2_Pin|IM1_Pin
 8000d52:	2200      	movs	r2, #0
 8000d54:	f240 4171 	movw	r1, #1137	@ 0x471
 8000d58:	483b      	ldr	r0, [pc, #236]	@ (8000e48 <MX_GPIO_Init+0x1c4>)
 8000d5a:	f001 fd6b 	bl	8002834 <HAL_GPIO_WritePin>
                          |IM0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_RD_Pin|DISP_DCX_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8000d64:	4839      	ldr	r0, [pc, #228]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d66:	f001 fd65 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8000d6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d6e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d70:	2301      	movs	r3, #1
 8000d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4619      	mov	r1, r3
 8000d82:	482e      	ldr	r0, [pc, #184]	@ (8000e3c <MX_GPIO_Init+0x1b8>)
 8000d84:	f001 fc04 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_LCD_BL_Pin */
  GPIO_InitStruct.Pin = DISP_LCD_BL_Pin;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	2300      	movs	r3, #0
 8000d96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4828      	ldr	r0, [pc, #160]	@ (8000e40 <MX_GPIO_Init+0x1bc>)
 8000da0:	f001 fbf6 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_nCS_Pin DISP_nRESET_Pin RS485_DIR_Pin */
  GPIO_InitStruct.Pin = DISP_nCS_Pin|DISP_nRESET_Pin|RS485_DIR_Pin;
 8000da4:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8000da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4821      	ldr	r0, [pc, #132]	@ (8000e44 <MX_GPIO_Init+0x1c0>)
 8000dbe:	f001 fbe7 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_B_Pin ENCODER_A_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_Pin|ENCODER_A_Pin|ENCODER_SW_Pin;
 8000dc2:	23e0      	movs	r3, #224	@ 0xe0
 8000dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dce:	f107 0314 	add.w	r3, r7, #20
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	481b      	ldr	r0, [pc, #108]	@ (8000e44 <MX_GPIO_Init+0x1c0>)
 8000dd6:	f001 fbdb 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RGB_DATA_Pin DISP_WR_Pin IM2_Pin IM1_Pin
                           IM0_Pin */
  GPIO_InitStruct.Pin = LED_RGB_DATA_Pin|DISP_WR_Pin|IM2_Pin|IM1_Pin
 8000dda:	f240 4371 	movw	r3, #1137	@ 0x471
 8000dde:	617b      	str	r3, [r7, #20]
                          |IM0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	4815      	ldr	r0, [pc, #84]	@ (8000e48 <MX_GPIO_Init+0x1c4>)
 8000df4:	f001 fbcc 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_TE_Pin */
  GPIO_InitStruct.Pin = DISP_TE_Pin;
 8000df8:	2304      	movs	r3, #4
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISP_TE_GPIO_Port, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	480f      	ldr	r0, [pc, #60]	@ (8000e48 <MX_GPIO_Init+0x1c4>)
 8000e0c:	f001 fbc0 	bl	8002590 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_RD_Pin DISP_DCX_Pin */
  GPIO_InitStruct.Pin = DISP_RD_Pin|DISP_DCX_Pin;
 8000e10:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e16:	2301      	movs	r3, #1
 8000e18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	4808      	ldr	r0, [pc, #32]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000e2a:	f001 fbb1 	bl	8002590 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e2e:	bf00      	nop
 8000e30:	3728      	adds	r7, #40	@ 0x28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	44020c00 	.word	0x44020c00
 8000e3c:	42020800 	.word	0x42020800
 8000e40:	42021c00 	.word	0x42021c00
 8000e44:	42020000 	.word	0x42020000
 8000e48:	42020400 	.word	0x42020400
 8000e4c:	42020c00 	.word	0x42020c00

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <Error_Handler+0x8>

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
	...

08000e6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b0cc      	sub	sp, #304	@ 0x130
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e76:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e7a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e90:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000e94:	4618      	mov	r0, r3
 8000e96:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	f008 f9ab 	bl	80091f8 <memset>
  if(hadc->Instance==ADC1)
 8000ea2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ea6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a30      	ldr	r2, [pc, #192]	@ (8000f70 <HAL_ADC_MspInit+0x104>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d157      	bne.n	8000f64 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000eb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000eb8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000ebc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000ec0:	f04f 0300 	mov.w	r3, #0
 8000ec4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8000ec8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ecc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	4618      	mov	r0, r3
 8000edc:	f002 fc4c 	bl	8003778 <HAL_RCCEx_PeriphCLKConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8000ee6:	f7ff ffb3 	bl	8000e50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000eea:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ef0:	4a20      	ldr	r2, [pc, #128]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000ef2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ef6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000efc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f00:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8000f04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f12:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000f16:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f18:	4b16      	ldr	r3, [pc, #88]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f1e:	4a15      	ldr	r2, [pc, #84]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f28:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <HAL_ADC_MspInit+0x108>)
 8000f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f2e:	f003 0201 	and.w	r2, r3, #1
 8000f32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f36:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f40:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000f44:	681b      	ldr	r3, [r3, #0]
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = XL_Pin|YU_Pin|XR_Pin|YD_Pin;
 8000f46:	2317      	movs	r3, #23
 8000f48:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f58:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4806      	ldr	r0, [pc, #24]	@ (8000f78 <HAL_ADC_MspInit+0x10c>)
 8000f60:	f001 fb16 	bl	8002590 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f64:	bf00      	nop
 8000f66:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	42028000 	.word	0x42028000
 8000f74:	44020c00 	.word	0x44020c00
 8000f78:	42020000 	.word	0x42020000

08000f7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0cc      	sub	sp, #304	@ 0x130
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f86:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f8a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fa0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000faa:	461a      	mov	r2, r3
 8000fac:	2100      	movs	r1, #0
 8000fae:	f008 f923 	bl	80091f8 <memset>
  if(huart->Instance==UART5)
 8000fb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fb6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a33      	ldr	r2, [pc, #204]	@ (800108c <HAL_UART_MspInit+0x110>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d15d      	bne.n	8001080 <HAL_UART_MspInit+0x104>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8000fc4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fc8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000fcc:	f04f 0210 	mov.w	r2, #16
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8000fd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fdc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f002 fbc5 	bl	8003778 <HAL_RCCEx_PeriphCLKConfig>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000ff4:	f7ff ff2c 	bl	8000e50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000ff8:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <HAL_UART_MspInit+0x114>)
 8000ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ffe:	4a24      	ldr	r2, [pc, #144]	@ (8001090 <HAL_UART_MspInit+0x114>)
 8001000:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001004:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <HAL_UART_MspInit+0x114>)
 800100a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800100e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001012:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001016:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001020:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001024:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <HAL_UART_MspInit+0x114>)
 8001028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800102c:	4a18      	ldr	r2, [pc, #96]	@ (8001090 <HAL_UART_MspInit+0x114>)
 800102e:	f043 0302 	orr.w	r3, r3, #2
 8001032:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001036:	4b16      	ldr	r3, [pc, #88]	@ (8001090 <HAL_UART_MspInit+0x114>)
 8001038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800103c:	f003 0202 	and.w	r2, r3, #2
 8001040:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001044:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800104e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001052:	681b      	ldr	r3, [r3, #0]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = RS485_RX_Pin|RS485_TX_Pin;
 8001054:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001058:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800106e:	230e      	movs	r3, #14
 8001070:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001074:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001078:	4619      	mov	r1, r3
 800107a:	4806      	ldr	r0, [pc, #24]	@ (8001094 <HAL_UART_MspInit+0x118>)
 800107c:	f001 fa88 	bl	8002590 <HAL_GPIO_Init>

  /* USER CODE END UART5_MspInit 1 */

  }

}
 8001080:	bf00      	nop
 8001082:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40005000 	.word	0x40005000
 8001090:	44020c00 	.word	0x44020c00
 8001094:	42020400 	.word	0x42020400

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <MemManage_Handler+0x4>

080010b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <BusFault_Handler+0x4>

080010b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <UsageFault_Handler+0x4>

080010c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ee:	f000 f947 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <SystemInit+0xdc>)
 8001100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001104:	4a33      	ldr	r2, [pc, #204]	@ (80011d4 <SystemInit+0xdc>)
 8001106:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800110a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800110e:	4b32      	ldr	r3, [pc, #200]	@ (80011d8 <SystemInit+0xe0>)
 8001110:	2201      	movs	r2, #1
 8001112:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001114:	4b30      	ldr	r3, [pc, #192]	@ (80011d8 <SystemInit+0xe0>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800111a:	4b2f      	ldr	r3, [pc, #188]	@ (80011d8 <SystemInit+0xe0>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001120:	4b2d      	ldr	r3, [pc, #180]	@ (80011d8 <SystemInit+0xe0>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	492c      	ldr	r1, [pc, #176]	@ (80011d8 <SystemInit+0xe0>)
 8001126:	4b2d      	ldr	r3, [pc, #180]	@ (80011dc <SystemInit+0xe4>)
 8001128:	4013      	ands	r3, r2
 800112a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800112c:	4b2a      	ldr	r3, [pc, #168]	@ (80011d8 <SystemInit+0xe0>)
 800112e:	2200      	movs	r2, #0
 8001130:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001132:	4b29      	ldr	r3, [pc, #164]	@ (80011d8 <SystemInit+0xe0>)
 8001134:	2200      	movs	r2, #0
 8001136:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001138:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <SystemInit+0xe0>)
 800113a:	2200      	movs	r2, #0
 800113c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800113e:	4b26      	ldr	r3, [pc, #152]	@ (80011d8 <SystemInit+0xe0>)
 8001140:	4a27      	ldr	r2, [pc, #156]	@ (80011e0 <SystemInit+0xe8>)
 8001142:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001144:	4b24      	ldr	r3, [pc, #144]	@ (80011d8 <SystemInit+0xe0>)
 8001146:	2200      	movs	r2, #0
 8001148:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800114a:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <SystemInit+0xe0>)
 800114c:	4a24      	ldr	r2, [pc, #144]	@ (80011e0 <SystemInit+0xe8>)
 800114e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001150:	4b21      	ldr	r3, [pc, #132]	@ (80011d8 <SystemInit+0xe0>)
 8001152:	2200      	movs	r2, #0
 8001154:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001156:	4b20      	ldr	r3, [pc, #128]	@ (80011d8 <SystemInit+0xe0>)
 8001158:	4a21      	ldr	r2, [pc, #132]	@ (80011e0 <SystemInit+0xe8>)
 800115a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800115c:	4b1e      	ldr	r3, [pc, #120]	@ (80011d8 <SystemInit+0xe0>)
 800115e:	2200      	movs	r2, #0
 8001160:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001162:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <SystemInit+0xe0>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a1c      	ldr	r2, [pc, #112]	@ (80011d8 <SystemInit+0xe0>)
 8001168:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800116c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <SystemInit+0xe0>)
 8001170:	2200      	movs	r2, #0
 8001172:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001174:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <SystemInit+0xdc>)
 8001176:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800117a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <SystemInit+0xec>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001184:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800118c:	d003      	beq.n	8001196 <SystemInit+0x9e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001194:	d117      	bne.n	80011c6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <SystemInit+0xec>)
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80011a2:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <SystemInit+0xec>)
 80011a4:	4a10      	ldr	r2, [pc, #64]	@ (80011e8 <SystemInit+0xf0>)
 80011a6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80011a8:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <SystemInit+0xec>)
 80011aa:	4a10      	ldr	r2, [pc, #64]	@ (80011ec <SystemInit+0xf4>)
 80011ac:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80011ae:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <SystemInit+0xec>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	4a0c      	ldr	r2, [pc, #48]	@ (80011e4 <SystemInit+0xec>)
 80011b4:	f043 0302 	orr.w	r3, r3, #2
 80011b8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <SystemInit+0xec>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	4a09      	ldr	r2, [pc, #36]	@ (80011e4 <SystemInit+0xec>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	61d3      	str	r3, [r2, #28]
  }
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00
 80011d8:	44020c00 	.word	0x44020c00
 80011dc:	eae2eae3 	.word	0xeae2eae3
 80011e0:	01010280 	.word	0x01010280
 80011e4:	40022000 	.word	0x40022000
 80011e8:	08192a3b 	.word	0x08192a3b
 80011ec:	4c5d6e7f 	.word	0x4c5d6e7f

080011f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80011f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001228 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80011f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80011f6:	e003      	b.n	8001200 <LoopCopyDataInit>

080011f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80011fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80011fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80011fe:	3104      	adds	r1, #4

08001200 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001200:	480b      	ldr	r0, [pc, #44]	@ (8001230 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001202:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001204:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001206:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001208:	d3f6      	bcc.n	80011f8 <CopyDataInit>
	ldr	r2, =_sbss
 800120a:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <LoopForever+0x12>)
	b	LoopFillZerobss
 800120c:	e002      	b.n	8001214 <LoopFillZerobss>

0800120e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800120e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001210:	f842 3b04 	str.w	r3, [r2], #4

08001214 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001214:	4b09      	ldr	r3, [pc, #36]	@ (800123c <LoopForever+0x16>)
	cmp	r2, r3
 8001216:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001218:	d3f9      	bcc.n	800120e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800121a:	f7ff ff6d 	bl	80010f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800121e:	f007 fff3 	bl	8009208 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001222:	f7ff fbe1 	bl	80009e8 <main>

08001226 <LoopForever>:

LoopForever:
    b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001228:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 800122c:	080092b8 	.word	0x080092b8
	ldr	r0, =_sdata
 8001230:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001234:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001238:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800123c:	20000128 	.word	0x20000128

08001240 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <ADC1_IRQHandler>
	...

08001244 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001248:	2003      	movs	r0, #3
 800124a:	f001 f8cc 	bl	80023e6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800124e:	f002 f909 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 8001252:	4602      	mov	r2, r0
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <HAL_Init+0x44>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f003 030f 	and.w	r3, r3, #15
 800125c:	490b      	ldr	r1, [pc, #44]	@ (800128c <HAL_Init+0x48>)
 800125e:	5ccb      	ldrb	r3, [r1, r3]
 8001260:	fa22 f303 	lsr.w	r3, r2, r3
 8001264:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <HAL_Init+0x4c>)
 8001266:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001268:	2004      	movs	r0, #4
 800126a:	f001 f903 	bl	8002474 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800126e:	200f      	movs	r0, #15
 8001270:	f000 f810 	bl	8001294 <HAL_InitTick>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e002      	b.n	8001284 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800127e:	f7ff fded 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	bd80      	pop	{r7, pc}
 8001288:	44020c00 	.word	0x44020c00
 800128c:	08009268 	.word	0x08009268
 8001290:	20000000 	.word	0x20000000

08001294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80012a0:	4b33      	ldr	r3, [pc, #204]	@ (8001370 <HAL_InitTick+0xdc>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e05c      	b.n	8001366 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80012ac:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <HAL_InitTick+0xe0>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0304 	and.w	r3, r3, #4
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d10c      	bne.n	80012d2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80012b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001378 <HAL_InitTick+0xe4>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001370 <HAL_InitTick+0xdc>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	e037      	b.n	8001342 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80012d2:	f001 f927 	bl	8002524 <HAL_SYSTICK_GetCLKSourceConfig>
 80012d6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d023      	beq.n	8001326 <HAL_InitTick+0x92>
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d82d      	bhi.n	8001340 <HAL_InitTick+0xac>
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_InitTick+0x5e>
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d00d      	beq.n	800130c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80012f0:	e026      	b.n	8001340 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80012f2:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <HAL_InitTick+0xe4>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001370 <HAL_InitTick+0xdc>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	4619      	mov	r1, r3
 80012fc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001300:	fbb3 f3f1 	udiv	r3, r3, r1
 8001304:	fbb2 f3f3 	udiv	r3, r2, r3
 8001308:	60fb      	str	r3, [r7, #12]
        break;
 800130a:	e01a      	b.n	8001342 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800130c:	4b18      	ldr	r3, [pc, #96]	@ (8001370 <HAL_InitTick+0xdc>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001316:	fbb3 f3f2 	udiv	r3, r3, r2
 800131a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800131e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001322:	60fb      	str	r3, [r7, #12]
        break;
 8001324:	e00d      	b.n	8001342 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_InitTick+0xdc>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001330:	fbb3 f3f2 	udiv	r3, r3, r2
 8001334:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001338:	fbb2 f3f3 	udiv	r3, r2, r3
 800133c:	60fb      	str	r3, [r7, #12]
        break;
 800133e:	e000      	b.n	8001342 <HAL_InitTick+0xae>
        break;
 8001340:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f001 f874 	bl	8002430 <HAL_SYSTICK_Config>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e009      	b.n	8001366 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001352:	2200      	movs	r2, #0
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	f04f 30ff 	mov.w	r0, #4294967295
 800135a:	f001 f84f 	bl	80023fc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800135e:	4a07      	ldr	r2, [pc, #28]	@ (800137c <HAL_InitTick+0xe8>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001364:	2300      	movs	r3, #0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000008 	.word	0x20000008
 8001374:	e000e010 	.word	0xe000e010
 8001378:	20000000 	.word	0x20000000
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000008 	.word	0x20000008
 80013a4:	20000124 	.word	0x20000124

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000124 	.word	0x20000124

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d005      	beq.n	80013e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_Delay+0x44>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e6:	bf00      	nop
 80013e8:	f7ff ffde 	bl	80013a8 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f7      	bhi.n	80013e8 <HAL_Delay+0x28>
  {
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000008 	.word	0x20000008

08001408 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	609a      	str	r2, [r3, #8]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800147e:	f043 0201 	orr.w	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800149e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	42028000 	.word	0x42028000

080014bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014bc:	b480      	push	{r7}
 80014be:	b087      	sub	sp, #28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3360      	adds	r3, #96	@ 0x60
 80014ce:	461a      	mov	r2, r3
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <LL_ADC_SetOffset+0x44>)
 80014de:	4013      	ands	r3, r2
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	430a      	orrs	r2, r1
 80014ea:	4313      	orrs	r3, r2
 80014ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80014f4:	bf00      	nop
 80014f6:	371c      	adds	r7, #28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	03fff000 	.word	0x03fff000

08001504 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3360      	adds	r3, #96	@ 0x60
 8001512:	461a      	mov	r2, r3
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001530:	b480      	push	{r7}
 8001532:	b087      	sub	sp, #28
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	3360      	adds	r3, #96	@ 0x60
 8001540:	461a      	mov	r2, r3
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	431a      	orrs	r2, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800155a:	bf00      	nop
 800155c:	371c      	adds	r7, #28
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001566:	b480      	push	{r7}
 8001568:	b087      	sub	sp, #28
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	3360      	adds	r3, #96	@ 0x60
 8001576:	461a      	mov	r2, r3
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	431a      	orrs	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001590:	bf00      	nop
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800159c:	b480      	push	{r7}
 800159e:	b087      	sub	sp, #28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	3360      	adds	r3, #96	@ 0x60
 80015ac:	461a      	mov	r2, r3
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	431a      	orrs	r2, r3
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80015c6:	bf00      	nop
 80015c8:	371c      	adds	r7, #28
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
 80015da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	695b      	ldr	r3, [r3, #20]
 80015e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	615a      	str	r2, [r3, #20]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b087      	sub	sp, #28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	3330      	adds	r3, #48	@ 0x30
 8001608:	461a      	mov	r2, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	4413      	add	r3, r2
 8001616:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	f003 031f 	and.w	r3, r3, #31
 8001622:	211f      	movs	r1, #31
 8001624:	fa01 f303 	lsl.w	r3, r1, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	401a      	ands	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	0e9b      	lsrs	r3, r3, #26
 8001630:	f003 011f 	and.w	r1, r3, #31
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	f003 031f 	and.w	r3, r3, #31
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
 800163e:	431a      	orrs	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001644:	bf00      	nop
 8001646:	371c      	adds	r7, #28
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	3314      	adds	r3, #20
 8001660:	461a      	mov	r2, r3
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	0e5b      	lsrs	r3, r3, #25
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	4413      	add	r3, r2
 800166e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	0d1b      	lsrs	r3, r3, #20
 8001678:	f003 031f 	and.w	r3, r3, #31
 800167c:	2107      	movs	r1, #7
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43db      	mvns	r3, r3
 8001684:	401a      	ands	r2, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	0d1b      	lsrs	r3, r3, #20
 800168a:	f003 031f 	and.w	r3, r3, #31
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	fa01 f303 	lsl.w	r3, r1, r3
 8001694:	431a      	orrs	r2, r3
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800169a:	bf00      	nop
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016c0:	43db      	mvns	r3, r3
 80016c2:	401a      	ands	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0318 	and.w	r3, r3, #24
 80016ca:	4908      	ldr	r1, [pc, #32]	@ (80016ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80016cc:	40d9      	lsrs	r1, r3
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	400b      	ands	r3, r1
 80016d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016d6:	431a      	orrs	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	000fffff 	.word	0x000fffff

080016f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001700:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6093      	str	r3, [r2, #8]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001728:	d101      	bne.n	800172e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800174c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001750:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001774:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001778:	d101      	bne.n	800177e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800177a:	2301      	movs	r3, #1
 800177c:	e000      	b.n	8001780 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	2b01      	cmp	r3, #1
 800179e:	d101      	bne.n	80017a4 <LL_ADC_IsEnabled+0x18>
 80017a0:	2301      	movs	r3, #1
 80017a2:	e000      	b.n	80017a6 <LL_ADC_IsEnabled+0x1a>
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	d101      	bne.n	80017ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d101      	bne.n	80017f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80017ec:	2301      	movs	r3, #1
 80017ee:	e000      	b.n	80017f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
	...

08001800 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b089      	sub	sp, #36	@ 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e136      	b.n	8001a88 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001824:	2b00      	cmp	r3, #0
 8001826:	d109      	bne.n	800183c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff fb1f 	bl	8000e6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff67 	bl	8001714 <LL_ADC_IsDeepPowerDownEnabled>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d004      	beq.n	8001856 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff4d 	bl	80016f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff82 	bl	8001764 <LL_ADC_IsInternalRegulatorEnabled>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d115      	bne.n	8001892 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff66 	bl	800173c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001870:	4b87      	ldr	r3, [pc, #540]	@ (8001a90 <HAL_ADC_Init+0x290>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	099b      	lsrs	r3, r3, #6
 8001876:	4a87      	ldr	r2, [pc, #540]	@ (8001a94 <HAL_ADC_Init+0x294>)
 8001878:	fba2 2303 	umull	r2, r3, r2, r3
 800187c:	099b      	lsrs	r3, r3, #6
 800187e:	3301      	adds	r3, #1
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001884:	e002      	b.n	800188c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	3b01      	subs	r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f9      	bne.n	8001886 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff64 	bl	8001764 <LL_ADC_IsInternalRegulatorEnabled>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10d      	bne.n	80018be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a6:	f043 0210 	orr.w	r2, r3, #16
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b2:	f043 0201 	orr.w	r2, r3, #1
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff75 	bl	80017b2 <LL_ADC_REG_IsConversionOngoing>
 80018c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f040 80cf 	bne.w	8001a76 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f040 80cb 	bne.w	8001a76 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80018e8:	f043 0202 	orr.w	r2, r3, #2
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff49 	bl	800178c <LL_ADC_IsEnabled>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d110      	bne.n	8001922 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001900:	4865      	ldr	r0, [pc, #404]	@ (8001a98 <HAL_ADC_Init+0x298>)
 8001902:	f7ff ff43 	bl	800178c <LL_ADC_IsEnabled>
 8001906:	4604      	mov	r4, r0
 8001908:	4864      	ldr	r0, [pc, #400]	@ (8001a9c <HAL_ADC_Init+0x29c>)
 800190a:	f7ff ff3f 	bl	800178c <LL_ADC_IsEnabled>
 800190e:	4603      	mov	r3, r0
 8001910:	4323      	orrs	r3, r4
 8001912:	2b00      	cmp	r3, #0
 8001914:	d105      	bne.n	8001922 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4619      	mov	r1, r3
 800191c:	4860      	ldr	r0, [pc, #384]	@ (8001aa0 <HAL_ADC_Init+0x2a0>)
 800191e:	f7ff fd73 	bl	8001408 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	7e5b      	ldrb	r3, [r3, #25]
 8001926:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800192c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001932:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001938:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001940:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d106      	bne.n	800195e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001954:	3b01      	subs	r3, #1
 8001956:	045b      	lsls	r3, r3, #17
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001972:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4313      	orrs	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	4b48      	ldr	r3, [pc, #288]	@ (8001aa4 <HAL_ADC_Init+0x2a4>)
 8001982:	4013      	ands	r3, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	69b9      	ldr	r1, [r7, #24]
 800198a:	430b      	orrs	r3, r1
 800198c:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff ff15 	bl	80017d8 <LL_ADC_INJ_IsConversionOngoing>
 80019ae:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d13d      	bne.n	8001a32 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d13a      	bne.n	8001a32 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	7e1b      	ldrb	r3, [r3, #24]
 80019c0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80019c8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 80019ca:	4313      	orrs	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80019d8:	f023 0302 	bic.w	r3, r3, #2
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	6812      	ldr	r2, [r2, #0]
 80019e0:	69b9      	ldr	r1, [r7, #24]
 80019e2:	430b      	orrs	r3, r1
 80019e4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d118      	bne.n	8001a22 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80019fa:	f023 0304 	bic.w	r3, r3, #4
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a06:	4311      	orrs	r1, r2
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001a12:	430a      	orrs	r2, r1
 8001a14:	431a      	orrs	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f042 0201 	orr.w	r2, r2, #1
 8001a1e:	611a      	str	r2, [r3, #16]
 8001a20:	e007      	b.n	8001a32 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	691a      	ldr	r2, [r3, #16]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 0201 	bic.w	r2, r2, #1
 8001a30:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d10c      	bne.n	8001a54 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a40:	f023 010f 	bic.w	r1, r3, #15
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	1e5a      	subs	r2, r3, #1
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a52:	e007      	b.n	8001a64 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 020f 	bic.w	r2, r2, #15
 8001a62:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a68:	f023 0303 	bic.w	r3, r3, #3
 8001a6c:	f043 0201 	orr.w	r2, r3, #1
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a74:	e007      	b.n	8001a86 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7a:	f043 0210 	orr.w	r2, r3, #16
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a86:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3724      	adds	r7, #36	@ 0x24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd90      	pop	{r4, r7, pc}
 8001a90:	20000000 	.word	0x20000000
 8001a94:	053e2d63 	.word	0x053e2d63
 8001a98:	42028000 	.word	0x42028000
 8001a9c:	42028100 	.word	0x42028100
 8001aa0:	42028300 	.word	0x42028300
 8001aa4:	fff04007 	.word	0xfff04007

08001aa8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b0b6      	sub	sp, #216	@ 0xd8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d101      	bne.n	8001aca <HAL_ADC_ConfigChannel+0x22>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e3e6      	b.n	8002298 <HAL_ADC_ConfigChannel+0x7f0>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fe6b 	bl	80017b2 <LL_ADC_REG_IsConversionOngoing>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f040 83cb 	bne.w	800227a <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d009      	beq.n	8001b00 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4ab0      	ldr	r2, [pc, #704]	@ (8001db4 <HAL_ADC_ConfigChannel+0x30c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d109      	bne.n	8001b0a <HAL_ADC_ConfigChannel+0x62>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	4aaf      	ldr	r2, [pc, #700]	@ (8001db8 <HAL_ADC_ConfigChannel+0x310>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d104      	bne.n	8001b0a <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fcc5 	bl	8001494 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	6859      	ldr	r1, [r3, #4]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	f7ff fd6e 	bl	80015f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff fe46 	bl	80017b2 <LL_ADC_REG_IsConversionOngoing>
 8001b26:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fe52 	bl	80017d8 <LL_ADC_INJ_IsConversionOngoing>
 8001b34:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b38:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f040 81dd 	bne.w	8001efc <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f040 81d8 	bne.w	8001efc <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b54:	d10f      	bne.n	8001b76 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	4619      	mov	r1, r3
 8001b62:	f7ff fd75 	bl	8001650 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff fd2f 	bl	80015d2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001b74:	e00e      	b.n	8001b94 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6818      	ldr	r0, [r3, #0]
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	6819      	ldr	r1, [r3, #0]
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	461a      	mov	r2, r3
 8001b84:	f7ff fd64 	bl	8001650 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fd1f 	bl	80015d2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	695a      	ldr	r2, [r3, #20]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	08db      	lsrs	r3, r3, #3
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d022      	beq.n	8001bfc <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	6919      	ldr	r1, [r3, #16]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001bc6:	f7ff fc79 	bl	80014bc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6818      	ldr	r0, [r3, #0]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	6919      	ldr	r1, [r3, #16]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f7ff fcc5 	bl	8001566 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6818      	ldr	r0, [r3, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d102      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x14a>
 8001bec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bf0:	e000      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x14c>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	f7ff fcd1 	bl	800159c <LL_ADC_SetOffsetSaturation>
 8001bfa:	e17f      	b.n	8001efc <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2100      	movs	r1, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fc7e 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10a      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x180>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fc73 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	0e9b      	lsrs	r3, r3, #26
 8001c22:	f003 021f 	and.w	r2, r3, #31
 8001c26:	e01e      	b.n	8001c66 <HAL_ADC_ConfigChannel+0x1be>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fc68 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8001c46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8001c4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8001c56:	2320      	movs	r3, #32
 8001c58:	e004      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8001c5a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c5e:	fab3 f383 	clz	r3, r3
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d105      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x1d6>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	0e9b      	lsrs	r3, r3, #26
 8001c78:	f003 031f 	and.w	r3, r3, #31
 8001c7c:	e018      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x208>
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001c9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8001ca2:	2320      	movs	r3, #32
 8001ca4:	e004      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8001ca6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001caa:	fab3 f383 	clz	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d106      	bne.n	8001cc2 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fc37 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fc1b 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10a      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x246>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2101      	movs	r1, #1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fc10 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	0e9b      	lsrs	r3, r3, #26
 8001ce8:	f003 021f 	and.w	r2, r3, #31
 8001cec:	e01e      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x284>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fc05 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001d0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001d14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8001d1c:	2320      	movs	r3, #32
 8001d1e:	e004      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8001d20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d24:	fab3 f383 	clz	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d105      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x29c>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	0e9b      	lsrs	r3, r3, #26
 8001d3e:	f003 031f 	and.w	r3, r3, #31
 8001d42:	e018      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x2ce>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001d58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001d60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8001d68:	2320      	movs	r3, #32
 8001d6a:	e004      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8001d6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d70:	fab3 f383 	clz	r3, r3
 8001d74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d106      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2101      	movs	r1, #1
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fbd4 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2102      	movs	r1, #2
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fbb8 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001d94:	4603      	mov	r3, r0
 8001d96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10e      	bne.n	8001dbc <HAL_ADC_ConfigChannel+0x314>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2102      	movs	r1, #2
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff fbad 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001daa:	4603      	mov	r3, r0
 8001dac:	0e9b      	lsrs	r3, r3, #26
 8001dae:	f003 021f 	and.w	r2, r3, #31
 8001db2:	e022      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x352>
 8001db4:	04300002 	.word	0x04300002
 8001db8:	407f0000 	.word	0x407f0000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2102      	movs	r1, #2
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff fb9e 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dd2:	fa93 f3a3 	rbit	r3, r3
 8001dd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001dda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001dde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001de2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8001dea:	2320      	movs	r3, #32
 8001dec:	e004      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8001dee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d105      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x36a>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	0e9b      	lsrs	r3, r3, #26
 8001e0c:	f003 031f 	and.w	r3, r3, #31
 8001e10:	e016      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x398>
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e1e:	fa93 f3a3 	rbit	r3, r3
 8001e22:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001e24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001e2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8001e32:	2320      	movs	r3, #32
 8001e34:	e004      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8001e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e3a:	fab3 f383 	clz	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d106      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2102      	movs	r1, #2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fb6f 	bl	8001530 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2103      	movs	r1, #3
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fb53 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10a      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x3d6>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2103      	movs	r1, #3
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fb48 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001e74:	4603      	mov	r3, r0
 8001e76:	0e9b      	lsrs	r3, r3, #26
 8001e78:	f003 021f 	and.w	r2, r3, #31
 8001e7c:	e017      	b.n	8001eae <HAL_ADC_ConfigChannel+0x406>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2103      	movs	r1, #3
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fb3d 	bl	8001504 <LL_ADC_GetOffsetChannel>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e90:	fa93 f3a3 	rbit	r3, r3
 8001e94:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e98:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001e9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	e003      	b.n	8001eac <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001ea4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d105      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x41e>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	0e9b      	lsrs	r3, r3, #26
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	e011      	b.n	8001eea <HAL_ADC_ConfigChannel+0x442>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ecc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ece:	fa93 f3a3 	rbit	r3, r3
 8001ed2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001ed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8001ede:	2320      	movs	r3, #32
 8001ee0:	e003      	b.n	8001eea <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8001ee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ee4:	fab3 f383 	clz	r3, r3
 8001ee8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d106      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2103      	movs	r1, #3
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff fb1a 	bl	8001530 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fc43 	bl	800178c <LL_ADC_IsEnabled>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f040 813f 	bne.w	800218c <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6818      	ldr	r0, [r3, #0]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	6819      	ldr	r1, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	f7ff fbc4 	bl	80016a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a8e      	ldr	r2, [pc, #568]	@ (8002160 <HAL_ADC_ConfigChannel+0x6b8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	f040 8130 	bne.w	800218c <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10b      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x4ac>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	0e9b      	lsrs	r3, r3, #26
 8001f42:	3301      	adds	r3, #1
 8001f44:	f003 031f 	and.w	r3, r3, #31
 8001f48:	2b09      	cmp	r3, #9
 8001f4a:	bf94      	ite	ls
 8001f4c:	2301      	movls	r3, #1
 8001f4e:	2300      	movhi	r3, #0
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	e019      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x4e0>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f5c:	fa93 f3a3 	rbit	r3, r3
 8001f60:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001f62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f64:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001f66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8001f6c:	2320      	movs	r3, #32
 8001f6e:	e003      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8001f70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f72:	fab3 f383 	clz	r3, r3
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	3301      	adds	r3, #1
 8001f7a:	f003 031f 	and.w	r3, r3, #31
 8001f7e:	2b09      	cmp	r3, #9
 8001f80:	bf94      	ite	ls
 8001f82:	2301      	movls	r3, #1
 8001f84:	2300      	movhi	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d079      	beq.n	8002080 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d107      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x500>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0e9b      	lsrs	r3, r3, #26
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	069b      	lsls	r3, r3, #26
 8001fa2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fa6:	e015      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x52c>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fb0:	fa93 f3a3 	rbit	r3, r3
 8001fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fb8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8001fc0:	2320      	movs	r3, #32
 8001fc2:	e003      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8001fc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	3301      	adds	r3, #1
 8001fce:	069b      	lsls	r3, r3, #26
 8001fd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d109      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x54c>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	0e9b      	lsrs	r3, r3, #26
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	2101      	movs	r1, #1
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	e017      	b.n	8002024 <HAL_ADC_ConfigChannel+0x57c>
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ffc:	fa93 f3a3 	rbit	r3, r3
 8002000:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002004:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 800200c:	2320      	movs	r3, #32
 800200e:	e003      	b.n	8002018 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002012:	fab3 f383 	clz	r3, r3
 8002016:	b2db      	uxtb	r3, r3
 8002018:	3301      	adds	r3, #1
 800201a:	f003 031f 	and.w	r3, r3, #31
 800201e:	2101      	movs	r1, #1
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	ea42 0103 	orr.w	r1, r2, r3
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10a      	bne.n	800204a <HAL_ADC_ConfigChannel+0x5a2>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	0e9b      	lsrs	r3, r3, #26
 800203a:	3301      	adds	r3, #1
 800203c:	f003 021f 	and.w	r2, r3, #31
 8002040:	4613      	mov	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4413      	add	r3, r2
 8002046:	051b      	lsls	r3, r3, #20
 8002048:	e018      	b.n	800207c <HAL_ADC_ConfigChannel+0x5d4>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002052:	fa93 f3a3 	rbit	r3, r3
 8002056:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800205a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800205c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002062:	2320      	movs	r3, #32
 8002064:	e003      	b.n	800206e <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002068:	fab3 f383 	clz	r3, r3
 800206c:	b2db      	uxtb	r3, r3
 800206e:	3301      	adds	r3, #1
 8002070:	f003 021f 	and.w	r2, r3, #31
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800207c:	430b      	orrs	r3, r1
 800207e:	e080      	b.n	8002182 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002088:	2b00      	cmp	r3, #0
 800208a:	d107      	bne.n	800209c <HAL_ADC_ConfigChannel+0x5f4>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	0e9b      	lsrs	r3, r3, #26
 8002092:	3301      	adds	r3, #1
 8002094:	069b      	lsls	r3, r3, #26
 8002096:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800209a:	e015      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x620>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a4:	fa93 f3a3 	rbit	r3, r3
 80020a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80020ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80020b4:	2320      	movs	r3, #32
 80020b6:	e003      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80020b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ba:	fab3 f383 	clz	r3, r3
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	069b      	lsls	r3, r3, #26
 80020c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d109      	bne.n	80020e8 <HAL_ADC_ConfigChannel+0x640>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	0e9b      	lsrs	r3, r3, #26
 80020da:	3301      	adds	r3, #1
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	2101      	movs	r1, #1
 80020e2:	fa01 f303 	lsl.w	r3, r1, r3
 80020e6:	e017      	b.n	8002118 <HAL_ADC_ConfigChannel+0x670>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	fa93 f3a3 	rbit	r3, r3
 80020f4:	61fb      	str	r3, [r7, #28]
  return result;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002100:	2320      	movs	r3, #32
 8002102:	e003      	b.n	800210c <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	3301      	adds	r3, #1
 800210e:	f003 031f 	and.w	r3, r3, #31
 8002112:	2101      	movs	r1, #1
 8002114:	fa01 f303 	lsl.w	r3, r1, r3
 8002118:	ea42 0103 	orr.w	r1, r2, r3
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10d      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x69c>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	0e9b      	lsrs	r3, r3, #26
 800212e:	3301      	adds	r3, #1
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	3b1e      	subs	r3, #30
 800213c:	051b      	lsls	r3, r3, #20
 800213e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002142:	e01d      	b.n	8002180 <HAL_ADC_ConfigChannel+0x6d8>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	fa93 f3a3 	rbit	r3, r3
 8002150:	613b      	str	r3, [r7, #16]
  return result;
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d103      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 800215c:	2320      	movs	r3, #32
 800215e:	e005      	b.n	800216c <HAL_ADC_ConfigChannel+0x6c4>
 8002160:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3301      	adds	r3, #1
 800216e:	f003 021f 	and.w	r2, r3, #31
 8002172:	4613      	mov	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	4413      	add	r3, r2
 8002178:	3b1e      	subs	r3, #30
 800217a:	051b      	lsls	r3, r3, #20
 800217c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002180:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002186:	4619      	mov	r1, r3
 8002188:	f7ff fa62 	bl	8001650 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b43      	ldr	r3, [pc, #268]	@ (80022a0 <HAL_ADC_ConfigChannel+0x7f8>)
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d079      	beq.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002198:	4842      	ldr	r0, [pc, #264]	@ (80022a4 <HAL_ADC_ConfigChannel+0x7fc>)
 800219a:	f7ff f95b 	bl	8001454 <LL_ADC_GetCommonPathInternalCh>
 800219e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a40      	ldr	r2, [pc, #256]	@ (80022a8 <HAL_ADC_ConfigChannel+0x800>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d124      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d11e      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a3b      	ldr	r2, [pc, #236]	@ (80022ac <HAL_ADC_ConfigChannel+0x804>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d164      	bne.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021ca:	4619      	mov	r1, r3
 80021cc:	4835      	ldr	r0, [pc, #212]	@ (80022a4 <HAL_ADC_ConfigChannel+0x7fc>)
 80021ce:	f7ff f92e 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021d2:	4b37      	ldr	r3, [pc, #220]	@ (80022b0 <HAL_ADC_ConfigChannel+0x808>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	099b      	lsrs	r3, r3, #6
 80021d8:	4a36      	ldr	r2, [pc, #216]	@ (80022b4 <HAL_ADC_ConfigChannel+0x80c>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	099b      	lsrs	r3, r3, #6
 80021e0:	3301      	adds	r3, #1
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021e6:	e002      	b.n	80021ee <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f9      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021f4:	e04a      	b.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a2f      	ldr	r2, [pc, #188]	@ (80022b8 <HAL_ADC_ConfigChannel+0x810>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d113      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002200:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002204:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d10d      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a2a      	ldr	r2, [pc, #168]	@ (80022bc <HAL_ADC_ConfigChannel+0x814>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d13a      	bne.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002216:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800221a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800221e:	4619      	mov	r1, r3
 8002220:	4820      	ldr	r0, [pc, #128]	@ (80022a4 <HAL_ADC_ConfigChannel+0x7fc>)
 8002222:	f7ff f904 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002226:	e031      	b.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a24      	ldr	r2, [pc, #144]	@ (80022c0 <HAL_ADC_ConfigChannel+0x818>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d113      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10d      	bne.n	800225a <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a1a      	ldr	r2, [pc, #104]	@ (80022ac <HAL_ADC_ConfigChannel+0x804>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d121      	bne.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002248:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800224c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002250:	4619      	mov	r1, r3
 8002252:	4814      	ldr	r0, [pc, #80]	@ (80022a4 <HAL_ADC_ConfigChannel+0x7fc>)
 8002254:	f7ff f8eb 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002258:	e018      	b.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a19      	ldr	r2, [pc, #100]	@ (80022c4 <HAL_ADC_ConfigChannel+0x81c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d113      	bne.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <HAL_ADC_ConfigChannel+0x804>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00e      	beq.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f8fc 	bl	8001470 <LL_ADC_EnableChannelVDDcore>
 8002278:	e008      	b.n	800228c <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800227e:	f043 0220 	orr.w	r2, r3, #32
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002294:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002298:	4618      	mov	r0, r3
 800229a:	37d8      	adds	r7, #216	@ 0xd8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	80080000 	.word	0x80080000
 80022a4:	42028300 	.word	0x42028300
 80022a8:	c3210000 	.word	0xc3210000
 80022ac:	42028000 	.word	0x42028000
 80022b0:	20000000 	.word	0x20000000
 80022b4:	053e2d63 	.word	0x053e2d63
 80022b8:	43290000 	.word	0x43290000
 80022bc:	42028100 	.word	0x42028100
 80022c0:	c7520000 	.word	0xc7520000
 80022c4:	475a0000 	.word	0x475a0000

080022c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022e4:	4013      	ands	r3, r2
 80022e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022fa:	4a04      	ldr	r2, [pc, #16]	@ (800230c <__NVIC_SetPriorityGrouping+0x44>)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	60d3      	str	r3, [r2, #12]
}
 8002300:	bf00      	nop
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002314:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <__NVIC_GetPriorityGrouping+0x18>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	0a1b      	lsrs	r3, r3, #8
 800231a:	f003 0307 	and.w	r3, r3, #7
}
 800231e:	4618      	mov	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	6039      	str	r1, [r7, #0]
 8002336:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002338:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800233c:	2b00      	cmp	r3, #0
 800233e:	db0a      	blt.n	8002356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	b2da      	uxtb	r2, r3
 8002344:	490c      	ldr	r1, [pc, #48]	@ (8002378 <__NVIC_SetPriority+0x4c>)
 8002346:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800234a:	0112      	lsls	r2, r2, #4
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	440b      	add	r3, r1
 8002350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002354:	e00a      	b.n	800236c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4908      	ldr	r1, [pc, #32]	@ (800237c <__NVIC_SetPriority+0x50>)
 800235c:	88fb      	ldrh	r3, [r7, #6]
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	3b04      	subs	r3, #4
 8002364:	0112      	lsls	r2, r2, #4
 8002366:	b2d2      	uxtb	r2, r2
 8002368:	440b      	add	r3, r1
 800236a:	761a      	strb	r2, [r3, #24]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	e000e100 	.word	0xe000e100
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002380:	b480      	push	{r7}
 8002382:	b089      	sub	sp, #36	@ 0x24
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f1c3 0307 	rsb	r3, r3, #7
 800239a:	2b04      	cmp	r3, #4
 800239c:	bf28      	it	cs
 800239e:	2304      	movcs	r3, #4
 80023a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3304      	adds	r3, #4
 80023a6:	2b06      	cmp	r3, #6
 80023a8:	d902      	bls.n	80023b0 <NVIC_EncodePriority+0x30>
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	3b03      	subs	r3, #3
 80023ae:	e000      	b.n	80023b2 <NVIC_EncodePriority+0x32>
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b4:	f04f 32ff 	mov.w	r2, #4294967295
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43da      	mvns	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	401a      	ands	r2, r3
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c8:	f04f 31ff 	mov.w	r1, #4294967295
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	fa01 f303 	lsl.w	r3, r1, r3
 80023d2:	43d9      	mvns	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d8:	4313      	orrs	r3, r2
         );
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3724      	adds	r7, #36	@ 0x24
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff ff6a 	bl	80022c8 <__NVIC_SetPriorityGrouping>
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
 8002408:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800240a:	f7ff ff81 	bl	8002310 <__NVIC_GetPriorityGrouping>
 800240e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	6978      	ldr	r0, [r7, #20]
 8002416:	f7ff ffb3 	bl	8002380 <NVIC_EncodePriority>
 800241a:	4602      	mov	r2, r0
 800241c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff82 	bl	800232c <__NVIC_SetPriority>
}
 8002428:	bf00      	nop
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3b01      	subs	r3, #1
 800243c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002440:	d301      	bcc.n	8002446 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002442:	2301      	movs	r3, #1
 8002444:	e00d      	b.n	8002462 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002446:	4a0a      	ldr	r2, [pc, #40]	@ (8002470 <HAL_SYSTICK_Config+0x40>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3b01      	subs	r3, #1
 800244c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800244e:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <HAL_SYSTICK_Config+0x40>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002454:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_SYSTICK_Config+0x40>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a05      	ldr	r2, [pc, #20]	@ (8002470 <HAL_SYSTICK_Config+0x40>)
 800245a:	f043 0303 	orr.w	r3, r3, #3
 800245e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e010 	.word	0xe000e010

08002474 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d844      	bhi.n	800250c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002482:	a201      	add	r2, pc, #4	@ (adr r2, 8002488 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002488:	080024ab 	.word	0x080024ab
 800248c:	080024c9 	.word	0x080024c9
 8002490:	080024eb 	.word	0x080024eb
 8002494:	0800250d 	.word	0x0800250d
 8002498:	0800249d 	.word	0x0800249d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800249c:	4b1f      	ldr	r3, [pc, #124]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a1e      	ldr	r2, [pc, #120]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024a2:	f043 0304 	orr.w	r3, r3, #4
 80024a6:	6013      	str	r3, [r2, #0]
      break;
 80024a8:	e031      	b.n	800250e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024aa:	4b1c      	ldr	r3, [pc, #112]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1b      	ldr	r2, [pc, #108]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024b0:	f023 0304 	bic.w	r3, r3, #4
 80024b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80024b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024bc:	4a18      	ldr	r2, [pc, #96]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024be:	f023 030c 	bic.w	r3, r3, #12
 80024c2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80024c6:	e022      	b.n	800250e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024c8:	4b14      	ldr	r3, [pc, #80]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a13      	ldr	r2, [pc, #76]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024ce:	f023 0304 	bic.w	r3, r3, #4
 80024d2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80024d4:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024da:	f023 030c 	bic.w	r3, r3, #12
 80024de:	4a10      	ldr	r2, [pc, #64]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80024e8:	e011      	b.n	800250e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80024ea:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a0b      	ldr	r2, [pc, #44]	@ (800251c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80024f0:	f023 0304 	bic.w	r3, r3, #4
 80024f4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80024f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80024f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024fc:	f023 030c 	bic.w	r3, r3, #12
 8002500:	4a07      	ldr	r2, [pc, #28]	@ (8002520 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002502:	f043 0308 	orr.w	r3, r3, #8
 8002506:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800250a:	e000      	b.n	800250e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800250c:	bf00      	nop
  }
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000e010 	.word	0xe000e010
 8002520:	44020c00 	.word	0x44020c00

08002524 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800252a:	4b17      	ldr	r3, [pc, #92]	@ (8002588 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	d002      	beq.n	800253c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002536:	2304      	movs	r3, #4
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	e01e      	b.n	800257a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800253e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002542:	f003 030c 	and.w	r3, r3, #12
 8002546:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	2b08      	cmp	r3, #8
 800254c:	d00f      	beq.n	800256e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	2b08      	cmp	r3, #8
 8002552:	d80f      	bhi.n	8002574 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d003      	beq.n	8002568 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002560:	e008      	b.n	8002574 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002562:	2300      	movs	r3, #0
 8002564:	607b      	str	r3, [r7, #4]
        break;
 8002566:	e008      	b.n	800257a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002568:	2301      	movs	r3, #1
 800256a:	607b      	str	r3, [r7, #4]
        break;
 800256c:	e005      	b.n	800257a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800256e:	2302      	movs	r3, #2
 8002570:	607b      	str	r3, [r7, #4]
        break;
 8002572:	e002      	b.n	800257a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002574:	2300      	movs	r3, #0
 8002576:	607b      	str	r3, [r7, #4]
        break;
 8002578:	bf00      	nop
    }
  }
  return systick_source;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000e010 	.word	0xe000e010
 800258c:	44020c00 	.word	0x44020c00

08002590 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800259e:	e136      	b.n	800280e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2101      	movs	r1, #1
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8128 	beq.w	8002808 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x38>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	2b12      	cmp	r3, #18
 80025c6:	d125      	bne.n	8002614 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	08da      	lsrs	r2, r3, #3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3208      	adds	r2, #8
 80025d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	220f      	movs	r2, #15
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4013      	ands	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	f003 020f 	and.w	r2, r3, #15
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	4313      	orrs	r3, r2
 8002604:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	08da      	lsrs	r2, r3, #3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3208      	adds	r2, #8
 800260e:	6979      	ldr	r1, [r7, #20]
 8002610:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	2203      	movs	r2, #3
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4013      	ands	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0203 	and.w	r2, r3, #3
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	4313      	orrs	r3, r2
 8002640:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d00b      	beq.n	8002668 <HAL_GPIO_Init+0xd8>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b02      	cmp	r3, #2
 8002656:	d007      	beq.n	8002668 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800265c:	2b11      	cmp	r3, #17
 800265e:	d003      	beq.n	8002668 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b12      	cmp	r3, #18
 8002666:	d130      	bne.n	80026ca <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	2203      	movs	r2, #3
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	4013      	ands	r3, r2
 800267e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	4313      	orrs	r3, r2
 8002690:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800269e:	2201      	movs	r2, #1
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	4013      	ands	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	091b      	lsrs	r3, r3, #4
 80026b4:	f003 0201 	and.w	r2, r3, #1
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b03      	cmp	r3, #3
 80026d0:	d017      	beq.n	8002702 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	2203      	movs	r2, #3
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	43db      	mvns	r3, r3
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	4013      	ands	r3, r2
 80026e8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d07c      	beq.n	8002808 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800270e:	4a47      	ldr	r2, [pc, #284]	@ (800282c <HAL_GPIO_Init+0x29c>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	089b      	lsrs	r3, r3, #2
 8002714:	3318      	adds	r3, #24
 8002716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	220f      	movs	r2, #15
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	4013      	ands	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	0a9a      	lsrs	r2, r3, #10
 8002736:	4b3e      	ldr	r3, [pc, #248]	@ (8002830 <HAL_GPIO_Init+0x2a0>)
 8002738:	4013      	ands	r3, r2
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	f002 0203 	and.w	r2, r2, #3
 8002740:	00d2      	lsls	r2, r2, #3
 8002742:	4093      	lsls	r3, r2
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	4313      	orrs	r3, r2
 8002748:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800274a:	4938      	ldr	r1, [pc, #224]	@ (800282c <HAL_GPIO_Init+0x29c>)
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	089b      	lsrs	r3, r3, #2
 8002750:	3318      	adds	r3, #24
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002758:	4b34      	ldr	r3, [pc, #208]	@ (800282c <HAL_GPIO_Init+0x29c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	43db      	mvns	r3, r3
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	4013      	ands	r3, r2
 8002766:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	4313      	orrs	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800277c:	4a2b      	ldr	r2, [pc, #172]	@ (800282c <HAL_GPIO_Init+0x29c>)
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002782:	4b2a      	ldr	r3, [pc, #168]	@ (800282c <HAL_GPIO_Init+0x29c>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	43db      	mvns	r3, r3
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	4013      	ands	r3, r2
 8002790:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80027a6:	4a21      	ldr	r2, [pc, #132]	@ (800282c <HAL_GPIO_Init+0x29c>)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80027ac:	4b1f      	ldr	r3, [pc, #124]	@ (800282c <HAL_GPIO_Init+0x29c>)
 80027ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027b2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	697a      	ldr	r2, [r7, #20]
 80027ba:	4013      	ands	r3, r2
 80027bc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80027d2:	4a16      	ldr	r2, [pc, #88]	@ (800282c <HAL_GPIO_Init+0x29c>)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80027da:	4b14      	ldr	r3, [pc, #80]	@ (800282c <HAL_GPIO_Init+0x29c>)
 80027dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027e0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	4013      	ands	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002800:	4a0a      	ldr	r2, [pc, #40]	@ (800282c <HAL_GPIO_Init+0x29c>)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	3301      	adds	r3, #1
 800280c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	fa22 f303 	lsr.w	r3, r2, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	f47f aec1 	bne.w	80025a0 <HAL_GPIO_Init+0x10>
  }
}
 800281e:	bf00      	nop
 8002820:	bf00      	nop
 8002822:	371c      	adds	r7, #28
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	44022000 	.word	0x44022000
 8002830:	002f7f7f 	.word	0x002f7f7f

08002834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	807b      	strh	r3, [r7, #2]
 8002840:	4613      	mov	r3, r2
 8002842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002844:	787b      	ldrb	r3, [r7, #1]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800284a:	887a      	ldrh	r2, [r7, #2]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002850:	e002      	b.n	8002858 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <HAL_ICACHE_Enable+0x1c>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <HAL_ICACHE_Enable+0x1c>)
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	40030400 	.word	0x40030400

08002884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b088      	sub	sp, #32
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d102      	bne.n	8002898 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	f000 bc28 	b.w	80030e8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002898:	4b94      	ldr	r3, [pc, #592]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	f003 0318 	and.w	r3, r3, #24
 80028a0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80028a2:	4b92      	ldr	r3, [pc, #584]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80028a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a6:	f003 0303 	and.w	r3, r3, #3
 80028aa:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0310 	and.w	r3, r3, #16
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d05b      	beq.n	8002970 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	d005      	beq.n	80028ca <HAL_RCC_OscConfig+0x46>
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	2b18      	cmp	r3, #24
 80028c2:	d114      	bne.n	80028ee <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d111      	bne.n	80028ee <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d102      	bne.n	80028d8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	f000 bc08 	b.w	80030e8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80028d8:	4b84      	ldr	r3, [pc, #528]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	041b      	lsls	r3, r3, #16
 80028e6:	4981      	ldr	r1, [pc, #516]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80028ec:	e040      	b.n	8002970 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d023      	beq.n	800293e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80028f6:	4b7d      	ldr	r3, [pc, #500]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a7c      	ldr	r2, [pc, #496]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80028fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7fe fd51 	bl	80013a8 <HAL_GetTick>
 8002906:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800290a:	f7fe fd4d 	bl	80013a8 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e3e5      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800291c:	4b73      	ldr	r3, [pc, #460]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002928:	4b70      	ldr	r3, [pc, #448]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	041b      	lsls	r3, r3, #16
 8002936:	496d      	ldr	r1, [pc, #436]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002938:	4313      	orrs	r3, r2
 800293a:	618b      	str	r3, [r1, #24]
 800293c:	e018      	b.n	8002970 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800293e:	4b6b      	ldr	r3, [pc, #428]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a6a      	ldr	r2, [pc, #424]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002944:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294a:	f7fe fd2d 	bl	80013a8 <HAL_GetTick>
 800294e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002952:	f7fe fd29 	bl	80013a8 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e3c1      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002964:	4b61      	ldr	r3, [pc, #388]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f0      	bne.n	8002952 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80a0 	beq.w	8002abe <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	2b10      	cmp	r3, #16
 8002982:	d005      	beq.n	8002990 <HAL_RCC_OscConfig+0x10c>
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	2b18      	cmp	r3, #24
 8002988:	d109      	bne.n	800299e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	2b03      	cmp	r3, #3
 800298e:	d106      	bne.n	800299e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	f040 8092 	bne.w	8002abe <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e3a4      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a6:	d106      	bne.n	80029b6 <HAL_RCC_OscConfig+0x132>
 80029a8:	4b50      	ldr	r3, [pc, #320]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a4f      	ldr	r2, [pc, #316]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	e058      	b.n	8002a68 <HAL_RCC_OscConfig+0x1e4>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d112      	bne.n	80029e4 <HAL_RCC_OscConfig+0x160>
 80029be:	4b4b      	ldr	r3, [pc, #300]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a4a      	ldr	r2, [pc, #296]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	4b48      	ldr	r3, [pc, #288]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a47      	ldr	r2, [pc, #284]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	4b45      	ldr	r3, [pc, #276]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a44      	ldr	r2, [pc, #272]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029e0:	6013      	str	r3, [r2, #0]
 80029e2:	e041      	b.n	8002a68 <HAL_RCC_OscConfig+0x1e4>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029ec:	d112      	bne.n	8002a14 <HAL_RCC_OscConfig+0x190>
 80029ee:	4b3f      	ldr	r3, [pc, #252]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a3e      	ldr	r2, [pc, #248]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	4b3c      	ldr	r3, [pc, #240]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a3b      	ldr	r2, [pc, #236]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	4b39      	ldr	r3, [pc, #228]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a38      	ldr	r2, [pc, #224]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	e029      	b.n	8002a68 <HAL_RCC_OscConfig+0x1e4>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002a1c:	d112      	bne.n	8002a44 <HAL_RCC_OscConfig+0x1c0>
 8002a1e:	4b33      	ldr	r3, [pc, #204]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a32      	ldr	r2, [pc, #200]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	4b30      	ldr	r3, [pc, #192]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a2f      	ldr	r2, [pc, #188]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a30:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	4b2d      	ldr	r3, [pc, #180]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a2c      	ldr	r2, [pc, #176]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	e011      	b.n	8002a68 <HAL_RCC_OscConfig+0x1e4>
 8002a44:	4b29      	ldr	r3, [pc, #164]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a28      	ldr	r2, [pc, #160]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a25      	ldr	r2, [pc, #148]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b23      	ldr	r3, [pc, #140]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a22      	ldr	r2, [pc, #136]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a62:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d013      	beq.n	8002a98 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7fe fc9a 	bl	80013a8 <HAL_GetTick>
 8002a74:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002a78:	f7fe fc96 	bl	80013a8 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	@ 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e32e      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a8a:	4b18      	ldr	r3, [pc, #96]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x1f4>
 8002a96:	e012      	b.n	8002abe <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a98:	f7fe fc86 	bl	80013a8 <HAL_GetTick>
 8002a9c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002aa0:	f7fe fc82 	bl	80013a8 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b64      	cmp	r3, #100	@ 0x64
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e31a      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8002aec <HAL_RCC_OscConfig+0x268>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 809a 	beq.w	8002c00 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d005      	beq.n	8002ade <HAL_RCC_OscConfig+0x25a>
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	2b18      	cmp	r3, #24
 8002ad6:	d149      	bne.n	8002b6c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d146      	bne.n	8002b6c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d104      	bne.n	8002af0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e2fe      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
 8002aea:	bf00      	nop
 8002aec:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d11c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002af6:	4b9a      	ldr	r3, [pc, #616]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0218 	and.w	r2, r3, #24
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d014      	beq.n	8002b30 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002b06:	4b96      	ldr	r3, [pc, #600]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 0218 	bic.w	r2, r3, #24
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	4993      	ldr	r1, [pc, #588]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002b18:	f000 fdd0 	bl	80036bc <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b1c:	4b91      	ldr	r3, [pc, #580]	@ (8002d64 <HAL_RCC_OscConfig+0x4e0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fe fbb7 	bl	8001294 <HAL_InitTick>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e2db      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7fe fc3a 	bl	80013a8 <HAL_GetTick>
 8002b34:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002b38:	f7fe fc36 	bl	80013a8 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e2ce      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b4a:	4b85      	ldr	r3, [pc, #532]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0f0      	beq.n	8002b38 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002b56:	4b82      	ldr	r3, [pc, #520]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	041b      	lsls	r3, r3, #16
 8002b64:	497e      	ldr	r1, [pc, #504]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002b6a:	e049      	b.n	8002c00 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d02c      	beq.n	8002bce <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002b74:	4b7a      	ldr	r3, [pc, #488]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f023 0218 	bic.w	r2, r3, #24
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	4977      	ldr	r1, [pc, #476]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002b86:	4b76      	ldr	r3, [pc, #472]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a75      	ldr	r2, [pc, #468]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b92:	f7fe fc09 	bl	80013a8 <HAL_GetTick>
 8002b96:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002b9a:	f7fe fc05 	bl	80013a8 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e29d      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bac:	4b6c      	ldr	r3, [pc, #432]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002bb8:	4b69      	ldr	r3, [pc, #420]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	041b      	lsls	r3, r3, #16
 8002bc6:	4966      	ldr	r1, [pc, #408]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	610b      	str	r3, [r1, #16]
 8002bcc:	e018      	b.n	8002c00 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bce:	4b64      	ldr	r3, [pc, #400]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a63      	ldr	r2, [pc, #396]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bd4:	f023 0301 	bic.w	r3, r3, #1
 8002bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bda:	f7fe fbe5 	bl	80013a8 <HAL_GetTick>
 8002bde:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002be2:	f7fe fbe1 	bl	80013a8 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e279      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bf4:	4b5a      	ldr	r3, [pc, #360]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f0      	bne.n	8002be2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d03c      	beq.n	8002c86 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d01c      	beq.n	8002c4e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c14:	4b52      	ldr	r3, [pc, #328]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c1a:	4a51      	ldr	r2, [pc, #324]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002c20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c24:	f7fe fbc0 	bl	80013a8 <HAL_GetTick>
 8002c28:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002c2c:	f7fe fbbc 	bl	80013a8 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e254      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002c3e:	4b48      	ldr	r3, [pc, #288]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0ef      	beq.n	8002c2c <HAL_RCC_OscConfig+0x3a8>
 8002c4c:	e01b      	b.n	8002c86 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c4e:	4b44      	ldr	r3, [pc, #272]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c54:	4a42      	ldr	r2, [pc, #264]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002c5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5e:	f7fe fba3 	bl	80013a8 <HAL_GetTick>
 8002c62:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002c66:	f7fe fb9f 	bl	80013a8 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e237      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002c78:	4b39      	ldr	r3, [pc, #228]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1ef      	bne.n	8002c66 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 80d2 	beq.w	8002e38 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002c94:	4b34      	ldr	r3, [pc, #208]	@ (8002d68 <HAL_RCC_OscConfig+0x4e4>)
 8002c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d118      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002ca0:	4b31      	ldr	r3, [pc, #196]	@ (8002d68 <HAL_RCC_OscConfig+0x4e4>)
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	4a30      	ldr	r2, [pc, #192]	@ (8002d68 <HAL_RCC_OscConfig+0x4e4>)
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cac:	f7fe fb7c 	bl	80013a8 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb4:	f7fe fb78 	bl	80013a8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e210      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002cc6:	4b28      	ldr	r3, [pc, #160]	@ (8002d68 <HAL_RCC_OscConfig+0x4e4>)
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d108      	bne.n	8002cec <HAL_RCC_OscConfig+0x468>
 8002cda:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002cdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002cea:	e074      	b.n	8002dd6 <HAL_RCC_OscConfig+0x552>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d118      	bne.n	8002d26 <HAL_RCC_OscConfig+0x4a2>
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002cf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002cfa:	4a19      	ldr	r2, [pc, #100]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002cfc:	f023 0301 	bic.w	r3, r3, #1
 8002d00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d04:	4b16      	ldr	r3, [pc, #88]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d0a:	4a15      	ldr	r2, [pc, #84]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d14:	4b12      	ldr	r3, [pc, #72]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d1a:	4a11      	ldr	r2, [pc, #68]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d1c:	f023 0304 	bic.w	r3, r3, #4
 8002d20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d24:	e057      	b.n	8002dd6 <HAL_RCC_OscConfig+0x552>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b05      	cmp	r3, #5
 8002d2c:	d11e      	bne.n	8002d6c <HAL_RCC_OscConfig+0x4e8>
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d34:	4a0a      	ldr	r2, [pc, #40]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d36:	f043 0304 	orr.w	r3, r3, #4
 8002d3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d3e:	4b08      	ldr	r3, [pc, #32]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d44:	4a06      	ldr	r2, [pc, #24]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d4e:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d54:	4a02      	ldr	r2, [pc, #8]	@ (8002d60 <HAL_RCC_OscConfig+0x4dc>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d5e:	e03a      	b.n	8002dd6 <HAL_RCC_OscConfig+0x552>
 8002d60:	44020c00 	.word	0x44020c00
 8002d64:	20000004 	.word	0x20000004
 8002d68:	44020800 	.word	0x44020800
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b85      	cmp	r3, #133	@ 0x85
 8002d72:	d118      	bne.n	8002da6 <HAL_RCC_OscConfig+0x522>
 8002d74:	4ba2      	ldr	r3, [pc, #648]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d7a:	4aa1      	ldr	r2, [pc, #644]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d7c:	f043 0304 	orr.w	r3, r3, #4
 8002d80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d84:	4b9e      	ldr	r3, [pc, #632]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d8a:	4a9d      	ldr	r2, [pc, #628]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d94:	4b9a      	ldr	r3, [pc, #616]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d9a:	4a99      	ldr	r2, [pc, #612]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002da4:	e017      	b.n	8002dd6 <HAL_RCC_OscConfig+0x552>
 8002da6:	4b96      	ldr	r3, [pc, #600]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dac:	4a94      	ldr	r2, [pc, #592]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002dae:	f023 0301 	bic.w	r3, r3, #1
 8002db2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002db6:	4b92      	ldr	r3, [pc, #584]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002db8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dbc:	4a90      	ldr	r2, [pc, #576]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002dbe:	f023 0304 	bic.w	r3, r3, #4
 8002dc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002dc6:	4b8e      	ldr	r3, [pc, #568]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002dc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dcc:	4a8c      	ldr	r2, [pc, #560]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002dce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d016      	beq.n	8002e0c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dde:	f7fe fae3 	bl	80013a8 <HAL_GetTick>
 8002de2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002de4:	e00a      	b.n	8002dfc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de6:	f7fe fadf 	bl	80013a8 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e175      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dfc:	4b80      	ldr	r3, [pc, #512]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0ed      	beq.n	8002de6 <HAL_RCC_OscConfig+0x562>
 8002e0a:	e015      	b.n	8002e38 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe facc 	bl	80013a8 <HAL_GetTick>
 8002e10:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7fe fac8 	bl	80013a8 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e15e      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e2a:	4b75      	ldr	r3, [pc, #468]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1ed      	bne.n	8002e14 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0320 	and.w	r3, r3, #32
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d036      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d019      	beq.n	8002e80 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a6b      	ldr	r2, [pc, #428]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e52:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e58:	f7fe faa6 	bl	80013a8 <HAL_GetTick>
 8002e5c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002e60:	f7fe faa2 	bl	80013a8 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e13a      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002e72:	4b63      	ldr	r3, [pc, #396]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0f0      	beq.n	8002e60 <HAL_RCC_OscConfig+0x5dc>
 8002e7e:	e018      	b.n	8002eb2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e80:	4b5f      	ldr	r3, [pc, #380]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a5e      	ldr	r2, [pc, #376]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002e86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8c:	f7fe fa8c 	bl	80013a8 <HAL_GetTick>
 8002e90:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002e94:	f7fe fa88 	bl	80013a8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e120      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002ea6:	4b56      	ldr	r3, [pc, #344]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f0      	bne.n	8002e94 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 8115 	beq.w	80030e6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	2b18      	cmp	r3, #24
 8002ec0:	f000 80af 	beq.w	8003022 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	f040 8086 	bne.w	8002fda <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002ece:	4b4c      	ldr	r3, [pc, #304]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a4b      	ldr	r2, [pc, #300]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002ed4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7fe fa65 	bl	80013a8 <HAL_GetTick>
 8002ede:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002ee2:	f7fe fa61 	bl	80013a8 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e0f9      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ef4:	4b42      	ldr	r3, [pc, #264]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f0      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002f00:	4b3f      	ldr	r3, [pc, #252]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f08:	f023 0303 	bic.w	r3, r3, #3
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f14:	0212      	lsls	r2, r2, #8
 8002f16:	430a      	orrs	r2, r1
 8002f18:	4939      	ldr	r1, [pc, #228]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	628b      	str	r3, [r1, #40]	@ 0x28
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f22:	3b01      	subs	r3, #1
 8002f24:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	025b      	lsls	r3, r3, #9
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	041b      	lsls	r3, r3, #16
 8002f3c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f40:	431a      	orrs	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	3b01      	subs	r3, #1
 8002f48:	061b      	lsls	r3, r3, #24
 8002f4a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f4e:	492c      	ldr	r1, [pc, #176]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002f54:	4b2a      	ldr	r3, [pc, #168]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	4a29      	ldr	r2, [pc, #164]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f5a:	f023 0310 	bic.w	r3, r3, #16
 8002f5e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f64:	4a26      	ldr	r2, [pc, #152]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002f6a:	4b25      	ldr	r3, [pc, #148]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6e:	4a24      	ldr	r2, [pc, #144]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f70:	f043 0310 	orr.w	r3, r3, #16
 8002f74:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002f76:	4b22      	ldr	r3, [pc, #136]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7a:	f023 020c 	bic.w	r2, r3, #12
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f82:	491f      	ldr	r1, [pc, #124]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002f88:	4b1d      	ldr	r3, [pc, #116]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	f023 0220 	bic.w	r2, r3, #32
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f94:	491a      	ldr	r1, [pc, #104]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f9a:	4b19      	ldr	r3, [pc, #100]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f9e:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002fa6:	4b16      	ldr	r3, [pc, #88]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a15      	ldr	r2, [pc, #84]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb2:	f7fe f9f9 	bl	80013a8 <HAL_GetTick>
 8002fb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002fba:	f7fe f9f5 	bl	80013a8 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e08d      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0f0      	beq.n	8002fba <HAL_RCC_OscConfig+0x736>
 8002fd8:	e085      	b.n	80030e6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002fda:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a08      	ldr	r2, [pc, #32]	@ (8003000 <HAL_RCC_OscConfig+0x77c>)
 8002fe0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe6:	f7fe f9df 	bl	80013a8 <HAL_GetTick>
 8002fea:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002fec:	e00a      	b.n	8003004 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002fee:	f7fe f9db 	bl	80013a8 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d903      	bls.n	8003004 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e073      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
 8003000:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003004:	4b3a      	ldr	r3, [pc, #232]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ee      	bne.n	8002fee <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003010:	4b37      	ldr	r3, [pc, #220]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 8003012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003014:	4a36      	ldr	r2, [pc, #216]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 8003016:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800301a:	f023 0303 	bic.w	r3, r3, #3
 800301e:	6293      	str	r3, [r2, #40]	@ 0x28
 8003020:	e061      	b.n	80030e6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003022:	4b33      	ldr	r3, [pc, #204]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 8003024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003026:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003028:	4b31      	ldr	r3, [pc, #196]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 800302a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800302c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003032:	2b01      	cmp	r3, #1
 8003034:	d031      	beq.n	800309a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	f003 0203 	and.w	r2, r3, #3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d12a      	bne.n	800309a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	0a1b      	lsrs	r3, r3, #8
 8003048:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d122      	bne.n	800309a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800305e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d11a      	bne.n	800309a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	0a5b      	lsrs	r3, r3, #9
 8003068:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003070:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003072:	429a      	cmp	r2, r3
 8003074:	d111      	bne.n	800309a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	0c1b      	lsrs	r3, r3, #16
 800307a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003082:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003084:	429a      	cmp	r2, r3
 8003086:	d108      	bne.n	800309a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	0e1b      	lsrs	r3, r3, #24
 800308c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003096:	429a      	cmp	r2, r3
 8003098:	d001      	beq.n	800309e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e024      	b.n	80030e8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a2:	08db      	lsrs	r3, r3, #3
 80030a4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d01a      	beq.n	80030e6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80030b0:	4b0f      	ldr	r3, [pc, #60]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b4:	4a0e      	ldr	r2, [pc, #56]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030b6:	f023 0310 	bic.w	r3, r3, #16
 80030ba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030bc:	f7fe f974 	bl	80013a8 <HAL_GetTick>
 80030c0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80030c2:	bf00      	nop
 80030c4:	f7fe f970 	bl	80013a8 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d0f9      	beq.n	80030c4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d4:	4a06      	ldr	r2, [pc, #24]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80030da:	4b05      	ldr	r3, [pc, #20]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030de:	4a04      	ldr	r2, [pc, #16]	@ (80030f0 <HAL_RCC_OscConfig+0x86c>)
 80030e0:	f043 0310 	orr.w	r3, r3, #16
 80030e4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3720      	adds	r7, #32
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	44020c00 	.word	0x44020c00

080030f4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e19e      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003108:	4b83      	ldr	r3, [pc, #524]	@ (8003318 <HAL_RCC_ClockConfig+0x224>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d910      	bls.n	8003138 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003116:	4b80      	ldr	r3, [pc, #512]	@ (8003318 <HAL_RCC_ClockConfig+0x224>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 020f 	bic.w	r2, r3, #15
 800311e:	497e      	ldr	r1, [pc, #504]	@ (8003318 <HAL_RCC_ClockConfig+0x224>)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	4313      	orrs	r3, r2
 8003124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003126:	4b7c      	ldr	r3, [pc, #496]	@ (8003318 <HAL_RCC_ClockConfig+0x224>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	429a      	cmp	r2, r3
 8003132:	d001      	beq.n	8003138 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e186      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d012      	beq.n	800316a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	4b74      	ldr	r3, [pc, #464]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	0a1b      	lsrs	r3, r3, #8
 800314e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003152:	429a      	cmp	r2, r3
 8003154:	d909      	bls.n	800316a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003156:	4b71      	ldr	r3, [pc, #452]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	021b      	lsls	r3, r3, #8
 8003164:	496d      	ldr	r1, [pc, #436]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003166:	4313      	orrs	r3, r2
 8003168:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d012      	beq.n	800319c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691a      	ldr	r2, [r3, #16]
 800317a:	4b68      	ldr	r3, [pc, #416]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	091b      	lsrs	r3, r3, #4
 8003180:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003184:	429a      	cmp	r2, r3
 8003186:	d909      	bls.n	800319c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003188:	4b64      	ldr	r3, [pc, #400]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	4961      	ldr	r1, [pc, #388]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003198:	4313      	orrs	r3, r2
 800319a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d010      	beq.n	80031ca <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	4b5b      	ldr	r3, [pc, #364]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d908      	bls.n	80031ca <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80031b8:	4b58      	ldr	r3, [pc, #352]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4955      	ldr	r1, [pc, #340]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d010      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	4b50      	ldr	r3, [pc, #320]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d908      	bls.n	80031f8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80031e6:	4b4d      	ldr	r3, [pc, #308]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	f023 020f 	bic.w	r2, r3, #15
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	494a      	ldr	r1, [pc, #296]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 8093 	beq.w	800332c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b03      	cmp	r3, #3
 800320c:	d107      	bne.n	800321e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800320e:	4b43      	ldr	r3, [pc, #268]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d121      	bne.n	800325e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e113      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d107      	bne.n	8003236 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003226:	4b3d      	ldr	r3, [pc, #244]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d115      	bne.n	800325e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e107      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d107      	bne.n	800324e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800323e:	4b37      	ldr	r3, [pc, #220]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e0fb      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800324e:	4b33      	ldr	r3, [pc, #204]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e0f3      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800325e:	4b2f      	ldr	r3, [pc, #188]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	f023 0203 	bic.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	492c      	ldr	r1, [pc, #176]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 800326c:	4313      	orrs	r3, r2
 800326e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003270:	f7fe f89a 	bl	80013a8 <HAL_GetTick>
 8003274:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2b03      	cmp	r3, #3
 800327c:	d112      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800327e:	e00a      	b.n	8003296 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003280:	f7fe f892 	bl	80013a8 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800328e:	4293      	cmp	r3, r2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e0d7      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003296:	4b21      	ldr	r3, [pc, #132]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f003 0318 	and.w	r3, r3, #24
 800329e:	2b18      	cmp	r3, #24
 80032a0:	d1ee      	bne.n	8003280 <HAL_RCC_ClockConfig+0x18c>
 80032a2:	e043      	b.n	800332c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d112      	bne.n	80032d2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80032ae:	f7fe f87b 	bl	80013a8 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e0c0      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032c4:	4b15      	ldr	r3, [pc, #84]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	f003 0318 	and.w	r3, r3, #24
 80032cc:	2b10      	cmp	r3, #16
 80032ce:	d1ee      	bne.n	80032ae <HAL_RCC_ClockConfig+0x1ba>
 80032d0:	e02c      	b.n	800332c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d122      	bne.n	8003320 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80032dc:	f7fe f864 	bl	80013a8 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e0a9      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80032f2:	4b0a      	ldr	r3, [pc, #40]	@ (800331c <HAL_RCC_ClockConfig+0x228>)
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	f003 0318 	and.w	r3, r3, #24
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d1ee      	bne.n	80032dc <HAL_RCC_ClockConfig+0x1e8>
 80032fe:	e015      	b.n	800332c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003300:	f7fe f852 	bl	80013a8 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800330e:	4293      	cmp	r3, r2
 8003310:	d906      	bls.n	8003320 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e097      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
 8003316:	bf00      	nop
 8003318:	40022000 	.word	0x40022000
 800331c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003320:	4b4b      	ldr	r3, [pc, #300]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	f003 0318 	and.w	r3, r3, #24
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e9      	bne.n	8003300 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d010      	beq.n	800335a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	4b44      	ldr	r3, [pc, #272]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f003 030f 	and.w	r3, r3, #15
 8003344:	429a      	cmp	r2, r3
 8003346:	d208      	bcs.n	800335a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003348:	4b41      	ldr	r3, [pc, #260]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	f023 020f 	bic.w	r2, r3, #15
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	493e      	ldr	r1, [pc, #248]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 8003356:	4313      	orrs	r3, r2
 8003358:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800335a:	4b3e      	ldr	r3, [pc, #248]	@ (8003454 <HAL_RCC_ClockConfig+0x360>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	429a      	cmp	r2, r3
 8003366:	d210      	bcs.n	800338a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003368:	4b3a      	ldr	r3, [pc, #232]	@ (8003454 <HAL_RCC_ClockConfig+0x360>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f023 020f 	bic.w	r2, r3, #15
 8003370:	4938      	ldr	r1, [pc, #224]	@ (8003454 <HAL_RCC_ClockConfig+0x360>)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	4313      	orrs	r3, r2
 8003376:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003378:	4b36      	ldr	r3, [pc, #216]	@ (8003454 <HAL_RCC_ClockConfig+0x360>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 030f 	and.w	r3, r3, #15
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d001      	beq.n	800338a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e05d      	b.n	8003446 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	d010      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	4b2d      	ldr	r3, [pc, #180]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d208      	bcs.n	80033b8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80033a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	4927      	ldr	r1, [pc, #156]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d012      	beq.n	80033ea <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691a      	ldr	r2, [r3, #16]
 80033c8:	4b21      	ldr	r3, [pc, #132]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	091b      	lsrs	r3, r3, #4
 80033ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d209      	bcs.n	80033ea <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80033d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	491a      	ldr	r1, [pc, #104]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d012      	beq.n	800341c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	4b15      	ldr	r3, [pc, #84]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	0a1b      	lsrs	r3, r3, #8
 8003400:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003404:	429a      	cmp	r2, r3
 8003406:	d209      	bcs.n	800341c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003408:	4b11      	ldr	r3, [pc, #68]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	021b      	lsls	r3, r3, #8
 8003416:	490e      	ldr	r1, [pc, #56]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 8003418:	4313      	orrs	r3, r2
 800341a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800341c:	f000 f822 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 8003420:	4602      	mov	r2, r0
 8003422:	4b0b      	ldr	r3, [pc, #44]	@ (8003450 <HAL_RCC_ClockConfig+0x35c>)
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	f003 030f 	and.w	r3, r3, #15
 800342a:	490b      	ldr	r1, [pc, #44]	@ (8003458 <HAL_RCC_ClockConfig+0x364>)
 800342c:	5ccb      	ldrb	r3, [r1, r3]
 800342e:	fa22 f303 	lsr.w	r3, r2, r3
 8003432:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <HAL_RCC_ClockConfig+0x368>)
 8003434:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003436:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <HAL_RCC_ClockConfig+0x36c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4618      	mov	r0, r3
 800343c:	f7fd ff2a 	bl	8001294 <HAL_InitTick>
 8003440:	4603      	mov	r3, r0
 8003442:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003444:	7afb      	ldrb	r3, [r7, #11]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	44020c00 	.word	0x44020c00
 8003454:	40022000 	.word	0x40022000
 8003458:	08009268 	.word	0x08009268
 800345c:	20000000 	.word	0x20000000
 8003460:	20000004 	.word	0x20000004

08003464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003464:	b480      	push	{r7}
 8003466:	b089      	sub	sp, #36	@ 0x24
 8003468:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800346a:	4b8c      	ldr	r3, [pc, #560]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f003 0318 	and.w	r3, r3, #24
 8003472:	2b08      	cmp	r3, #8
 8003474:	d102      	bne.n	800347c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003476:	4b8a      	ldr	r3, [pc, #552]	@ (80036a0 <HAL_RCC_GetSysClockFreq+0x23c>)
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	e107      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800347c:	4b87      	ldr	r3, [pc, #540]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 800347e:	69db      	ldr	r3, [r3, #28]
 8003480:	f003 0318 	and.w	r3, r3, #24
 8003484:	2b00      	cmp	r3, #0
 8003486:	d112      	bne.n	80034ae <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003488:	4b84      	ldr	r3, [pc, #528]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	2b00      	cmp	r3, #0
 8003492:	d009      	beq.n	80034a8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003494:	4b81      	ldr	r3, [pc, #516]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	08db      	lsrs	r3, r3, #3
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	4a81      	ldr	r2, [pc, #516]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x240>)
 80034a0:	fa22 f303 	lsr.w	r3, r2, r3
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	e0f1      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80034a8:	4b7e      	ldr	r3, [pc, #504]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x240>)
 80034aa:	61fb      	str	r3, [r7, #28]
 80034ac:	e0ee      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034ae:	4b7b      	ldr	r3, [pc, #492]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	f003 0318 	and.w	r3, r3, #24
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d102      	bne.n	80034c0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034ba:	4b7b      	ldr	r3, [pc, #492]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x244>)
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	e0e5      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034c0:	4b76      	ldr	r3, [pc, #472]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f003 0318 	and.w	r3, r3, #24
 80034c8:	2b18      	cmp	r3, #24
 80034ca:	f040 80dd 	bne.w	8003688 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80034ce:	4b73      	ldr	r3, [pc, #460]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	f003 0303 	and.w	r3, r3, #3
 80034d6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80034d8:	4b70      	ldr	r3, [pc, #448]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034dc:	0a1b      	lsrs	r3, r3, #8
 80034de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034e2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80034e4:	4b6d      	ldr	r3, [pc, #436]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80034f0:	4b6a      	ldr	r3, [pc, #424]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80034f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80034f4:	08db      	lsrs	r3, r3, #3
 80034f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	fb02 f303 	mul.w	r3, r2, r3
 8003500:	ee07 3a90 	vmov	s15, r3
 8003504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003508:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80b7 	beq.w	8003682 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d003      	beq.n	8003522 <HAL_RCC_GetSysClockFreq+0xbe>
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d056      	beq.n	80035ce <HAL_RCC_GetSysClockFreq+0x16a>
 8003520:	e077      	b.n	8003612 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003522:	4b5e      	ldr	r3, [pc, #376]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02d      	beq.n	800358a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800352e:	4b5b      	ldr	r3, [pc, #364]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	08db      	lsrs	r3, r3, #3
 8003534:	f003 0303 	and.w	r3, r3, #3
 8003538:	4a5a      	ldr	r2, [pc, #360]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x240>)
 800353a:	fa22 f303 	lsr.w	r3, r2, r3
 800353e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	ee07 3a90 	vmov	s15, r3
 8003546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	ee07 3a90 	vmov	s15, r3
 8003550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003554:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003558:	4b50      	ldr	r3, [pc, #320]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 800355a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003560:	ee07 3a90 	vmov	s15, r3
 8003564:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003568:	ed97 6a02 	vldr	s12, [r7, #8]
 800356c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80036ac <HAL_RCC_GetSysClockFreq+0x248>
 8003570:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003574:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003578:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800357c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003584:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003588:	e065      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	ee07 3a90 	vmov	s15, r3
 8003590:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003594:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80036b0 <HAL_RCC_GetSysClockFreq+0x24c>
 8003598:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800359c:	4b3f      	ldr	r3, [pc, #252]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 800359e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a4:	ee07 3a90 	vmov	s15, r3
 80035a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80035ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80035b0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80036ac <HAL_RCC_GetSysClockFreq+0x248>
 80035b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80035bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80035cc:	e043      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	ee07 3a90 	vmov	s15, r3
 80035d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80036b4 <HAL_RCC_GetSysClockFreq+0x250>
 80035dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035e0:	4b2e      	ldr	r3, [pc, #184]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 80035e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e8:	ee07 3a90 	vmov	s15, r3
 80035ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80035f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80035f4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80036ac <HAL_RCC_GetSysClockFreq+0x248>
 80035f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80035fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003600:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003604:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003610:	e021      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	ee07 3a90 	vmov	s15, r3
 8003618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x254>
 8003620:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 8003626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362c:	ee07 3a90 	vmov	s15, r3
 8003630:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003634:	ed97 6a02 	vldr	s12, [r7, #8]
 8003638:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80036ac <HAL_RCC_GetSysClockFreq+0x248>
 800363c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003640:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003644:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003648:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800364c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003650:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003654:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003656:	4b11      	ldr	r3, [pc, #68]	@ (800369c <HAL_RCC_GetSysClockFreq+0x238>)
 8003658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365a:	0a5b      	lsrs	r3, r3, #9
 800365c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003660:	3301      	adds	r3, #1
 8003662:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	ee07 3a90 	vmov	s15, r3
 800366a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800366e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800367a:	ee17 3a90 	vmov	r3, s15
 800367e:	61fb      	str	r3, [r7, #28]
 8003680:	e004      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
 8003686:	e001      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003688:	4b06      	ldr	r3, [pc, #24]	@ (80036a4 <HAL_RCC_GetSysClockFreq+0x240>)
 800368a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800368c:	69fb      	ldr	r3, [r7, #28]
}
 800368e:	4618      	mov	r0, r3
 8003690:	3724      	adds	r7, #36	@ 0x24
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	44020c00 	.word	0x44020c00
 80036a0:	003d0900 	.word	0x003d0900
 80036a4:	03d09000 	.word	0x03d09000
 80036a8:	017d7840 	.word	0x017d7840
 80036ac:	46000000 	.word	0x46000000
 80036b0:	4c742400 	.word	0x4c742400
 80036b4:	4bbebc20 	.word	0x4bbebc20
 80036b8:	4a742400 	.word	0x4a742400

080036bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80036c0:	f7ff fed0 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 80036c4:	4602      	mov	r2, r0
 80036c6:	4b08      	ldr	r3, [pc, #32]	@ (80036e8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80036c8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80036ca:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80036ce:	4907      	ldr	r1, [pc, #28]	@ (80036ec <HAL_RCC_GetHCLKFreq+0x30>)
 80036d0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80036d2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80036d6:	fa22 f303 	lsr.w	r3, r2, r3
 80036da:	4a05      	ldr	r2, [pc, #20]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80036dc:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80036de:	4b04      	ldr	r3, [pc, #16]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80036e0:	681b      	ldr	r3, [r3, #0]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	44020c00 	.word	0x44020c00
 80036ec:	08009268 	.word	0x08009268
 80036f0:	20000000 	.word	0x20000000

080036f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80036f8:	f7ff ffe0 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 80036fc:	4602      	mov	r2, r0
 80036fe:	4b06      	ldr	r3, [pc, #24]	@ (8003718 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	4904      	ldr	r1, [pc, #16]	@ (800371c <HAL_RCC_GetPCLK1Freq+0x28>)
 800370a:	5ccb      	ldrb	r3, [r1, r3]
 800370c:	f003 031f 	and.w	r3, r3, #31
 8003710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003714:	4618      	mov	r0, r3
 8003716:	bd80      	pop	{r7, pc}
 8003718:	44020c00 	.word	0x44020c00
 800371c:	08009278 	.word	0x08009278

08003720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003724:	f7ff ffca 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_RCC_GetPCLK2Freq+0x24>)
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	0a1b      	lsrs	r3, r3, #8
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4904      	ldr	r1, [pc, #16]	@ (8003748 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003740:	4618      	mov	r0, r3
 8003742:	bd80      	pop	{r7, pc}
 8003744:	44020c00 	.word	0x44020c00
 8003748:	08009278 	.word	0x08009278

0800374c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003750:	f7ff ffb4 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	0b1b      	lsrs	r3, r3, #12
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	4904      	ldr	r1, [pc, #16]	@ (8003774 <HAL_RCC_GetPCLK3Freq+0x28>)
 8003762:	5ccb      	ldrb	r3, [r1, r3]
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800376c:	4618      	mov	r0, r3
 800376e:	bd80      	pop	{r7, pc}
 8003770:	44020c00 	.word	0x44020c00
 8003774:	08009278 	.word	0x08009278

08003778 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800377c:	b0d6      	sub	sp, #344	@ 0x158
 800377e:	af00      	add	r7, sp, #0
 8003780:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003784:	2300      	movs	r3, #0
 8003786:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800378a:	2300      	movs	r3, #0
 800378c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003790:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003798:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800379c:	2500      	movs	r5, #0
 800379e:	ea54 0305 	orrs.w	r3, r4, r5
 80037a2:	d00b      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80037a4:	4bcd      	ldr	r3, [pc, #820]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80037a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037aa:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80037ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80037b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b4:	4ac9      	ldr	r2, [pc, #804]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80037b6:	430b      	orrs	r3, r1
 80037b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037bc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f002 0801 	and.w	r8, r2, #1
 80037c8:	f04f 0900 	mov.w	r9, #0
 80037cc:	ea58 0309 	orrs.w	r3, r8, r9
 80037d0:	d042      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80037d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80037d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d823      	bhi.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80037dc:	a201      	add	r2, pc, #4	@ (adr r2, 80037e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80037de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e2:	bf00      	nop
 80037e4:	0800382d 	.word	0x0800382d
 80037e8:	080037fd 	.word	0x080037fd
 80037ec:	08003811 	.word	0x08003811
 80037f0:	0800382d 	.word	0x0800382d
 80037f4:	0800382d 	.word	0x0800382d
 80037f8:	0800382d 	.word	0x0800382d
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003800:	3308      	adds	r3, #8
 8003802:	4618      	mov	r0, r3
 8003804:	f004 fe68 	bl	80084d8 <RCCEx_PLL2_Config>
 8003808:	4603      	mov	r3, r0
 800380a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 800380e:	e00e      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003810:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003814:	3330      	adds	r3, #48	@ 0x30
 8003816:	4618      	mov	r0, r3
 8003818:	f004 fef6 	bl	8008608 <RCCEx_PLL3_Config>
 800381c:	4603      	mov	r3, r0
 800381e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 8003822:	e004      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800382a:	e000      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800382c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800382e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10c      	bne.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003836:	4ba9      	ldr	r3, [pc, #676]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003838:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800383c:	f023 0107 	bic.w	r1, r3, #7
 8003840:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003846:	4aa5      	ldr	r2, [pc, #660]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003848:	430b      	orrs	r3, r1
 800384a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800384e:	e003      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003850:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003854:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003858:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800385c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003860:	f002 0a02 	and.w	sl, r2, #2
 8003864:	f04f 0b00 	mov.w	fp, #0
 8003868:	ea5a 030b 	orrs.w	r3, sl, fp
 800386c:	f000 8088 	beq.w	8003980 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003870:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003876:	2b28      	cmp	r3, #40	@ 0x28
 8003878:	d868      	bhi.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800387a:	a201      	add	r2, pc, #4	@ (adr r2, 8003880 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800387c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003880:	08003955 	.word	0x08003955
 8003884:	0800394d 	.word	0x0800394d
 8003888:	0800394d 	.word	0x0800394d
 800388c:	0800394d 	.word	0x0800394d
 8003890:	0800394d 	.word	0x0800394d
 8003894:	0800394d 	.word	0x0800394d
 8003898:	0800394d 	.word	0x0800394d
 800389c:	0800394d 	.word	0x0800394d
 80038a0:	08003925 	.word	0x08003925
 80038a4:	0800394d 	.word	0x0800394d
 80038a8:	0800394d 	.word	0x0800394d
 80038ac:	0800394d 	.word	0x0800394d
 80038b0:	0800394d 	.word	0x0800394d
 80038b4:	0800394d 	.word	0x0800394d
 80038b8:	0800394d 	.word	0x0800394d
 80038bc:	0800394d 	.word	0x0800394d
 80038c0:	08003939 	.word	0x08003939
 80038c4:	0800394d 	.word	0x0800394d
 80038c8:	0800394d 	.word	0x0800394d
 80038cc:	0800394d 	.word	0x0800394d
 80038d0:	0800394d 	.word	0x0800394d
 80038d4:	0800394d 	.word	0x0800394d
 80038d8:	0800394d 	.word	0x0800394d
 80038dc:	0800394d 	.word	0x0800394d
 80038e0:	08003955 	.word	0x08003955
 80038e4:	0800394d 	.word	0x0800394d
 80038e8:	0800394d 	.word	0x0800394d
 80038ec:	0800394d 	.word	0x0800394d
 80038f0:	0800394d 	.word	0x0800394d
 80038f4:	0800394d 	.word	0x0800394d
 80038f8:	0800394d 	.word	0x0800394d
 80038fc:	0800394d 	.word	0x0800394d
 8003900:	08003955 	.word	0x08003955
 8003904:	0800394d 	.word	0x0800394d
 8003908:	0800394d 	.word	0x0800394d
 800390c:	0800394d 	.word	0x0800394d
 8003910:	0800394d 	.word	0x0800394d
 8003914:	0800394d 	.word	0x0800394d
 8003918:	0800394d 	.word	0x0800394d
 800391c:	0800394d 	.word	0x0800394d
 8003920:	08003955 	.word	0x08003955
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003924:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003928:	3308      	adds	r3, #8
 800392a:	4618      	mov	r0, r3
 800392c:	f004 fdd4 	bl	80084d8 <RCCEx_PLL2_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 8003936:	e00e      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003938:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800393c:	3330      	adds	r3, #48	@ 0x30
 800393e:	4618      	mov	r0, r3
 8003940:	f004 fe62 	bl	8008608 <RCCEx_PLL3_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 800394a:	e004      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003952:	e000      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8003954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003956:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10c      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800395e:	4b5f      	ldr	r3, [pc, #380]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003960:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003964:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003968:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800396c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800396e:	4a5b      	ldr	r2, [pc, #364]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003970:	430b      	orrs	r3, r1
 8003972:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003976:	e003      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003978:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800397c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003980:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003988:	f002 0304 	and.w	r3, r2, #4
 800398c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8003990:	2300      	movs	r3, #0
 8003992:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8003996:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800399a:	460b      	mov	r3, r1
 800399c:	4313      	orrs	r3, r2
 800399e:	d04e      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80039a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80039a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039a6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80039aa:	d02c      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80039ac:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80039b0:	d825      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80039b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039b6:	d028      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80039b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039bc:	d81f      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80039be:	2bc0      	cmp	r3, #192	@ 0xc0
 80039c0:	d025      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x296>
 80039c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80039c4:	d81b      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80039c6:	2b80      	cmp	r3, #128	@ 0x80
 80039c8:	d00f      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x272>
 80039ca:	2b80      	cmp	r3, #128	@ 0x80
 80039cc:	d817      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x286>
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d01f      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80039d2:	2b40      	cmp	r3, #64	@ 0x40
 80039d4:	d113      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80039d6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80039da:	3308      	adds	r3, #8
 80039dc:	4618      	mov	r0, r3
 80039de:	f004 fd7b 	bl	80084d8 <RCCEx_PLL2_Config>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80039e8:	e014      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80039ea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80039ee:	3330      	adds	r3, #48	@ 0x30
 80039f0:	4618      	mov	r0, r3
 80039f2:	f004 fe09 	bl	8008608 <RCCEx_PLL3_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80039fc:	e00a      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003a04:	e006      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003a06:	bf00      	nop
 8003a08:	e004      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8003a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a14:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10c      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003a1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a22:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003a26:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003a2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003a34:	e003      	b.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a36:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003a3a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a3e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	f002 0308 	and.w	r3, r2, #8
 8003a4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8003a54:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	d056      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8003a5e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003a62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a64:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003a68:	d031      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x356>
 8003a6a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003a6e:	d82a      	bhi.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a74:	d02d      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003a76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a7a:	d824      	bhi.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003a7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a80:	d029      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8003a82:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a86:	d81e      	bhi.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003a88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a8c:	d011      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8003a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a92:	d818      	bhi.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d023      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a9c:	d113      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a9e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003aa2:	3308      	adds	r3, #8
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f004 fd17 	bl	80084d8 <RCCEx_PLL2_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8003ab0:	e017      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ab2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003ab6:	3330      	adds	r3, #48	@ 0x30
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f004 fda5 	bl	8008608 <RCCEx_PLL3_Config>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8003ac4:	e00d      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003acc:	e009      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003ace:	bf00      	nop
 8003ad0:	e007      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003ad2:	bf00      	nop
 8003ad4:	e005      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003ad6:	bf00      	nop
 8003ad8:	e003      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8003ada:	bf00      	nop
 8003adc:	44020c00 	.word	0x44020c00
        break;
 8003ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003aea:	4bbb      	ldr	r3, [pc, #748]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003aec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003af0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003af4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003af8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003afa:	4ab7      	ldr	r2, [pc, #732]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003afc:	430b      	orrs	r3, r1
 8003afe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003b02:	e003      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b04:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003b08:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b0c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f002 0310 	and.w	r3, r2, #16
 8003b18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8003b22:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8003b26:	460b      	mov	r3, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	d053      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8003b2c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b32:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b36:	d031      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x424>
 8003b38:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b3c:	d82a      	bhi.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003b3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b42:	d02d      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b48:	d824      	bhi.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003b4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b4e:	d029      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003b50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b54:	d81e      	bhi.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b5a:	d011      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8003b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b60:	d818      	bhi.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d020      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8003b66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b6a:	d113      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003b70:	3308      	adds	r3, #8
 8003b72:	4618      	mov	r0, r3
 8003b74:	f004 fcb0 	bl	80084d8 <RCCEx_PLL2_Config>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8003b7e:	e014      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003b80:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003b84:	3330      	adds	r3, #48	@ 0x30
 8003b86:	4618      	mov	r0, r3
 8003b88:	f004 fd3e 	bl	8008608 <RCCEx_PLL3_Config>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8003b92:	e00a      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003b9a:	e006      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003b9c:	bf00      	nop
 8003b9e:	e004      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003ba0:	bf00      	nop
 8003ba2:	e002      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003ba4:	bf00      	nop
 8003ba6:	e000      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003baa:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10c      	bne.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003bb2:	4b89      	ldr	r3, [pc, #548]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003bb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003bb8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003bbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bc2:	4a85      	ldr	r2, [pc, #532]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003bca:	e003      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bcc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003bd0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003bd4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bdc:	f002 0320 	and.w	r3, r2, #32
 8003be0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003be4:	2300      	movs	r3, #0
 8003be6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003bea:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	d053      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8003bf4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfa:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8003bfe:	d031      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8003c00:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8003c04:	d82a      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003c06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c0a:	d02d      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003c0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c10:	d824      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003c12:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8003c16:	d029      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8003c18:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8003c1c:	d81e      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003c1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c22:	d011      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8003c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c28:	d818      	bhi.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d020      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8003c2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c32:	d113      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003c38:	3308      	adds	r3, #8
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f004 fc4c 	bl	80084d8 <RCCEx_PLL2_Config>
 8003c40:	4603      	mov	r3, r0
 8003c42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8003c46:	e014      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003c48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003c4c:	3330      	adds	r3, #48	@ 0x30
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 fcda 	bl	8008608 <RCCEx_PLL3_Config>
 8003c54:	4603      	mov	r3, r0
 8003c56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8003c5a:	e00a      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003c62:	e006      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003c64:	bf00      	nop
 8003c66:	e004      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003c68:	bf00      	nop
 8003c6a:	e002      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003c6c:	bf00      	nop
 8003c6e:	e000      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8003c7a:	4b57      	ldr	r3, [pc, #348]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003c7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c80:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8003c84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	4a53      	ldr	r2, [pc, #332]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003c92:	e003      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c94:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003c98:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003c9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ca8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8003cac:	2300      	movs	r3, #0
 8003cae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003cb2:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	d053      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8003cbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cc2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003cc6:	d031      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8003cc8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003ccc:	d82a      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003cce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cd2:	d02d      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003cd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cd8:	d824      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003cda:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003cde:	d029      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003ce0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ce4:	d81e      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003ce6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003cea:	d011      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003cec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003cf0:	d818      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d020      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003cf6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cfa:	d113      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003d00:	3308      	adds	r3, #8
 8003d02:	4618      	mov	r0, r3
 8003d04:	f004 fbe8 	bl	80084d8 <RCCEx_PLL2_Config>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8003d0e:	e014      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003d14:	3330      	adds	r3, #48	@ 0x30
 8003d16:	4618      	mov	r0, r3
 8003d18:	f004 fc76 	bl	8008608 <RCCEx_PLL3_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8003d22:	e00a      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003d2a:	e006      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003d2c:	bf00      	nop
 8003d2e:	e004      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003d30:	bf00      	nop
 8003d32:	e002      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003d34:	bf00      	nop
 8003d36:	e000      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d3a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8003d42:	4b25      	ldr	r3, [pc, #148]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003d44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d48:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8003d4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d52:	4a21      	ldr	r2, [pc, #132]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8003d54:	430b      	orrs	r3, r1
 8003d56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003d5a:	e003      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003d60:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003d70:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003d74:	2300      	movs	r3, #0
 8003d76:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003d7a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4313      	orrs	r3, r2
 8003d82:	d055      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8003d84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d8a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d8e:	d033      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8003d90:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d94:	d82c      	bhi.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8003d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d9a:	d02f      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8003d9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003da0:	d826      	bhi.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8003da2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003da6:	d02b      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003da8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003dac:	d820      	bhi.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8003dae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003db2:	d013      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003db4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003db8:	d81a      	bhi.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d022      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8003dbe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dc2:	d115      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003dc8:	3308      	adds	r3, #8
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f004 fb84 	bl	80084d8 <RCCEx_PLL2_Config>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8003dd6:	e016      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003dd8:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ddc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003de0:	3330      	adds	r3, #48	@ 0x30
 8003de2:	4618      	mov	r0, r3
 8003de4:	f004 fc10 	bl	8008608 <RCCEx_PLL3_Config>
 8003de8:	4603      	mov	r3, r0
 8003dea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8003dee:	e00a      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003df6:	e006      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003df8:	bf00      	nop
 8003dfa:	e004      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003dfc:	bf00      	nop
 8003dfe:	e002      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003e00:	bf00      	nop
 8003e02:	e000      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8003e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e06:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10c      	bne.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8003e0e:	4bbb      	ldr	r3, [pc, #748]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003e10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e14:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003e18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003e1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e1e:	4ab7      	ldr	r2, [pc, #732]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003e20:	430b      	orrs	r3, r1
 8003e22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003e26:	e003      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e28:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003e2c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8003e30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e38:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8003e3c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003e40:	2300      	movs	r3, #0
 8003e42:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003e46:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	d053      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8003e50:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003e54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e56:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e5a:	d031      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003e5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e60:	d82a      	bhi.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003e62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e66:	d02d      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8003e68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e6c:	d824      	bhi.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003e6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e72:	d029      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8003e74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e78:	d81e      	bhi.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003e7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e7e:	d011      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8003e80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e84:	d818      	bhi.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d020      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x754>
 8003e8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e8e:	d113      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e90:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003e94:	3308      	adds	r3, #8
 8003e96:	4618      	mov	r0, r3
 8003e98:	f004 fb1e 	bl	80084d8 <RCCEx_PLL2_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8003ea2:	e014      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ea4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003ea8:	3330      	adds	r3, #48	@ 0x30
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f004 fbac 	bl	8008608 <RCCEx_PLL3_Config>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8003eb6:	e00a      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003ebe:	e006      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003ec0:	bf00      	nop
 8003ec2:	e004      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003ec4:	bf00      	nop
 8003ec6:	e002      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003ec8:	bf00      	nop
 8003eca:	e000      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8003ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ece:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8003ed6:	4b89      	ldr	r3, [pc, #548]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003ed8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003edc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ee0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ee6:	4a85      	ldr	r2, [pc, #532]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003ee8:	430b      	orrs	r3, r1
 8003eea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003eee:	e003      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003ef4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8003ef8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8003f04:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003f08:	2300      	movs	r3, #0
 8003f0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003f0e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003f12:	460b      	mov	r3, r1
 8003f14:	4313      	orrs	r3, r2
 8003f16:	d055      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8003f18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f20:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8003f24:	d031      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x812>
 8003f26:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8003f2a:	d82a      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003f2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f30:	d02d      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003f32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f36:	d824      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003f38:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003f3c:	d029      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003f3e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003f42:	d81e      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003f44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f48:	d011      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8003f4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f4e:	d818      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d020      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8003f54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f58:	d113      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f5a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003f5e:	3308      	adds	r3, #8
 8003f60:	4618      	mov	r0, r3
 8003f62:	f004 fab9 	bl	80084d8 <RCCEx_PLL2_Config>
 8003f66:	4603      	mov	r3, r0
 8003f68:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8003f6c:	e014      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003f72:	3330      	adds	r3, #48	@ 0x30
 8003f74:	4618      	mov	r0, r3
 8003f76:	f004 fb47 	bl	8008608 <RCCEx_PLL3_Config>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8003f80:	e00a      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8003f88:	e006      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8003f8a:	bf00      	nop
 8003f8c:	e004      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8003f8e:	bf00      	nop
 8003f90:	e002      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8003f92:	bf00      	nop
 8003f94:	e000      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8003f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f98:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10d      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8003fa0:	4b56      	ldr	r3, [pc, #344]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003fa2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fa6:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8003faa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fb2:	4a52      	ldr	r2, [pc, #328]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003fba:	e003      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fbc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8003fc0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8003fc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003fd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003fda:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	d044      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8003fe4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8003fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fec:	2b05      	cmp	r3, #5
 8003fee:	d823      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8003ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff6:	bf00      	nop
 8003ff8:	08004041 	.word	0x08004041
 8003ffc:	08004011 	.word	0x08004011
 8004000:	08004025 	.word	0x08004025
 8004004:	08004041 	.word	0x08004041
 8004008:	08004041 	.word	0x08004041
 800400c:	08004041 	.word	0x08004041
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004010:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004014:	3308      	adds	r3, #8
 8004016:	4618      	mov	r0, r3
 8004018:	f004 fa5e 	bl	80084d8 <RCCEx_PLL2_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8004022:	e00e      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004024:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004028:	3330      	adds	r3, #48	@ 0x30
 800402a:	4618      	mov	r0, r3
 800402c:	f004 faec 	bl	8008608 <RCCEx_PLL3_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8004036:	e004      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800403e:	e000      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004042:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10d      	bne.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800404a:	4b2c      	ldr	r3, [pc, #176]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800404c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004050:	f023 0107 	bic.w	r1, r3, #7
 8004054:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004058:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800405c:	4a27      	ldr	r2, [pc, #156]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800405e:	430b      	orrs	r3, r1
 8004060:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004064:	e003      	b.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004066:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800406a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800406e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004076:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800407a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800407e:	2300      	movs	r3, #0
 8004080:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004084:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004088:	460b      	mov	r3, r1
 800408a:	4313      	orrs	r3, r2
 800408c:	d04f      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800408e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004096:	2b50      	cmp	r3, #80	@ 0x50
 8004098:	d029      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x976>
 800409a:	2b50      	cmp	r3, #80	@ 0x50
 800409c:	d823      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800409e:	2b40      	cmp	r3, #64	@ 0x40
 80040a0:	d027      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80040a2:	2b40      	cmp	r3, #64	@ 0x40
 80040a4:	d81f      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80040a6:	2b30      	cmp	r3, #48	@ 0x30
 80040a8:	d025      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80040aa:	2b30      	cmp	r3, #48	@ 0x30
 80040ac:	d81b      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80040ae:	2b20      	cmp	r3, #32
 80040b0:	d00f      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80040b2:	2b20      	cmp	r3, #32
 80040b4:	d817      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d022      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80040ba:	2b10      	cmp	r3, #16
 80040bc:	d113      	bne.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80040c2:	3308      	adds	r3, #8
 80040c4:	4618      	mov	r0, r3
 80040c6:	f004 fa07 	bl	80084d8 <RCCEx_PLL2_Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 80040d0:	e017      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80040d6:	3330      	adds	r3, #48	@ 0x30
 80040d8:	4618      	mov	r0, r3
 80040da:	f004 fa95 	bl	8008608 <RCCEx_PLL3_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 80040e4:	e00d      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80040ec:	e009      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80040ee:	bf00      	nop
 80040f0:	e007      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80040f2:	bf00      	nop
 80040f4:	e005      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80040f6:	bf00      	nop
 80040f8:	e003      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 80040fa:	bf00      	nop
 80040fc:	44020c00 	.word	0x44020c00
        break;
 8004100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004102:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10d      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800410a:	4baf      	ldr	r3, [pc, #700]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800410c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004110:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004114:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411c:	4aaa      	ldr	r2, [pc, #680]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800411e:	430b      	orrs	r3, r1
 8004120:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004124:	e003      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004126:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800412a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800412e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004136:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800413a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800413e:	2300      	movs	r3, #0
 8004140:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004144:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004148:	460b      	mov	r3, r1
 800414a:	4313      	orrs	r3, r2
 800414c:	d055      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800414e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004152:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004156:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800415a:	d031      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800415c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004160:	d82a      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004162:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004166:	d02d      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004168:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800416c:	d824      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800416e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004172:	d029      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004174:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004178:	d81e      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800417a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800417e:	d011      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004180:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004184:	d818      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d020      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800418a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800418e:	d113      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004190:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004194:	3308      	adds	r3, #8
 8004196:	4618      	mov	r0, r3
 8004198:	f004 f99e 	bl	80084d8 <RCCEx_PLL2_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80041a2:	e014      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80041a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80041a8:	3330      	adds	r3, #48	@ 0x30
 80041aa:	4618      	mov	r0, r3
 80041ac:	f004 fa2c 	bl	8008608 <RCCEx_PLL3_Config>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80041b6:	e00a      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80041be:	e006      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80041c0:	bf00      	nop
 80041c2:	e004      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80041c4:	bf00      	nop
 80041c6:	e002      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80041c8:	bf00      	nop
 80041ca:	e000      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80041cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10d      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80041d6:	4b7c      	ldr	r3, [pc, #496]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80041d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80041e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80041e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041e8:	4a77      	ldr	r2, [pc, #476]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80041ea:	430b      	orrs	r3, r1
 80041ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041f0:	e003      	b.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80041f6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041fa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80041fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004202:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004206:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800420a:	2300      	movs	r3, #0
 800420c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004210:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004214:	460b      	mov	r3, r1
 8004216:	4313      	orrs	r3, r2
 8004218:	d03d      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800421a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800421e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004222:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004226:	d01b      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004228:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800422c:	d814      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800422e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004232:	d017      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004234:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004238:	d80e      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d014      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800423e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004242:	d109      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004244:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004248:	3330      	adds	r3, #48	@ 0x30
 800424a:	4618      	mov	r0, r3
 800424c:	f004 f9dc 	bl	8008608 <RCCEx_PLL3_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004256:	e008      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800425e:	e004      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004260:	bf00      	nop
 8004262:	e002      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004264:	bf00      	nop
 8004266:	e000      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10d      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004272:	4b55      	ldr	r3, [pc, #340]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004274:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004278:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800427c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004284:	4a50      	ldr	r2, [pc, #320]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004286:	430b      	orrs	r3, r1
 8004288:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800428c:	e003      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004292:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004296:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800429a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80042a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80042ac:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042b0:	460b      	mov	r3, r1
 80042b2:	4313      	orrs	r3, r2
 80042b4:	d03d      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80042b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80042ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80042c2:	d01b      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80042c4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80042c8:	d814      	bhi.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80042ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80042ce:	d017      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80042d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80042d4:	d80e      	bhi.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d014      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80042da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042de:	d109      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80042e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80042e4:	3330      	adds	r3, #48	@ 0x30
 80042e6:	4618      	mov	r0, r3
 80042e8:	f004 f98e 	bl	8008608 <RCCEx_PLL3_Config>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80042f2:	e008      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80042fa:	e004      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80042fc:	bf00      	nop
 80042fe:	e002      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004300:	bf00      	nop
 8004302:	e000      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004304:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004306:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10d      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800430e:	4b2e      	ldr	r3, [pc, #184]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004310:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004314:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004318:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800431c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004320:	4a29      	ldr	r2, [pc, #164]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004322:	430b      	orrs	r3, r1
 8004324:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004328:	e003      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800432a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800432e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004332:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800433e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004342:	2300      	movs	r3, #0
 8004344:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004348:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800434c:	460b      	mov	r3, r1
 800434e:	4313      	orrs	r3, r2
 8004350:	d040      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004352:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004356:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800435a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800435e:	d01b      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004360:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004364:	d814      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004366:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800436a:	d017      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800436c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004370:	d80e      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004372:	2b00      	cmp	r3, #0
 8004374:	d014      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800437a:	d109      	bne.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800437c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004380:	3330      	adds	r3, #48	@ 0x30
 8004382:	4618      	mov	r0, r3
 8004384:	f004 f940 	bl	8008608 <RCCEx_PLL3_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C3 clock source config set later after clock selection check */
        break;
 800438e:	e008      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004396:	e004      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004398:	bf00      	nop
 800439a:	e002      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800439c:	bf00      	nop
 800439e:	e000      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80043a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d110      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80043aa:	4b07      	ldr	r3, [pc, #28]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80043ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043b0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80043b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043bc:	4a02      	ldr	r2, [pc, #8]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80043be:	430b      	orrs	r3, r1
 80043c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80043c4:	e006      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80043c6:	bf00      	nop
 80043c8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043cc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80043d0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80043d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043dc:	2100      	movs	r1, #0
 80043de:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80043e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043ea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80043ee:	460b      	mov	r3, r1
 80043f0:	4313      	orrs	r3, r2
 80043f2:	d03d      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 80043f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80043f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043fc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004400:	d01b      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004402:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004406:	d814      	bhi.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004408:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800440c:	d017      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800440e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004412:	d80e      	bhi.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d014      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8004418:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800441c:	d109      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800441e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004422:	3330      	adds	r3, #48	@ 0x30
 8004424:	4618      	mov	r0, r3
 8004426:	f004 f8ef 	bl	8008608 <RCCEx_PLL3_Config>
 800442a:	4603      	mov	r3, r0
 800442c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C4 clock source config set later after clock selection check */
        break;
 8004430:	e008      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004438:	e004      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800443a:	bf00      	nop
 800443c:	e002      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800443e:	bf00      	nop
 8004440:	e000      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004444:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10d      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800444c:	4bbe      	ldr	r3, [pc, #760]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800444e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004452:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004456:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800445a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800445e:	4aba      	ldr	r2, [pc, #744]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004460:	430b      	orrs	r3, r1
 8004462:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004466:	e003      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004468:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800446c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004470:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004478:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800447c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004480:	2300      	movs	r3, #0
 8004482:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004486:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800448a:	460b      	mov	r3, r1
 800448c:	4313      	orrs	r3, r2
 800448e:	d035      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004490:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004494:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004498:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800449c:	d015      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800449e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044a2:	d80e      	bhi.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d012      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80044a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044ac:	d109      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80044b2:	3330      	adds	r3, #48	@ 0x30
 80044b4:	4618      	mov	r0, r3
 80044b6:	f004 f8a7 	bl	8008608 <RCCEx_PLL3_Config>
 80044ba:	4603      	mov	r3, r0
 80044bc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80044c0:	e006      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80044c8:	e002      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80044ca:	bf00      	nop
 80044cc:	e000      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80044ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044d0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10d      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80044d8:	4b9b      	ldr	r3, [pc, #620]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80044da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044de:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80044e2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80044e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044ea:	4a97      	ldr	r2, [pc, #604]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80044ec:	430b      	orrs	r3, r1
 80044ee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80044f2:	e003      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80044f8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004504:	2100      	movs	r1, #0
 8004506:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 800450a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800450e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004512:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004516:	460b      	mov	r3, r1
 8004518:	4313      	orrs	r3, r2
 800451a:	d00e      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800451c:	4b8a      	ldr	r3, [pc, #552]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	4a89      	ldr	r2, [pc, #548]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004522:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004526:	61d3      	str	r3, [r2, #28]
 8004528:	4b87      	ldr	r3, [pc, #540]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800452a:	69d9      	ldr	r1, [r3, #28]
 800452c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004530:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004534:	4a84      	ldr	r2, [pc, #528]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004536:	430b      	orrs	r3, r1
 8004538:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800453a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004546:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800454a:	2300      	movs	r3, #0
 800454c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004550:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004554:	460b      	mov	r3, r1
 8004556:	4313      	orrs	r3, r2
 8004558:	d055      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800455a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800455e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004562:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004566:	d031      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8004568:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800456c:	d82a      	bhi.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004572:	d02d      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8004574:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004578:	d824      	bhi.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800457a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800457e:	d029      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8004580:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004584:	d81e      	bhi.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004586:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800458a:	d011      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800458c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004590:	d818      	bhi.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004592:	2b00      	cmp	r3, #0
 8004594:	d020      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8004596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800459a:	d113      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800459c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80045a0:	3308      	adds	r3, #8
 80045a2:	4618      	mov	r0, r3
 80045a4:	f003 ff98 	bl	80084d8 <RCCEx_PLL2_Config>
 80045a8:	4603      	mov	r3, r0
 80045aa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80045ae:	e014      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80045b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80045b4:	3330      	adds	r3, #48	@ 0x30
 80045b6:	4618      	mov	r0, r3
 80045b8:	f004 f826 	bl	8008608 <RCCEx_PLL3_Config>
 80045bc:	4603      	mov	r3, r0
 80045be:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80045c2:	e00a      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80045ca:	e006      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80045cc:	bf00      	nop
 80045ce:	e004      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80045d0:	bf00      	nop
 80045d2:	e002      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80045d4:	bf00      	nop
 80045d6:	e000      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80045d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045da:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10d      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80045e2:	4b59      	ldr	r3, [pc, #356]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80045e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80045e8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80045ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80045f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045f4:	4a54      	ldr	r2, [pc, #336]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80045f6:	430b      	orrs	r3, r1
 80045f8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80045fc:	e003      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004602:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004606:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004612:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004616:	2300      	movs	r3, #0
 8004618:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800461c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004620:	460b      	mov	r3, r1
 8004622:	4313      	orrs	r3, r2
 8004624:	d055      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8004626:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800462a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800462e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004632:	d031      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8004634:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004638:	d82a      	bhi.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800463a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800463e:	d02d      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8004640:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004644:	d824      	bhi.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004646:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800464a:	d029      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800464c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004650:	d81e      	bhi.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8004652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004656:	d011      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8004658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800465c:	d818      	bhi.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800465e:	2b00      	cmp	r3, #0
 8004660:	d020      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004666:	d113      	bne.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004668:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800466c:	3308      	adds	r3, #8
 800466e:	4618      	mov	r0, r3
 8004670:	f003 ff32 	bl	80084d8 <RCCEx_PLL2_Config>
 8004674:	4603      	mov	r3, r0
 8004676:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800467a:	e014      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800467c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004680:	3330      	adds	r3, #48	@ 0x30
 8004682:	4618      	mov	r0, r3
 8004684:	f003 ffc0 	bl	8008608 <RCCEx_PLL3_Config>
 8004688:	4603      	mov	r3, r0
 800468a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800468e:	e00a      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004696:	e006      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8004698:	bf00      	nop
 800469a:	e004      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800469c:	bf00      	nop
 800469e:	e002      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80046a0:	bf00      	nop
 80046a2:	e000      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80046a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046a6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10d      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80046ae:	4b26      	ldr	r3, [pc, #152]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80046b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80046b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80046b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80046bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046c0:	4a21      	ldr	r2, [pc, #132]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80046c2:	430b      	orrs	r3, r1
 80046c4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80046c8:	e003      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ca:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80046ce:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80046d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80046d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046da:	2100      	movs	r1, #0
 80046dc:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80046e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4313      	orrs	r3, r2
 80046f0:	d057      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80046f2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80046f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80046fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046fe:	d033      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8004700:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004704:	d82c      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004706:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800470a:	d02f      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800470c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004710:	d826      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8004712:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004716:	d02b      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8004718:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800471c:	d820      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800471e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004722:	d013      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004724:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004728:	d81a      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800472a:	2b00      	cmp	r3, #0
 800472c:	d022      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800472e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004732:	d115      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004734:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004738:	3308      	adds	r3, #8
 800473a:	4618      	mov	r0, r3
 800473c:	f003 fecc 	bl	80084d8 <RCCEx_PLL2_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8004746:	e016      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8004748:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800474c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004750:	3330      	adds	r3, #48	@ 0x30
 8004752:	4618      	mov	r0, r3
 8004754:	f003 ff58 	bl	8008608 <RCCEx_PLL3_Config>
 8004758:	4603      	mov	r3, r0
 800475a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800475e:	e00a      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004766:	e006      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004768:	bf00      	nop
 800476a:	e004      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800476c:	bf00      	nop
 800476e:	e002      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004770:	bf00      	nop
 8004772:	e000      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8004774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004776:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10d      	bne.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800477e:	4bbb      	ldr	r3, [pc, #748]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004780:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004784:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004788:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800478c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004790:	4ab6      	ldr	r2, [pc, #728]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004792:	430b      	orrs	r3, r1
 8004794:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004798:	e003      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800479e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80047a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80047a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047aa:	2100      	movs	r1, #0
 80047ac:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047b8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80047bc:	460b      	mov	r3, r1
 80047be:	4313      	orrs	r3, r2
 80047c0:	d055      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80047c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80047c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047ca:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80047ce:	d031      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80047d0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80047d4:	d82a      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80047d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047da:	d02d      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80047dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047e0:	d824      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80047e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047e6:	d029      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80047e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047ec:	d81e      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80047ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047f2:	d011      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80047f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047f8:	d818      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d020      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80047fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004802:	d113      	bne.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004804:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004808:	3308      	adds	r3, #8
 800480a:	4618      	mov	r0, r3
 800480c:	f003 fe64 	bl	80084d8 <RCCEx_PLL2_Config>
 8004810:	4603      	mov	r3, r0
 8004812:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8004816:	e014      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004818:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800481c:	3330      	adds	r3, #48	@ 0x30
 800481e:	4618      	mov	r0, r3
 8004820:	f003 fef2 	bl	8008608 <RCCEx_PLL3_Config>
 8004824:	4603      	mov	r3, r0
 8004826:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800482a:	e00a      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004832:	e006      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004834:	bf00      	nop
 8004836:	e004      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004838:	bf00      	nop
 800483a:	e002      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800483c:	bf00      	nop
 800483e:	e000      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8004840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004842:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10d      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800484a:	4b88      	ldr	r3, [pc, #544]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800484c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004850:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8004854:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004858:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800485c:	4a83      	ldr	r2, [pc, #524]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800485e:	430b      	orrs	r3, r1
 8004860:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004864:	e003      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004866:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800486a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800486e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	2100      	movs	r1, #0
 8004878:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800487c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004880:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004884:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004888:	460b      	mov	r3, r1
 800488a:	4313      	orrs	r3, r2
 800488c:	d055      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800488e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004892:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004896:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800489a:	d031      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800489c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80048a0:	d82a      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80048a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048a6:	d02d      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80048a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048ac:	d824      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80048ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048b2:	d029      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80048b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048b8:	d81e      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80048ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048be:	d011      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80048c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048c4:	d818      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d020      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80048ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048ce:	d113      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80048d0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80048d4:	3308      	adds	r3, #8
 80048d6:	4618      	mov	r0, r3
 80048d8:	f003 fdfe 	bl	80084d8 <RCCEx_PLL2_Config>
 80048dc:	4603      	mov	r3, r0
 80048de:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80048e2:	e014      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80048e8:	3330      	adds	r3, #48	@ 0x30
 80048ea:	4618      	mov	r0, r3
 80048ec:	f003 fe8c 	bl	8008608 <RCCEx_PLL3_Config>
 80048f0:	4603      	mov	r3, r0
 80048f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80048f6:	e00a      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80048fe:	e006      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004900:	bf00      	nop
 8004902:	e004      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004904:	bf00      	nop
 8004906:	e002      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8004908:	bf00      	nop
 800490a:	e000      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800490c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800490e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10d      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8004916:	4b55      	ldr	r3, [pc, #340]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004918:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800491c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004920:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004924:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004928:	4a50      	ldr	r2, [pc, #320]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800492a:	430b      	orrs	r3, r1
 800492c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004930:	e003      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004932:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004936:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800493a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800493e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004942:	2100      	movs	r1, #0
 8004944:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8004948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800494c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004950:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004954:	460b      	mov	r3, r1
 8004956:	4313      	orrs	r3, r2
 8004958:	d055      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800495a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800495e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004966:	d031      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8004968:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800496c:	d82a      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800496e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004972:	d02d      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8004974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004978:	d824      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800497a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800497e:	d029      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8004980:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004984:	d81e      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800498a:	d011      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800498c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004990:	d818      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8004992:	2b00      	cmp	r3, #0
 8004994:	d020      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8004996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800499a:	d113      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800499c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80049a0:	3308      	adds	r3, #8
 80049a2:	4618      	mov	r0, r3
 80049a4:	f003 fd98 	bl	80084d8 <RCCEx_PLL2_Config>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80049ae:	e014      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80049b4:	3330      	adds	r3, #48	@ 0x30
 80049b6:	4618      	mov	r0, r3
 80049b8:	f003 fe26 	bl	8008608 <RCCEx_PLL3_Config>
 80049bc:	4603      	mov	r3, r0
 80049be:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80049c2:	e00a      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80049ca:	e006      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80049cc:	bf00      	nop
 80049ce:	e004      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80049d0:	bf00      	nop
 80049d2:	e002      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80049d4:	bf00      	nop
 80049d6:	e000      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80049d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049da:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10d      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80049e2:	4b22      	ldr	r3, [pc, #136]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80049e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80049e8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80049f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80049f4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80049f6:	430b      	orrs	r3, r1
 80049f8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80049fc:	e003      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004a02:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a06:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a16:	2300      	movs	r3, #0
 8004a18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a1c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004a20:	460b      	mov	r3, r1
 8004a22:	4313      	orrs	r3, r2
 8004a24:	d055      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004a26:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004a2a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a32:	d035      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8004a34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a38:	d82e      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004a3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a3e:	d031      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8004a40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a44:	d828      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004a46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a4a:	d01b      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8004a4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a50:	d822      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8004a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a5a:	d009      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8004a5c:	e01c      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a5e:	4b03      	ldr	r3, [pc, #12]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a62:	4a02      	ldr	r2, [pc, #8]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8004a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a68:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004a6a:	e01c      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8004a6c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a70:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004a74:	3308      	adds	r3, #8
 8004a76:	4618      	mov	r0, r3
 8004a78:	f003 fd2e 	bl	80084d8 <RCCEx_PLL2_Config>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004a82:	e010      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004a88:	3330      	adds	r3, #48	@ 0x30
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f003 fdbc 	bl	8008608 <RCCEx_PLL3_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004a96:	e006      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004a9e:	e002      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8004aa0:	bf00      	nop
 8004aa2:	e000      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8004aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10d      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004aae:	4bc2      	ldr	r3, [pc, #776]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004ab0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ab4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004ab8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004abc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ac0:	4abd      	ldr	r2, [pc, #756]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004ac8:	e003      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aca:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004ace:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8004ad2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ada:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004ade:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ae4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4313      	orrs	r3, r2
 8004aec:	d051      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x141a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004aee:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004af2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004af6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004afa:	d033      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8004afc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b00:	d82c      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8004b02:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004b06:	d02d      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8004b08:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004b0c:	d826      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8004b0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b12:	d019      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x13d0>
 8004b14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b18:	d820      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x13ae>
 8004b1e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b22:	d007      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
 8004b24:	e01a      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x13e4>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b26:	4ba4      	ldr	r3, [pc, #656]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2a:	4aa3      	ldr	r2, [pc, #652]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b30:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b32:	e018      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004b38:	3308      	adds	r3, #8
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f003 fccc 	bl	80084d8 <RCCEx_PLL2_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b46:	e00e      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004b4c:	3330      	adds	r3, #48	@ 0x30
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f003 fd5a 	bl	8008608 <RCCEx_PLL3_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b5a:	e004      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004b62:	e000      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
        break;
 8004b64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b66:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10d      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x1412>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8004b6e:	4b92      	ldr	r3, [pc, #584]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004b70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b74:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8004b78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004b7c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004b80:	4a8d      	ldr	r2, [pc, #564]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004b82:	430b      	orrs	r3, r1
 8004b84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b88:	e003      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x141a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004b8e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004b92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004b9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ba4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4313      	orrs	r3, r2
 8004bac:	d032      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x149c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004bae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004bb2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004bb6:	2b05      	cmp	r3, #5
 8004bb8:	d80f      	bhi.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x1462>
 8004bba:	2b03      	cmp	r3, #3
 8004bbc:	d211      	bcs.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x146a>
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d911      	bls.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d109      	bne.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x1462>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bc6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004bca:	3308      	adds	r3, #8
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f003 fc83 	bl	80084d8 <RCCEx_PLL2_Config>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004bd8:	e006      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004be0:	e002      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8004be2:	bf00      	nop
 8004be4:	e000      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8004be6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004be8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10d      	bne.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x1494>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004bf0:	4b71      	ldr	r3, [pc, #452]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004bf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bf6:	f023 0107 	bic.w	r1, r3, #7
 8004bfa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004bfe:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004c02:	4a6d      	ldr	r2, [pc, #436]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004c04:	430b      	orrs	r3, r1
 8004c06:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c0a:	e003      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x149c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c0c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004c10:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8004c14:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	66b9      	str	r1, [r7, #104]	@ 0x68
 8004c20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c26:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	d024      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8004c30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004c34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d005      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x14d0>
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d005      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004c46:	e002      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8004c48:	bf00      	nop
 8004c4a:	e000      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8004c4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c4e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10d      	bne.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x14fa>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004c56:	4b58      	ldr	r3, [pc, #352]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004c58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c5c:	f023 0108 	bic.w	r1, r3, #8
 8004c60:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004c64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c68:	4a53      	ldr	r2, [pc, #332]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004c6a:	430b      	orrs	r3, r1
 8004c6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c70:	e003      	b.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1502>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004c76:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c7a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c82:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004c86:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c88:	2300      	movs	r3, #0
 8004c8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c8c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004c90:	460b      	mov	r3, r1
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f000 80b9 	beq.w	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1692>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004c98:	4b48      	ldr	r3, [pc, #288]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	4a47      	ldr	r2, [pc, #284]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ca4:	f7fc fb80 	bl	80013a8 <HAL_GetTick>
 8004ca8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004cac:	e00b      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x154e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cae:	f7fc fb7b 	bl	80013a8 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d903      	bls.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x154e>
      {
        ret = HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004cc4:	e005      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x155a>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0ed      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x1536>
      }
    }

    if (ret == HAL_OK)
 8004cd2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f040 8093 	bne.w	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x168a>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004cdc:	4b36      	ldr	r3, [pc, #216]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004cde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ce6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004cea:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d023      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x15c2>
 8004cf2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004cf6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8004cfa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d01b      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x15c2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d02:	4b2d      	ldr	r3, [pc, #180]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d0c:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d10:	4b29      	ldr	r3, [pc, #164]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d16:	4a28      	ldr	r2, [pc, #160]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d20:	4b25      	ldr	r3, [pc, #148]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d26:	4a24      	ldr	r2, [pc, #144]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d30:	4a21      	ldr	r2, [pc, #132]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d32:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004d36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d3a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d019      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x1602>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d46:	f7fc fb2f 	bl	80013a8 <HAL_GetTick>
 8004d4a:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d4e:	e00d      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x15f4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d50:	f7fc fb2a 	bl	80013a8 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d5a:	1ad2      	subs	r2, r2, r3
 8004d5c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d903      	bls.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x15f4>
          {
            ret = HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
            break;
 8004d6a:	e006      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x1602>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d6c:	4b12      	ldr	r3, [pc, #72]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0ea      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x15d8>
          }
        }
      }

      if (ret == HAL_OK)
 8004d7a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d13a      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1680>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004d82:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004d86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d92:	d115      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x1648>
 8004d94:	4b08      	ldr	r3, [pc, #32]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004d9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004da0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004da4:	091b      	lsrs	r3, r3, #4
 8004da6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004daa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004dae:	4a02      	ldr	r2, [pc, #8]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8004db0:	430b      	orrs	r3, r1
 8004db2:	61d3      	str	r3, [r2, #28]
 8004db4:	e00a      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1654>
 8004db6:	bf00      	nop
 8004db8:	44020c00 	.word	0x44020c00
 8004dbc:	44020800 	.word	0x44020800
 8004dc0:	4bc6      	ldr	r3, [pc, #792]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	4ac5      	ldr	r2, [pc, #788]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004dc6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004dca:	61d3      	str	r3, [r2, #28]
 8004dcc:	4bc3      	ldr	r3, [pc, #780]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004dce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dd2:	4ac2      	ldr	r2, [pc, #776]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004ddc:	4bbf      	ldr	r3, [pc, #764]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004dde:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8004de2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004de6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dee:	4abb      	ldr	r2, [pc, #748]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004df0:	430b      	orrs	r3, r1
 8004df2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004df6:	e008      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004df8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004dfc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
 8004e00:	e003      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e02:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004e06:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e0a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e12:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004e16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e18:	2300      	movs	r3, #0
 8004e1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e1c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004e20:	460b      	mov	r3, r1
 8004e22:	4313      	orrs	r3, r2
 8004e24:	d035      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x171a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004e26:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004e2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004e2e:	2b30      	cmp	r3, #48	@ 0x30
 8004e30:	d014      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x16e4>
 8004e32:	2b30      	cmp	r3, #48	@ 0x30
 8004e34:	d80e      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8004e36:	2b20      	cmp	r3, #32
 8004e38:	d012      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d80a      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d010      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8004e42:	2b10      	cmp	r3, #16
 8004e44:	d106      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e46:	4ba5      	ldr	r3, [pc, #660]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4a:	4aa4      	ldr	r2, [pc, #656]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e50:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8004e52:	e008      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004e5a:	e004      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8004e5c:	bf00      	nop
 8004e5e:	e002      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8004e60:	bf00      	nop
 8004e62:	e000      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8004e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e66:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10d      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1712>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004e6e:	4b9b      	ldr	r3, [pc, #620]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004e70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e74:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004e7c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004e80:	4a96      	ldr	r2, [pc, #600]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004e82:	430b      	orrs	r3, r1
 8004e84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004e88:	e003      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x171a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004e8e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004e92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004e9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ea4:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	d033      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x179e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8004eae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004eb2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d002      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x1748>
 8004eba:	2b40      	cmp	r3, #64	@ 0x40
 8004ebc:	d007      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x1756>
 8004ebe:	e010      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x176a>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ec0:	4b86      	ldr	r3, [pc, #536]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	4a85      	ldr	r2, [pc, #532]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004ec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eca:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004ecc:	e00d      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x1772>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ece:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004ed2:	3308      	adds	r3, #8
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f003 faff 	bl	80084d8 <RCCEx_PLL2_Config>
 8004eda:	4603      	mov	r3, r0
 8004edc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8004ee0:	e003      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x1772>

      default:
        ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eea:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10d      	bne.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x1796>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8004ef2:	4b7a      	ldr	r3, [pc, #488]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004ef4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ef8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004efc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004f00:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8004f04:	4a75      	ldr	r2, [pc, #468]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004f06:	430b      	orrs	r3, r1
 8004f08:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f0c:	e003      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x179e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004f12:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004f16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f24:	2300      	movs	r3, #0
 8004f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f28:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	d048      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004f32:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004f36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	d827      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1816>
 8004f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f44 <HAL_RCCEx_PeriphCLKConfig+0x17cc>)
 8004f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f44:	08004f59 	.word	0x08004f59
 8004f48:	08004f67 	.word	0x08004f67
 8004f4c:	08004f7b 	.word	0x08004f7b
 8004f50:	08004f97 	.word	0x08004f97
 8004f54:	08004f97 	.word	0x08004f97
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f58:	4b60      	ldr	r3, [pc, #384]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5c:	4a5f      	ldr	r2, [pc, #380]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f62:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004f64:	e018      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1820>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f66:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004f6a:	3308      	adds	r3, #8
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f003 fab3 	bl	80084d8 <RCCEx_PLL2_Config>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004f78:	e00e      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1820>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f7a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004f7e:	3330      	adds	r3, #48	@ 0x30
 8004f80:	4618      	mov	r0, r3
 8004f82:	f003 fb41 	bl	8008608 <RCCEx_PLL3_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004f8c:	e004      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8004f94:	e000      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        break;
 8004f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f98:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10d      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1844>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004fa0:	4b4e      	ldr	r3, [pc, #312]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fa6:	f023 0107 	bic.w	r1, r3, #7
 8004faa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004fae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004fb2:	4a4a      	ldr	r2, [pc, #296]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004fba:	e003      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fbc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8004fc0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004fc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fcc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004fd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fd6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	f000 8083 	beq.w	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1970>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004fe2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fea:	2b20      	cmp	r3, #32
 8004fec:	d85f      	bhi.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1936>
 8004fee:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x187c>)
 8004ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff4:	08005079 	.word	0x08005079
 8004ff8:	080050af 	.word	0x080050af
 8004ffc:	080050af 	.word	0x080050af
 8005000:	080050af 	.word	0x080050af
 8005004:	080050af 	.word	0x080050af
 8005008:	080050af 	.word	0x080050af
 800500c:	080050af 	.word	0x080050af
 8005010:	080050af 	.word	0x080050af
 8005014:	08005087 	.word	0x08005087
 8005018:	080050af 	.word	0x080050af
 800501c:	080050af 	.word	0x080050af
 8005020:	080050af 	.word	0x080050af
 8005024:	080050af 	.word	0x080050af
 8005028:	080050af 	.word	0x080050af
 800502c:	080050af 	.word	0x080050af
 8005030:	080050af 	.word	0x080050af
 8005034:	0800509b 	.word	0x0800509b
 8005038:	080050af 	.word	0x080050af
 800503c:	080050af 	.word	0x080050af
 8005040:	080050af 	.word	0x080050af
 8005044:	080050af 	.word	0x080050af
 8005048:	080050af 	.word	0x080050af
 800504c:	080050af 	.word	0x080050af
 8005050:	080050af 	.word	0x080050af
 8005054:	080050b7 	.word	0x080050b7
 8005058:	080050af 	.word	0x080050af
 800505c:	080050af 	.word	0x080050af
 8005060:	080050af 	.word	0x080050af
 8005064:	080050af 	.word	0x080050af
 8005068:	080050af 	.word	0x080050af
 800506c:	080050af 	.word	0x080050af
 8005070:	080050af 	.word	0x080050af
 8005074:	080050b7 	.word	0x080050b7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005078:	4b18      	ldr	r3, [pc, #96]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800507a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507c:	4a17      	ldr	r2, [pc, #92]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800507e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005082:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005084:	e018      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x1940>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005086:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800508a:	3308      	adds	r3, #8
 800508c:	4618      	mov	r0, r3
 800508e:	f003 fa23 	bl	80084d8 <RCCEx_PLL2_Config>
 8005092:	4603      	mov	r3, r0
 8005094:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005098:	e00e      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x1940>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800509a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800509e:	3330      	adds	r3, #48	@ 0x30
 80050a0:	4618      	mov	r0, r3
 80050a2:	f003 fab1 	bl	8008608 <RCCEx_PLL3_Config>
 80050a6:	4603      	mov	r3, r0
 80050a8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80050ac:	e004      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80050b4:	e000      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        break;
 80050b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050b8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10f      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x1968>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80050c0:	4b06      	ldr	r3, [pc, #24]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80050c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80050ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80050ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050d2:	4a02      	ldr	r2, [pc, #8]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80050d4:	430b      	orrs	r3, r1
 80050d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80050da:	e005      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1970>
 80050dc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80050e4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80050e8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80050f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050f6:	2300      	movs	r3, #0
 80050f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050fa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80050fe:	460b      	mov	r3, r1
 8005100:	4313      	orrs	r3, r2
 8005102:	d04e      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005104:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005108:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800510c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005110:	d02e      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
 8005112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005116:	d827      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8005118:	2bc0      	cmp	r3, #192	@ 0xc0
 800511a:	d02b      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
 800511c:	2bc0      	cmp	r3, #192	@ 0xc0
 800511e:	d823      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8005120:	2b80      	cmp	r3, #128	@ 0x80
 8005122:	d017      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x19dc>
 8005124:	2b80      	cmp	r3, #128	@ 0x80
 8005126:	d81f      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d002      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x19ba>
 800512c:	2b40      	cmp	r3, #64	@ 0x40
 800512e:	d007      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x19c8>
 8005130:	e01a      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005132:	4bb0      	ldr	r3, [pc, #704]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005136:	4aaf      	ldr	r2, [pc, #700]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800513c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800513e:	e01a      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005140:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005144:	3308      	adds	r3, #8
 8005146:	4618      	mov	r0, r3
 8005148:	f003 f9c6 	bl	80084d8 <RCCEx_PLL2_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005152:	e010      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005154:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005158:	3330      	adds	r3, #48	@ 0x30
 800515a:	4618      	mov	r0, r3
 800515c:	f003 fa54 	bl	8008608 <RCCEx_PLL3_Config>
 8005160:	4603      	mov	r3, r0
 8005162:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005166:	e006      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800516e:	e002      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8005170:	bf00      	nop
 8005172:	e000      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8005174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005176:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10d      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x1a22>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800517e:	4b9d      	ldr	r3, [pc, #628]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005184:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005188:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800518c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005190:	4a98      	ldr	r2, [pc, #608]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005192:	430b      	orrs	r3, r1
 8005194:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005198:	e003      	b.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800519e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80051a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80051a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051aa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80051ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80051b0:	2300      	movs	r3, #0
 80051b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80051b4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80051b8:	460b      	mov	r3, r1
 80051ba:	4313      	orrs	r3, r2
 80051bc:	d055      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x1af2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80051be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80051c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051c6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80051ca:	d031      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>
 80051cc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80051d0:	d82a      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80051d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051d6:	d02d      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x1abc>
 80051d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051dc:	d824      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80051de:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80051e2:	d029      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
 80051e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80051e8:	d81e      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80051ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ee:	d011      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f4:	d818      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d020      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x1ac4>
 80051fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051fe:	d113      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005200:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005204:	3308      	adds	r3, #8
 8005206:	4618      	mov	r0, r3
 8005208:	f003 f966 	bl	80084d8 <RCCEx_PLL2_Config>
 800520c:	4603      	mov	r3, r0
 800520e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005212:	e014      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005214:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005218:	3330      	adds	r3, #48	@ 0x30
 800521a:	4618      	mov	r0, r3
 800521c:	f003 f9f4 	bl	8008608 <RCCEx_PLL3_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005226:	e00a      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800522e:	e006      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8005230:	bf00      	nop
 8005232:	e004      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8005234:	bf00      	nop
 8005236:	e002      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8005238:	bf00      	nop
 800523a:	e000      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800523c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800523e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005242:	2b00      	cmp	r3, #0
 8005244:	d10d      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x1aea>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005246:	4b6b      	ldr	r3, [pc, #428]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800524c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005250:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005254:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005258:	4a66      	ldr	r2, [pc, #408]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800525a:	430b      	orrs	r3, r1
 800525c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005260:	e003      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x1af2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005266:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800526a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800526e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005272:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005276:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005278:	2300      	movs	r3, #0
 800527a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800527c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005280:	460b      	mov	r3, r1
 8005282:	4313      	orrs	r3, r2
 8005284:	d055      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005286:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800528a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800528e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005292:	d031      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x1b80>
 8005294:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005298:	d82a      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800529a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800529e:	d02d      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x1b84>
 80052a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052a4:	d824      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80052a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052aa:	d029      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 80052ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80052b0:	d81e      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80052b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052b6:	d011      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x1b64>
 80052b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052bc:	d818      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d020      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x1b8c>
 80052c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c6:	d113      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052c8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80052cc:	3308      	adds	r3, #8
 80052ce:	4618      	mov	r0, r3
 80052d0:	f003 f902 	bl	80084d8 <RCCEx_PLL2_Config>
 80052d4:	4603      	mov	r3, r0
 80052d6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80052da:	e014      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80052e0:	3330      	adds	r3, #48	@ 0x30
 80052e2:	4618      	mov	r0, r3
 80052e4:	f003 f990 	bl	8008608 <RCCEx_PLL3_Config>
 80052e8:	4603      	mov	r3, r0
 80052ea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80052ee:	e00a      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80052f6:	e006      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 80052f8:	bf00      	nop
 80052fa:	e004      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 80052fc:	bf00      	nop
 80052fe:	e002      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8005300:	bf00      	nop
 8005302:	e000      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8005304:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005306:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10d      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800530e:	4b39      	ldr	r3, [pc, #228]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005314:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005318:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800531c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005320:	4934      	ldr	r1, [pc, #208]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005328:	e003      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800532a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800532e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005332:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533a:	2100      	movs	r1, #0
 800533c:	6239      	str	r1, [r7, #32]
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
 8005344:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005348:	460b      	mov	r3, r1
 800534a:	4313      	orrs	r3, r2
 800534c:	d058      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800534e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005352:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005356:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800535a:	d031      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800535c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005360:	d82a      	bhi.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8005362:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005366:	d02d      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1c4c>
 8005368:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800536c:	d824      	bhi.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800536e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005372:	d029      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
 8005374:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005378:	d81e      	bhi.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800537a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537e:	d011      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1c2c>
 8005380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005384:	d818      	bhi.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d020      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x1c54>
 800538a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800538e:	d113      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005390:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005394:	3308      	adds	r3, #8
 8005396:	4618      	mov	r0, r3
 8005398:	f003 f89e 	bl	80084d8 <RCCEx_PLL2_Config>
 800539c:	4603      	mov	r3, r0
 800539e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053a2:	e014      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80053a8:	3330      	adds	r3, #48	@ 0x30
 80053aa:	4618      	mov	r0, r3
 80053ac:	f003 f92c 	bl	8008608 <RCCEx_PLL3_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053b6:	e00a      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80053be:	e006      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80053c0:	bf00      	nop
 80053c2:	e004      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80053c4:	bf00      	nop
 80053c6:	e002      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80053c8:	bf00      	nop
 80053ca:	e000      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 80053cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053ce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d110      	bne.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80053d6:	4b07      	ldr	r3, [pc, #28]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 80053d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053dc:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80053e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80053e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053e8:	4902      	ldr	r1, [pc, #8]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80053f0:	e006      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
 80053f2:	bf00      	nop
 80053f4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80053fc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005400:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005408:	2100      	movs	r1, #0
 800540a:	61b9      	str	r1, [r7, #24]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	61fb      	str	r3, [r7, #28]
 8005412:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005416:	460b      	mov	r3, r1
 8005418:	4313      	orrs	r3, r2
 800541a:	d03d      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800541c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005420:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005424:	2b03      	cmp	r3, #3
 8005426:	d81c      	bhi.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x1cea>
 8005428:	a201      	add	r2, pc, #4	@ (adr r2, 8005430 <HAL_RCCEx_PeriphCLKConfig+0x1cb8>)
 800542a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542e:	bf00      	nop
 8005430:	0800546b 	.word	0x0800546b
 8005434:	08005441 	.word	0x08005441
 8005438:	0800544f 	.word	0x0800544f
 800543c:	0800546b 	.word	0x0800546b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005440:	4b6f      	ldr	r3, [pc, #444]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005444:	4a6e      	ldr	r2, [pc, #440]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800544a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800544c:	e00e      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800544e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005452:	3308      	adds	r3, #8
 8005454:	4618      	mov	r0, r3
 8005456:	f003 f83f 	bl	80084d8 <RCCEx_PLL2_Config>
 800545a:	4603      	mov	r3, r0
 800545c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8005460:	e004      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8005468:	e000      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
        break;
 800546a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800546c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10d      	bne.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x1d18>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005474:	4b62      	ldr	r3, [pc, #392]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005476:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800547a:	f023 0203 	bic.w	r2, r3, #3
 800547e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005482:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005486:	495e      	ldr	r1, [pc, #376]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800548e:	e003      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005490:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005494:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005498:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800549c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a0:	2100      	movs	r1, #0
 80054a2:	6139      	str	r1, [r7, #16]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	617b      	str	r3, [r7, #20]
 80054aa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80054ae:	460b      	mov	r3, r1
 80054b0:	4313      	orrs	r3, r2
 80054b2:	d03a      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80054b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80054b8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80054bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c0:	d00e      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
 80054c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c6:	d815      	bhi.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d017      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x1d84>
 80054cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d0:	d110      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80054d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d6:	4a4a      	ldr	r2, [pc, #296]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80054d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80054de:	e00e      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80054e4:	3308      	adds	r3, #8
 80054e6:	4618      	mov	r0, r3
 80054e8:	f002 fff6 	bl	80084d8 <RCCEx_PLL2_Config>
 80054ec:	4603      	mov	r3, r0
 80054ee:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80054f2:	e004      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      default:
        ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80054fa:	e000      	b.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x1d86>
        break;
 80054fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10d      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x1daa>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005506:	4b3e      	ldr	r3, [pc, #248]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005508:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800550c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005510:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005514:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005518:	4939      	ldr	r1, [pc, #228]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800551a:	4313      	orrs	r3, r2
 800551c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x1db2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005522:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005526:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800552a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	2100      	movs	r1, #0
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	f003 0310 	and.w	r3, r3, #16
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005540:	460b      	mov	r3, r1
 8005542:	4313      	orrs	r3, r2
 8005544:	d038      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005546:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800554a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800554e:	2b30      	cmp	r3, #48	@ 0x30
 8005550:	d01b      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x1e12>
 8005552:	2b30      	cmp	r3, #48	@ 0x30
 8005554:	d815      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
 8005556:	2b10      	cmp	r3, #16
 8005558:	d002      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 800555a:	2b20      	cmp	r3, #32
 800555c:	d007      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 800555e:	e010      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005560:	4b27      	ldr	r3, [pc, #156]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	4a26      	ldr	r2, [pc, #152]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800556a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800556c:	e00e      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x1e14>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800556e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005572:	3330      	adds	r3, #48	@ 0x30
 8005574:	4618      	mov	r0, r3
 8005576:	f003 f847 	bl	8008608 <RCCEx_PLL3_Config>
 800557a:	4603      	mov	r3, r0
 800557c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005580:	e004      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8005588:	e000      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        break;
 800558a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10d      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005594:	4b1a      	ldr	r3, [pc, #104]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8005596:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800559a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800559e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80055a2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80055a6:	4916      	ldr	r1, [pc, #88]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80055ae:	e003      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80055b4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80055bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c0:	2100      	movs	r1, #0
 80055c2:	6039      	str	r1, [r7, #0]
 80055c4:	f003 0308 	and.w	r3, r3, #8
 80055c8:	607b      	str	r3, [r7, #4]
 80055ca:	e9d7 1200 	ldrd	r1, r2, [r7]
 80055ce:	460b      	mov	r3, r1
 80055d0:	4313      	orrs	r3, r2
 80055d2:	d00c      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x1e76>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80055d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80055d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055de:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80055e2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80055e6:	4906      	ldr	r1, [pc, #24]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80055ee:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 80055f8:	46bd      	mov	sp, r7
 80055fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055fe:	bf00      	nop
 8005600:	44020c00 	.word	0x44020c00

08005604 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005604:	b480      	push	{r7}
 8005606:	b08b      	sub	sp, #44	@ 0x2c
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800560c:	4bae      	ldr	r3, [pc, #696]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800560e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005614:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005616:	4bac      	ldr	r3, [pc, #688]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005620:	4ba9      	ldr	r3, [pc, #676]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005624:	0a1b      	lsrs	r3, r3, #8
 8005626:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800562a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800562c:	4ba6      	ldr	r3, [pc, #664]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800562e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005630:	091b      	lsrs	r3, r3, #4
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005638:	4ba3      	ldr	r3, [pc, #652]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	08db      	lsrs	r3, r3, #3
 800563e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	fb02 f303 	mul.w	r3, r2, r3
 8005648:	ee07 3a90 	vmov	s15, r3
 800564c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005650:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8126 	beq.w	80058a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	2b03      	cmp	r3, #3
 8005660:	d053      	beq.n	800570a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	2b03      	cmp	r3, #3
 8005666:	d86f      	bhi.n	8005748 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d003      	beq.n	8005676 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b02      	cmp	r3, #2
 8005672:	d02b      	beq.n	80056cc <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005674:	e068      	b.n	8005748 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005676:	4b94      	ldr	r3, [pc, #592]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	08db      	lsrs	r3, r3, #3
 800567c:	f003 0303 	and.w	r3, r3, #3
 8005680:	4a92      	ldr	r2, [pc, #584]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005682:	fa22 f303 	lsr.w	r3, r2, r3
 8005686:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	ee07 3a90 	vmov	s15, r3
 800568e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	ee07 3a90 	vmov	s15, r3
 8005698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800569c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	ee07 3a90 	vmov	s15, r3
 80056a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056aa:	ed97 6a04 	vldr	s12, [r7, #16]
 80056ae:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80056b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80056ca:	e068      	b.n	800579e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	ee07 3a90 	vmov	s15, r3
 80056e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056e8:	ed97 6a04 	vldr	s12, [r7, #16]
 80056ec:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80056f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005704:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005708:	e049      	b.n	800579e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	ee07 3a90 	vmov	s15, r3
 8005710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005714:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80058d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005718:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800571c:	6a3b      	ldr	r3, [r7, #32]
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005726:	ed97 6a04 	vldr	s12, [r7, #16]
 800572a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800572e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800573e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005742:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005746:	e02a      	b.n	800579e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005748:	4b5f      	ldr	r3, [pc, #380]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	08db      	lsrs	r3, r3, #3
 800574e:	f003 0303 	and.w	r3, r3, #3
 8005752:	4a5e      	ldr	r2, [pc, #376]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005754:	fa22 f303 	lsr.w	r3, r2, r3
 8005758:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	ee07 3a90 	vmov	s15, r3
 800576a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800576e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	ee07 3a90 	vmov	s15, r3
 8005778:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800577c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005780:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005784:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005788:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800578c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005790:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005794:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005798:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800579c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800579e:	4b4a      	ldr	r3, [pc, #296]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057aa:	d121      	bne.n	80057f0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80057ac:	4b46      	ldr	r3, [pc, #280]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d017      	beq.n	80057e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80057b8:	4b43      	ldr	r3, [pc, #268]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057bc:	0a5b      	lsrs	r3, r3, #9
 80057be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057c2:	ee07 3a90 	vmov	s15, r3
 80057c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80057ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80057d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80057d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057de:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	e006      	b.n	80057f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	e002      	b.n	80057f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057f6:	4b34      	ldr	r3, [pc, #208]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005802:	d121      	bne.n	8005848 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005804:	4b30      	ldr	r3, [pc, #192]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d017      	beq.n	8005840 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005810:	4b2d      	ldr	r3, [pc, #180]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005814:	0c1b      	lsrs	r3, r3, #16
 8005816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005822:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005826:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800582a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800582e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005836:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	605a      	str	r2, [r3, #4]
 800583e:	e006      	b.n	800584e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	605a      	str	r2, [r3, #4]
 8005846:	e002      	b.n	800584e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800584e:	4b1e      	ldr	r3, [pc, #120]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005856:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800585a:	d121      	bne.n	80058a0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800585c:	4b1a      	ldr	r3, [pc, #104]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800585e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005860:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d017      	beq.n	8005898 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005868:	4b17      	ldr	r3, [pc, #92]	@ (80058c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800586a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800586c:	0e1b      	lsrs	r3, r3, #24
 800586e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800587a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800587e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005882:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800588a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800588e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005896:	e010      	b.n	80058ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	609a      	str	r2, [r3, #8]
}
 800589e:	e00c      	b.n	80058ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	609a      	str	r2, [r3, #8]
}
 80058a6:	e008      	b.n	80058ba <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	609a      	str	r2, [r3, #8]
}
 80058ba:	bf00      	nop
 80058bc:	372c      	adds	r7, #44	@ 0x2c
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	44020c00 	.word	0x44020c00
 80058cc:	03d09000 	.word	0x03d09000
 80058d0:	46000000 	.word	0x46000000
 80058d4:	4a742400 	.word	0x4a742400
 80058d8:	4bbebc20 	.word	0x4bbebc20

080058dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80058dc:	b480      	push	{r7}
 80058de:	b08b      	sub	sp, #44	@ 0x2c
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80058e4:	4bae      	ldr	r3, [pc, #696]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80058e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ec:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80058ee:	4bac      	ldr	r3, [pc, #688]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80058f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80058f8:	4ba9      	ldr	r3, [pc, #676]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80058fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fc:	0a1b      	lsrs	r3, r3, #8
 80058fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005902:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005904:	4ba6      	ldr	r3, [pc, #664]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005908:	091b      	lsrs	r3, r3, #4
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005910:	4ba3      	ldr	r3, [pc, #652]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005914:	08db      	lsrs	r3, r3, #3
 8005916:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	fb02 f303 	mul.w	r3, r2, r3
 8005920:	ee07 3a90 	vmov	s15, r3
 8005924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005928:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	2b00      	cmp	r3, #0
 8005930:	f000 8126 	beq.w	8005b80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	2b03      	cmp	r3, #3
 8005938:	d053      	beq.n	80059e2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	2b03      	cmp	r3, #3
 800593e:	d86f      	bhi.n	8005a20 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	2b01      	cmp	r3, #1
 8005944:	d003      	beq.n	800594e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d02b      	beq.n	80059a4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800594c:	e068      	b.n	8005a20 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800594e:	4b94      	ldr	r3, [pc, #592]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	08db      	lsrs	r3, r3, #3
 8005954:	f003 0303 	and.w	r3, r3, #3
 8005958:	4a92      	ldr	r2, [pc, #584]	@ (8005ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800595a:	fa22 f303 	lsr.w	r3, r2, r3
 800595e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	ee07 3a90 	vmov	s15, r3
 8005966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	ee07 3a90 	vmov	s15, r3
 8005970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005974:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	ee07 3a90 	vmov	s15, r3
 800597e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005982:	ed97 6a04 	vldr	s12, [r7, #16]
 8005986:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800598a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800598e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005992:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800599a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800599e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80059a2:	e068      	b.n	8005a76 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	ee07 3a90 	vmov	s15, r3
 80059aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ae:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005bac <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80059b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	ee07 3a90 	vmov	s15, r3
 80059bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059c0:	ed97 6a04 	vldr	s12, [r7, #16]
 80059c4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80059c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80059e0:	e049      	b.n	8005a76 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	ee07 3a90 	vmov	s15, r3
 80059e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ec:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80059f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	ee07 3a90 	vmov	s15, r3
 80059fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059fe:	ed97 6a04 	vldr	s12, [r7, #16]
 8005a02:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005a1e:	e02a      	b.n	8005a76 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a20:	4b5f      	ldr	r3, [pc, #380]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	08db      	lsrs	r3, r3, #3
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	4a5e      	ldr	r2, [pc, #376]	@ (8005ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a30:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	ee07 3a90 	vmov	s15, r3
 8005a38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	ee07 3a90 	vmov	s15, r3
 8005a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	ee07 3a90 	vmov	s15, r3
 8005a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a54:	ed97 6a04 	vldr	s12, [r7, #16]
 8005a58:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8005a5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a70:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005a74:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a76:	4b4a      	ldr	r3, [pc, #296]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a82:	d121      	bne.n	8005ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005a84:	4b46      	ldr	r3, [pc, #280]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d017      	beq.n	8005ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005a90:	4b43      	ldr	r3, [pc, #268]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a94:	0a5b      	lsrs	r3, r3, #9
 8005a96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a9a:	ee07 3a90 	vmov	s15, r3
 8005a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005aa2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aa6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005aaa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005aae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ab6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	e006      	b.n	8005ace <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e002      	b.n	8005ace <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ace:	4b34      	ldr	r3, [pc, #208]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ad6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ada:	d121      	bne.n	8005b20 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005adc:	4b30      	ldr	r3, [pc, #192]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d017      	beq.n	8005b18 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aec:	0c1b      	lsrs	r3, r3, #16
 8005aee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005af2:	ee07 3a90 	vmov	s15, r3
 8005af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005afa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005afe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005b02:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b0e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	605a      	str	r2, [r3, #4]
 8005b16:	e006      	b.n	8005b26 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	605a      	str	r2, [r3, #4]
 8005b1e:	e002      	b.n	8005b26 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b26:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b32:	d121      	bne.n	8005b78 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005b34:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d017      	beq.n	8005b70 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005b40:	4b17      	ldr	r3, [pc, #92]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b44:	0e1b      	lsrs	r3, r3, #24
 8005b46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8005b52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b56:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005b5a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b66:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005b6e:	e010      	b.n	8005b92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	609a      	str	r2, [r3, #8]
}
 8005b76:	e00c      	b.n	8005b92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	609a      	str	r2, [r3, #8]
}
 8005b7e:	e008      	b.n	8005b92 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	609a      	str	r2, [r3, #8]
}
 8005b92:	bf00      	nop
 8005b94:	372c      	adds	r7, #44	@ 0x2c
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	44020c00 	.word	0x44020c00
 8005ba4:	03d09000 	.word	0x03d09000
 8005ba8:	46000000 	.word	0x46000000
 8005bac:	4a742400 	.word	0x4a742400
 8005bb0:	4bbebc20 	.word	0x4bbebc20

08005bb4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b08b      	sub	sp, #44	@ 0x2c
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005bbc:	4bae      	ldr	r3, [pc, #696]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005bc6:	4bac      	ldr	r3, [pc, #688]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8005bd0:	4ba9      	ldr	r3, [pc, #676]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	0a1b      	lsrs	r3, r3, #8
 8005bd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bda:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005bdc:	4ba6      	ldr	r3, [pc, #664]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be0:	091b      	lsrs	r3, r3, #4
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005be8:	4ba3      	ldr	r3, [pc, #652]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bec:	08db      	lsrs	r3, r3, #3
 8005bee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	fb02 f303 	mul.w	r3, r2, r3
 8005bf8:	ee07 3a90 	vmov	s15, r3
 8005bfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c00:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	f000 8126 	beq.w	8005e58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	d053      	beq.n	8005cba <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	2b03      	cmp	r3, #3
 8005c16:	d86f      	bhi.n	8005cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d003      	beq.n	8005c26 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d02b      	beq.n	8005c7c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005c24:	e068      	b.n	8005cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c26:	4b94      	ldr	r3, [pc, #592]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	08db      	lsrs	r3, r3, #3
 8005c2c:	f003 0303 	and.w	r3, r3, #3
 8005c30:	4a92      	ldr	r2, [pc, #584]	@ (8005e7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8005c32:	fa22 f303 	lsr.w	r3, r2, r3
 8005c36:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	ee07 3a90 	vmov	s15, r3
 8005c3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	ee07 3a90 	vmov	s15, r3
 8005c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c5a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c5e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005e80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c76:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005c7a:	e068      	b.n	8005d4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	ee07 3a90 	vmov	s15, r3
 8005c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c86:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005e84 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8005c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	ee07 3a90 	vmov	s15, r3
 8005c94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c98:	ed97 6a04 	vldr	s12, [r7, #16]
 8005c9c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005ca0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ca4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ca8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cb4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005cb8:	e049      	b.n	8005d4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	ee07 3a90 	vmov	s15, r3
 8005cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005e88 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8005cc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	ee07 3a90 	vmov	s15, r3
 8005cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cd6:	ed97 6a04 	vldr	s12, [r7, #16]
 8005cda:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005e80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cf2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005cf6:	e02a      	b.n	8005d4e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005cf8:	4b5f      	ldr	r3, [pc, #380]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	08db      	lsrs	r3, r3, #3
 8005cfe:	f003 0303 	and.w	r3, r3, #3
 8005d02:	4a5e      	ldr	r2, [pc, #376]	@ (8005e7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8005d04:	fa22 f303 	lsr.w	r3, r2, r3
 8005d08:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	ee07 3a90 	vmov	s15, r3
 8005d10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	ee07 3a90 	vmov	s15, r3
 8005d28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d2c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005d30:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005e80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8005d34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005d4c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d5a:	d121      	bne.n	8005da0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005d5c:	4b46      	ldr	r3, [pc, #280]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d017      	beq.n	8005d98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005d68:	4b43      	ldr	r3, [pc, #268]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d6c:	0a5b      	lsrs	r3, r3, #9
 8005d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8005d7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005d82:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d8e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	e006      	b.n	8005da6 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	e002      	b.n	8005da6 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005da6:	4b34      	ldr	r3, [pc, #208]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005db2:	d121      	bne.n	8005df8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005db4:	4b30      	ldr	r3, [pc, #192]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d017      	beq.n	8005df0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dc4:	0c1b      	lsrs	r3, r3, #16
 8005dc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005dd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dd6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005dda:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005de6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	605a      	str	r2, [r3, #4]
 8005dee:	e006      	b.n	8005dfe <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	605a      	str	r2, [r3, #4]
 8005df6:	e002      	b.n	8005dfe <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e0a:	d121      	bne.n	8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d017      	beq.n	8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005e18:	4b17      	ldr	r3, [pc, #92]	@ (8005e78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8005e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e1c:	0e1b      	lsrs	r3, r3, #24
 8005e1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e22:	ee07 3a90 	vmov	s15, r3
 8005e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8005e2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e2e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8005e32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005e36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e3e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8005e46:	e010      	b.n	8005e6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	609a      	str	r2, [r3, #8]
}
 8005e4e:	e00c      	b.n	8005e6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	609a      	str	r2, [r3, #8]
}
 8005e56:	e008      	b.n	8005e6a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	609a      	str	r2, [r3, #8]
}
 8005e6a:	bf00      	nop
 8005e6c:	372c      	adds	r7, #44	@ 0x2c
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	44020c00 	.word	0x44020c00
 8005e7c:	03d09000 	.word	0x03d09000
 8005e80:	46000000 	.word	0x46000000
 8005e84:	4a742400 	.word	0x4a742400
 8005e88:	4bbebc20 	.word	0x4bbebc20

08005e8c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005e8c:	b590      	push	{r4, r7, lr}
 8005e8e:	b08f      	sub	sp, #60	@ 0x3c
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e9a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8005e9e:	4321      	orrs	r1, r4
 8005ea0:	d150      	bne.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005ea2:	4b26      	ldr	r3, [pc, #152]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ea8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eac:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005eae:	4b23      	ldr	r3, [pc, #140]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005eb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d108      	bne.n	8005ece <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ec2:	d104      	bne.n	8005ece <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005ec4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ec8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eca:	f002 baf6 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005ece:	4b1b      	ldr	r3, [pc, #108]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ed0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ed8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005edc:	d108      	bne.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8005ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ee4:	d104      	bne.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8005ee6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eec:	f002 bae5 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8005ef0:	4b12      	ldr	r3, [pc, #72]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005efc:	d119      	bne.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8005efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f04:	d115      	bne.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8005f0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f12:	d30a      	bcc.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8005f14:	4b09      	ldr	r3, [pc, #36]	@ (8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	0a1b      	lsrs	r3, r3, #8
 8005f1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f1e:	4a08      	ldr	r2, [pc, #32]	@ (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005f26:	f002 bac8 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
      }
      else
      {
        frequency = 0U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005f2e:	f002 bac4 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f36:	f002 bac0 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8005f3a:	bf00      	nop
 8005f3c:	44020c00 	.word	0x44020c00
 8005f40:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005f44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f48:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8005f4c:	ea50 0104 	orrs.w	r1, r0, r4
 8005f50:	f001 8242 	beq.w	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154c>
 8005f54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f58:	2801      	cmp	r0, #1
 8005f5a:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8005f5e:	f082 82a9 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005f62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f66:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8005f6a:	ea50 0104 	orrs.w	r1, r0, r4
 8005f6e:	f001 8139 	beq.w	80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
 8005f72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f76:	2801      	cmp	r0, #1
 8005f78:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8005f7c:	f082 829a 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005f80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f84:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8005f88:	ea50 0104 	orrs.w	r1, r0, r4
 8005f8c:	f001 85ce 	beq.w	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1ca0>
 8005f90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f94:	2801      	cmp	r0, #1
 8005f96:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8005f9a:	f082 828b 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005f9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fa2:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8005fa6:	ea50 0104 	orrs.w	r1, r0, r4
 8005faa:	f001 8518 	beq.w	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x1b52>
 8005fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fb2:	2801      	cmp	r0, #1
 8005fb4:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8005fb8:	f082 827c 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005fbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fc0:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8005fc4:	ea50 0104 	orrs.w	r1, r0, r4
 8005fc8:	f001 846a 	beq.w	80078a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a14>
 8005fcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fd0:	2801      	cmp	r0, #1
 8005fd2:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8005fd6:	f082 826d 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fde:	f1a1 0420 	sub.w	r4, r1, #32
 8005fe2:	ea50 0104 	orrs.w	r1, r0, r4
 8005fe6:	f001 83b4 	beq.w	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x18c6>
 8005fea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fee:	2801      	cmp	r0, #1
 8005ff0:	f171 0120 	sbcs.w	r1, r1, #32
 8005ff4:	f082 825e 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8005ff8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ffc:	f1a1 0410 	sub.w	r4, r1, #16
 8006000:	ea50 0104 	orrs.w	r1, r0, r4
 8006004:	f002 8222 	beq.w	800844c <HAL_RCCEx_GetPeriphCLKFreq+0x25c0>
 8006008:	e9d7 0100 	ldrd	r0, r1, [r7]
 800600c:	2801      	cmp	r0, #1
 800600e:	f171 0110 	sbcs.w	r1, r1, #16
 8006012:	f082 824f 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006016:	e9d7 0100 	ldrd	r0, r1, [r7]
 800601a:	f1a1 0408 	sub.w	r4, r1, #8
 800601e:	ea50 0104 	orrs.w	r1, r0, r4
 8006022:	f002 8198 	beq.w	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x24ca>
 8006026:	e9d7 0100 	ldrd	r0, r1, [r7]
 800602a:	2801      	cmp	r0, #1
 800602c:	f171 0108 	sbcs.w	r1, r1, #8
 8006030:	f082 8240 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006038:	1f0c      	subs	r4, r1, #4
 800603a:	ea50 0104 	orrs.w	r1, r0, r4
 800603e:	f001 8614 	beq.w	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1dde>
 8006042:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006046:	2801      	cmp	r0, #1
 8006048:	f171 0104 	sbcs.w	r1, r1, #4
 800604c:	f082 8232 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006054:	1e8c      	subs	r4, r1, #2
 8006056:	ea50 0104 	orrs.w	r1, r0, r4
 800605a:	f002 810f 	beq.w	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800605e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006062:	2801      	cmp	r0, #1
 8006064:	f171 0102 	sbcs.w	r1, r1, #2
 8006068:	f082 8224 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800606c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006070:	1e4c      	subs	r4, r1, #1
 8006072:	ea50 0104 	orrs.w	r1, r0, r4
 8006076:	f002 809a 	beq.w	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800607a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800607e:	2801      	cmp	r0, #1
 8006080:	f171 0101 	sbcs.w	r1, r1, #1
 8006084:	f082 8216 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006088:	e9d7 0100 	ldrd	r0, r1, [r7]
 800608c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006090:	4321      	orrs	r1, r4
 8006092:	f002 8025 	beq.w	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8006096:	e9d7 0100 	ldrd	r0, r1, [r7]
 800609a:	4cd6      	ldr	r4, [pc, #856]	@ (80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 800609c:	42a0      	cmp	r0, r4
 800609e:	f171 0100 	sbcs.w	r1, r1, #0
 80060a2:	f082 8207 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80060a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060aa:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80060ae:	4321      	orrs	r1, r4
 80060b0:	f001 87a5 	beq.w	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2172>
 80060b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060b8:	4ccf      	ldr	r4, [pc, #828]	@ (80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 80060ba:	42a0      	cmp	r0, r4
 80060bc:	f171 0100 	sbcs.w	r1, r1, #0
 80060c0:	f082 81f8 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80060c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060c8:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80060cc:	4321      	orrs	r1, r4
 80060ce:	f001 871d 	beq.w	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x2080>
 80060d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060d6:	4cc9      	ldr	r4, [pc, #804]	@ (80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80060d8:	42a0      	cmp	r0, r4
 80060da:	f171 0100 	sbcs.w	r1, r1, #0
 80060de:	f082 81e9 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80060e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060e6:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80060ea:	4321      	orrs	r1, r4
 80060ec:	f001 8666 	beq.w	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1f30>
 80060f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060f4:	4cc2      	ldr	r4, [pc, #776]	@ (8006400 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80060f6:	42a0      	cmp	r0, r4
 80060f8:	f171 0100 	sbcs.w	r1, r1, #0
 80060fc:	f082 81da 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006100:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006104:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006108:	4321      	orrs	r1, r4
 800610a:	f001 85de 	beq.w	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x1e3e>
 800610e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006112:	4cbc      	ldr	r4, [pc, #752]	@ (8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006114:	42a0      	cmp	r0, r4
 8006116:	f171 0100 	sbcs.w	r1, r1, #0
 800611a:	f082 81cb 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800611e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006122:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006126:	4321      	orrs	r1, r4
 8006128:	f002 814a 	beq.w	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2534>
 800612c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006130:	4cb5      	ldr	r4, [pc, #724]	@ (8006408 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006132:	42a0      	cmp	r0, r4
 8006134:	f171 0100 	sbcs.w	r1, r1, #0
 8006138:	f082 81bc 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800613c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006140:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006144:	4321      	orrs	r1, r4
 8006146:	f000 826b 	beq.w	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800614a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800614e:	4caf      	ldr	r4, [pc, #700]	@ (800640c <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006150:	42a0      	cmp	r0, r4
 8006152:	f171 0100 	sbcs.w	r1, r1, #0
 8006156:	f082 81ad 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800615a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800615e:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006162:	4321      	orrs	r1, r4
 8006164:	f000 87e9 	beq.w	800713a <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8006168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800616c:	4ca8      	ldr	r4, [pc, #672]	@ (8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800616e:	42a0      	cmp	r0, r4
 8006170:	f171 0100 	sbcs.w	r1, r1, #0
 8006174:	f082 819e 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006178:	e9d7 0100 	ldrd	r0, r1, [r7]
 800617c:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006180:	4321      	orrs	r1, r4
 8006182:	f000 81ce 	beq.w	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8006186:	e9d7 0100 	ldrd	r0, r1, [r7]
 800618a:	4ca2      	ldr	r4, [pc, #648]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800618c:	42a0      	cmp	r0, r4
 800618e:	f171 0100 	sbcs.w	r1, r1, #0
 8006192:	f082 818f 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800619a:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800619e:	4321      	orrs	r1, r4
 80061a0:	f000 8140 	beq.w	8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80061a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061a8:	4c9b      	ldr	r4, [pc, #620]	@ (8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80061aa:	42a0      	cmp	r0, r4
 80061ac:	f171 0100 	sbcs.w	r1, r1, #0
 80061b0:	f082 8180 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80061b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061b8:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80061bc:	4321      	orrs	r1, r4
 80061be:	f001 8229 	beq.w	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x1788>
 80061c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061c6:	4c95      	ldr	r4, [pc, #596]	@ (800641c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80061c8:	42a0      	cmp	r0, r4
 80061ca:	f171 0100 	sbcs.w	r1, r1, #0
 80061ce:	f082 8171 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80061d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061d6:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80061da:	4321      	orrs	r1, r4
 80061dc:	f001 8173 	beq.w	80074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x163a>
 80061e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061e4:	4c8e      	ldr	r4, [pc, #568]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80061e6:	42a0      	cmp	r0, r4
 80061e8:	f171 0100 	sbcs.w	r1, r1, #0
 80061ec:	f082 8162 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80061f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061f4:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80061f8:	4321      	orrs	r1, r4
 80061fa:	f001 8130 	beq.w	800745e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 80061fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006202:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006206:	f171 0100 	sbcs.w	r1, r1, #0
 800620a:	f082 8153 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800620e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006212:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006216:	4321      	orrs	r1, r4
 8006218:	f001 8093 	beq.w	8007342 <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 800621c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006220:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006224:	42a0      	cmp	r0, r4
 8006226:	f171 0100 	sbcs.w	r1, r1, #0
 800622a:	f082 8143 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800622e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006232:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006236:	4321      	orrs	r1, r4
 8006238:	f001 8040 	beq.w	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
 800623c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006240:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006244:	42a0      	cmp	r0, r4
 8006246:	f171 0100 	sbcs.w	r1, r1, #0
 800624a:	f082 8133 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800624e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006252:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006256:	4321      	orrs	r1, r4
 8006258:	f000 87ed 	beq.w	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 800625c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006260:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006264:	42a0      	cmp	r0, r4
 8006266:	f171 0100 	sbcs.w	r1, r1, #0
 800626a:	f082 8123 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800626e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006272:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006276:	4321      	orrs	r1, r4
 8006278:	f000 86f9 	beq.w	800706e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800627c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006280:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006284:	42a0      	cmp	r0, r4
 8006286:	f171 0100 	sbcs.w	r1, r1, #0
 800628a:	f082 8113 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800628e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006292:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006296:	4321      	orrs	r1, r4
 8006298:	f000 8683 	beq.w	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800629c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062a0:	f640 0401 	movw	r4, #2049	@ 0x801
 80062a4:	42a0      	cmp	r0, r4
 80062a6:	f171 0100 	sbcs.w	r1, r1, #0
 80062aa:	f082 8103 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80062ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062b2:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80062b6:	4321      	orrs	r1, r4
 80062b8:	f000 860d 	beq.w	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x104a>
 80062bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062c0:	f240 4401 	movw	r4, #1025	@ 0x401
 80062c4:	42a0      	cmp	r0, r4
 80062c6:	f171 0100 	sbcs.w	r1, r1, #0
 80062ca:	f082 80f3 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80062ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062d2:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80062d6:	4321      	orrs	r1, r4
 80062d8:	f000 858b 	beq.w	8006df2 <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 80062dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062e0:	f240 2401 	movw	r4, #513	@ 0x201
 80062e4:	42a0      	cmp	r0, r4
 80062e6:	f171 0100 	sbcs.w	r1, r1, #0
 80062ea:	f082 80e3 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80062ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062f2:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80062f6:	4321      	orrs	r1, r4
 80062f8:	f000 8510 	beq.w	8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 80062fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006300:	f240 1401 	movw	r4, #257	@ 0x101
 8006304:	42a0      	cmp	r0, r4
 8006306:	f171 0100 	sbcs.w	r1, r1, #0
 800630a:	f082 80d3 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800630e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006312:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006316:	4321      	orrs	r1, r4
 8006318:	f000 8495 	beq.w	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800631c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006320:	2881      	cmp	r0, #129	@ 0x81
 8006322:	f171 0100 	sbcs.w	r1, r1, #0
 8006326:	f082 80c5 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800632a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800632e:	2821      	cmp	r0, #33	@ 0x21
 8006330:	f171 0100 	sbcs.w	r1, r1, #0
 8006334:	d254      	bcs.n	80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8006336:	e9d7 0100 	ldrd	r0, r1, [r7]
 800633a:	4301      	orrs	r1, r0
 800633c:	f002 80ba 	beq.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006340:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006344:	1e42      	subs	r2, r0, #1
 8006346:	f141 33ff 	adc.w	r3, r1, #4294967295
 800634a:	2a20      	cmp	r2, #32
 800634c:	f173 0100 	sbcs.w	r1, r3, #0
 8006350:	f082 80b0 	bcs.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006354:	2a1f      	cmp	r2, #31
 8006356:	f202 80ad 	bhi.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800635a:	a101      	add	r1, pc, #4	@ (adr r1, 8006360 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 800635c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006360:	08006665 	.word	0x08006665
 8006364:	08006745 	.word	0x08006745
 8006368:	080084b5 	.word	0x080084b5
 800636c:	08006805 	.word	0x08006805
 8006370:	080084b5 	.word	0x080084b5
 8006374:	080084b5 	.word	0x080084b5
 8006378:	080084b5 	.word	0x080084b5
 800637c:	080068d5 	.word	0x080068d5
 8006380:	080084b5 	.word	0x080084b5
 8006384:	080084b5 	.word	0x080084b5
 8006388:	080084b5 	.word	0x080084b5
 800638c:	080084b5 	.word	0x080084b5
 8006390:	080084b5 	.word	0x080084b5
 8006394:	080084b5 	.word	0x080084b5
 8006398:	080084b5 	.word	0x080084b5
 800639c:	080069b7 	.word	0x080069b7
 80063a0:	080084b5 	.word	0x080084b5
 80063a4:	080084b5 	.word	0x080084b5
 80063a8:	080084b5 	.word	0x080084b5
 80063ac:	080084b5 	.word	0x080084b5
 80063b0:	080084b5 	.word	0x080084b5
 80063b4:	080084b5 	.word	0x080084b5
 80063b8:	080084b5 	.word	0x080084b5
 80063bc:	080084b5 	.word	0x080084b5
 80063c0:	080084b5 	.word	0x080084b5
 80063c4:	080084b5 	.word	0x080084b5
 80063c8:	080084b5 	.word	0x080084b5
 80063cc:	080084b5 	.word	0x080084b5
 80063d0:	080084b5 	.word	0x080084b5
 80063d4:	080084b5 	.word	0x080084b5
 80063d8:	080084b5 	.word	0x080084b5
 80063dc:	08006a8d 	.word	0x08006a8d
 80063e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063e4:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80063e8:	430b      	orrs	r3, r1
 80063ea:	f000 83ba 	beq.w	8006b62 <HAL_RCCEx_GetPeriphCLKFreq+0xcd6>
 80063ee:	f002 b861 	b.w	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80063f2:	bf00      	nop
 80063f4:	80000001 	.word	0x80000001
 80063f8:	40000001 	.word	0x40000001
 80063fc:	20000001 	.word	0x20000001
 8006400:	10000001 	.word	0x10000001
 8006404:	08000001 	.word	0x08000001
 8006408:	04000001 	.word	0x04000001
 800640c:	00400001 	.word	0x00400001
 8006410:	00200001 	.word	0x00200001
 8006414:	00100001 	.word	0x00100001
 8006418:	00080001 	.word	0x00080001
 800641c:	00040001 	.word	0x00040001
 8006420:	00020001 	.word	0x00020001
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006424:	4b9f      	ldr	r3, [pc, #636]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006426:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800642a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800642e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006436:	d036      	beq.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8006438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800643e:	d86b      	bhi.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8006440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006442:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006446:	d02b      	beq.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800644e:	d863      	bhi.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006456:	d01b      	beq.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 8006458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800645e:	d85b      	bhi.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8006460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006462:	2b00      	cmp	r3, #0
 8006464:	d004      	beq.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800646c:	d008      	beq.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 800646e:	e053      	b.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006470:	f107 0320 	add.w	r3, r7, #32
 8006474:	4618      	mov	r0, r3
 8006476:	f7ff f8c5 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800647a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800647e:	e04e      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006480:	f107 0314 	add.w	r3, r7, #20
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff fa29 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800648e:	e046      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006490:	f107 0308 	add.w	r3, r7, #8
 8006494:	4618      	mov	r0, r3
 8006496:	f7ff fb8d 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800649e:	e03e      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80064a0:	4b81      	ldr	r3, [pc, #516]	@ (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80064a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80064a4:	e03b      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80064a6:	4b7f      	ldr	r3, [pc, #508]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80064ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80064b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064b2:	4b7c      	ldr	r3, [pc, #496]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d10c      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80064be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d109      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064c4:	4b77      	ldr	r3, [pc, #476]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	4a77      	ldr	r2, [pc, #476]	@ (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
 80064d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80064d6:	e01e      	b.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80064d8:	4b72      	ldr	r3, [pc, #456]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064e4:	d106      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 80064e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ec:	d102      	bne.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80064ee:	4b70      	ldr	r3, [pc, #448]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80064f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064f2:	e010      	b.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80064f4:	4b6b      	ldr	r3, [pc, #428]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006500:	d106      	bne.n	8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006504:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006508:	d102      	bne.n	8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800650a:	4b6a      	ldr	r3, [pc, #424]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800650c:	637b      	str	r3, [r7, #52]	@ 0x34
 800650e:	e002      	b.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8006510:	2300      	movs	r3, #0
 8006512:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006514:	e003      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8006516:	e002      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          default :
          {
            frequency = 0U;
 8006518:	2300      	movs	r3, #0
 800651a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800651c:	bf00      	nop
          }
        }
        break;
 800651e:	f001 bfcc 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006522:	4b60      	ldr	r3, [pc, #384]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006524:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006528:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800652c:	633b      	str	r3, [r7, #48]	@ 0x30
 800652e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006530:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006534:	d036      	beq.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800653c:	d86b      	bhi.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800653e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006540:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006544:	d02b      	beq.n	800659e <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 8006546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006548:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800654c:	d863      	bhi.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006554:	d01b      	beq.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8006556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006558:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800655c:	d85b      	bhi.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	2b00      	cmp	r3, #0
 8006562:	d004      	beq.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 8006564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006566:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800656a:	d008      	beq.n	800657e <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 800656c:	e053      	b.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800656e:	f107 0320 	add.w	r3, r7, #32
 8006572:	4618      	mov	r0, r3
 8006574:	f7ff f846 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800657c:	e04e      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800657e:	f107 0314 	add.w	r3, r7, #20
 8006582:	4618      	mov	r0, r3
 8006584:	f7ff f9aa 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800658c:	e046      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800658e:	f107 0308 	add.w	r3, r7, #8
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff fb0e 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800659c:	e03e      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800659e:	4b42      	ldr	r3, [pc, #264]	@ (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80065a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80065a2:	e03b      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80065a4:	4b3f      	ldr	r3, [pc, #252]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80065aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80065ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80065b0:	4b3c      	ldr	r3, [pc, #240]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d10c      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 80065bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d109      	bne.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065c2:	4b38      	ldr	r3, [pc, #224]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	08db      	lsrs	r3, r3, #3
 80065c8:	f003 0303 	and.w	r3, r3, #3
 80065cc:	4a37      	ldr	r2, [pc, #220]	@ (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80065ce:	fa22 f303 	lsr.w	r3, r2, r3
 80065d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d4:	e01e      	b.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80065d6:	4b33      	ldr	r3, [pc, #204]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065e2:	d106      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 80065e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065ea:	d102      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80065ec:	4b30      	ldr	r3, [pc, #192]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80065ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f0:	e010      	b.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80065f2:	4b2c      	ldr	r3, [pc, #176]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065fe:	d106      	bne.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8006600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006602:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006606:	d102      	bne.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006608:	4b2a      	ldr	r3, [pc, #168]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800660a:	637b      	str	r3, [r7, #52]	@ 0x34
 800660c:	e002      	b.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800660e:	2300      	movs	r3, #0
 8006610:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006612:	e003      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
 8006614:	e002      	b.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          default :
          {
            frequency = 0U;
 8006616:	2300      	movs	r3, #0
 8006618:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800661a:	bf00      	nop
          }
        }
        break;
 800661c:	f001 bf4d 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8006620:	4b20      	ldr	r3, [pc, #128]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006622:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800662a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800662c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662e:	2b00      	cmp	r3, #0
 8006630:	d108      	bne.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006632:	f107 0320 	add.w	r3, r7, #32
 8006636:	4618      	mov	r0, r3
 8006638:	f7fe ffe4 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800663c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006640:	f001 bf3b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8006644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006646:	2b40      	cmp	r3, #64	@ 0x40
 8006648:	d108      	bne.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800664a:	f107 0314 	add.w	r3, r7, #20
 800664e:	4618      	mov	r0, r3
 8006650:	f7ff f944 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006658:	f001 bf2f 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006660:	f001 bf2b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006664:	4b0f      	ldr	r3, [pc, #60]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006666:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006672:	2b00      	cmp	r3, #0
 8006674:	d104      	bne.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006676:	f7fd f853 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 800667a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800667c:	f001 bf1d 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8006680:	4b08      	ldr	r3, [pc, #32]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006688:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800668c:	d114      	bne.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800668e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006690:	2b01      	cmp	r3, #1
 8006692:	d111      	bne.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006694:	f107 0314 	add.w	r3, r7, #20
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff f91f 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a2:	e04d      	b.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 80066a4:	44020c00 	.word	0x44020c00
 80066a8:	00bb8000 	.word	0x00bb8000
 80066ac:	03d09000 	.word	0x03d09000
 80066b0:	003d0900 	.word	0x003d0900
 80066b4:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80066b8:	4ba0      	ldr	r3, [pc, #640]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066c4:	d10a      	bne.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80066c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d107      	bne.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x850>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066cc:	f107 0308 	add.w	r3, r7, #8
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7ff fa6f 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066da:	e031      	b.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80066dc:	4b97      	ldr	r3, [pc, #604]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d10c      	bne.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 80066e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	d109      	bne.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066ee:	4b93      	ldr	r3, [pc, #588]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	08db      	lsrs	r3, r3, #3
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	4a91      	ldr	r2, [pc, #580]	@ (8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80066fa:	fa22 f303 	lsr.w	r3, r2, r3
 80066fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006700:	e01e      	b.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8006702:	4b8e      	ldr	r3, [pc, #568]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800670a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800670e:	d105      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
 8006710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006712:	2b04      	cmp	r3, #4
 8006714:	d102      	bne.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = CSI_VALUE;
 8006716:	4b8b      	ldr	r3, [pc, #556]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006718:	637b      	str	r3, [r7, #52]	@ 0x34
 800671a:	e011      	b.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800671c:	4b87      	ldr	r3, [pc, #540]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800671e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b02      	cmp	r3, #2
 8006728:	d106      	bne.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	2b05      	cmp	r3, #5
 800672e:	d103      	bne.n	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          frequency = LSE_VALUE;
 8006730:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006734:	637b      	str	r3, [r7, #52]	@ 0x34
 8006736:	e003      	b.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = 0U;
 8006738:	2300      	movs	r3, #0
 800673a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800673c:	f001 bebd 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006740:	f001 bebb 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006744:	4b7d      	ldr	r3, [pc, #500]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006746:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800674a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800674e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006752:	2b00      	cmp	r3, #0
 8006754:	d104      	bne.n	8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006756:	f7fc ffcd 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 800675a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800675c:	f001 bead 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006760:	4b76      	ldr	r3, [pc, #472]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006768:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800676c:	d10a      	bne.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800676e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006770:	2b08      	cmp	r3, #8
 8006772:	d107      	bne.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006774:	f107 0314 	add.w	r3, r7, #20
 8006778:	4618      	mov	r0, r3
 800677a:	f7ff f8af 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	637b      	str	r3, [r7, #52]	@ 0x34
 8006782:	e03d      	b.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8006784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006786:	2b10      	cmp	r3, #16
 8006788:	d108      	bne.n	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800678a:	f107 0308 	add.w	r3, r7, #8
 800678e:	4618      	mov	r0, r3
 8006790:	f7ff fa10 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006798:	f001 be8f 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800679c:	4b67      	ldr	r3, [pc, #412]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d10c      	bne.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	2b18      	cmp	r3, #24
 80067ac:	d109      	bne.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80067ae:	4b63      	ldr	r3, [pc, #396]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	08db      	lsrs	r3, r3, #3
 80067b4:	f003 0303 	and.w	r3, r3, #3
 80067b8:	4a61      	ldr	r2, [pc, #388]	@ (8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80067ba:	fa22 f303 	lsr.w	r3, r2, r3
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
 80067c0:	e01e      	b.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80067c2:	4b5e      	ldr	r3, [pc, #376]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ce:	d105      	bne.n	80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80067d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d2:	2b20      	cmp	r3, #32
 80067d4:	d102      	bne.n	80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
          frequency = CSI_VALUE;
 80067d6:	4b5b      	ldr	r3, [pc, #364]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80067d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067da:	e011      	b.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80067dc:	4b57      	ldr	r3, [pc, #348]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80067de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d106      	bne.n	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	2b28      	cmp	r3, #40	@ 0x28
 80067ee:	d103      	bne.n	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = LSE_VALUE;
 80067f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f6:	e003      	b.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067fc:	f001 be5d 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006800:	f001 be5b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006804:	4b4d      	ldr	r3, [pc, #308]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006806:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800680a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800680e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006812:	2b00      	cmp	r3, #0
 8006814:	d104      	bne.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006816:	f7fc ff6d 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 800681a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800681c:	f001 be4d 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006820:	4b46      	ldr	r3, [pc, #280]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006828:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800682c:	d10a      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006830:	2b40      	cmp	r3, #64	@ 0x40
 8006832:	d107      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006834:	f107 0314 	add.w	r3, r7, #20
 8006838:	4618      	mov	r0, r3
 800683a:	f7ff f84f 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
 8006842:	e045      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8006844:	4b3d      	ldr	r3, [pc, #244]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800684c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006850:	d10a      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	2b80      	cmp	r3, #128	@ 0x80
 8006856:	d107      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006858:	f107 0308 	add.w	r3, r7, #8
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff f9a9 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	637b      	str	r3, [r7, #52]	@ 0x34
 8006866:	e033      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006868:	4b34      	ldr	r3, [pc, #208]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0302 	and.w	r3, r3, #2
 8006870:	2b02      	cmp	r3, #2
 8006872:	d10c      	bne.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	2bc0      	cmp	r3, #192	@ 0xc0
 8006878:	d109      	bne.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800687a:	4b30      	ldr	r3, [pc, #192]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	08db      	lsrs	r3, r3, #3
 8006880:	f003 0303 	and.w	r3, r3, #3
 8006884:	4a2e      	ldr	r2, [pc, #184]	@ (8006940 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006886:	fa22 f303 	lsr.w	r3, r2, r3
 800688a:	637b      	str	r3, [r7, #52]	@ 0x34
 800688c:	e020      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800688e:	4b2b      	ldr	r3, [pc, #172]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800689a:	d106      	bne.n	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800689c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068a2:	d102      	bne.n	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = CSI_VALUE;
 80068a4:	4b27      	ldr	r3, [pc, #156]	@ (8006944 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80068a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068a8:	e012      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80068aa:	4b24      	ldr	r3, [pc, #144]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80068ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d107      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 80068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80068be:	d103      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
          frequency = LSE_VALUE;
 80068c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068c6:	e003      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          frequency = 0U;
 80068c8:	2300      	movs	r3, #0
 80068ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068cc:	f001 bdf5 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80068d0:	f001 bdf3 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80068d4:	4b19      	ldr	r3, [pc, #100]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80068d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80068da:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80068de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80068e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d104      	bne.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80068e6:	f7fc ff05 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 80068ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 80068ec:	f001 bde5 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 80068f0:	4b12      	ldr	r3, [pc, #72]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068fc:	d10b      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006904:	d107      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006906:	f107 0314 	add.w	r3, r7, #20
 800690a:	4618      	mov	r0, r3
 800690c:	f7fe ffe6 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	637b      	str	r3, [r7, #52]	@ 0x34
 8006914:	e04d      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8006916:	4b09      	ldr	r3, [pc, #36]	@ (800693c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800691e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006922:	d111      	bne.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8006924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006926:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800692a:	d10d      	bne.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800692c:	f107 0308 	add.w	r3, r7, #8
 8006930:	4618      	mov	r0, r3
 8006932:	f7ff f93f 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	637b      	str	r3, [r7, #52]	@ 0x34
 800693a:	e03a      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 800693c:	44020c00 	.word	0x44020c00
 8006940:	03d09000 	.word	0x03d09000
 8006944:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006948:	4ba0      	ldr	r3, [pc, #640]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b02      	cmp	r3, #2
 8006952:	d10d      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006956:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800695a:	d109      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800695c:	4b9b      	ldr	r3, [pc, #620]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	08db      	lsrs	r3, r3, #3
 8006962:	f003 0303 	and.w	r3, r3, #3
 8006966:	4a9a      	ldr	r2, [pc, #616]	@ (8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006968:	fa22 f303 	lsr.w	r3, r2, r3
 800696c:	637b      	str	r3, [r7, #52]	@ 0x34
 800696e:	e020      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8006970:	4b96      	ldr	r3, [pc, #600]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800697c:	d106      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800697e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006984:	d102      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = CSI_VALUE;
 8006986:	4b93      	ldr	r3, [pc, #588]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006988:	637b      	str	r3, [r7, #52]	@ 0x34
 800698a:	e012      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800698c:	4b8f      	ldr	r3, [pc, #572]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800698e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b02      	cmp	r3, #2
 8006998:	d107      	bne.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80069a0:	d103      	bne.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          frequency = LSE_VALUE;
 80069a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80069a8:	e003      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
          frequency = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069ae:	f001 bd84 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80069b2:	f001 bd82 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80069b6:	4b85      	ldr	r3, [pc, #532]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80069b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069bc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80069c0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80069c8:	f7fc fe94 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 80069cc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80069ce:	f001 bd74 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80069d2:	4b7e      	ldr	r3, [pc, #504]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069de:	d10b      	bne.n	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80069e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069e6:	d107      	bne.n	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069e8:	f107 0314 	add.w	r3, r7, #20
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7fe ff75 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80069f6:	e047      	b.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80069f8:	4b74      	ldr	r3, [pc, #464]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a04:	d10b      	bne.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a0c:	d107      	bne.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a0e:	f107 0308 	add.w	r3, r7, #8
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff f8ce 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a1c:	e034      	b.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006a1e:	4b6b      	ldr	r3, [pc, #428]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0302 	and.w	r3, r3, #2
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d10d      	bne.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a30:	d109      	bne.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a32:	4b66      	ldr	r3, [pc, #408]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	08db      	lsrs	r3, r3, #3
 8006a38:	f003 0303 	and.w	r3, r3, #3
 8006a3c:	4a64      	ldr	r2, [pc, #400]	@ (8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a44:	e020      	b.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8006a46:	4b61      	ldr	r3, [pc, #388]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a52:	d106      	bne.n	8006a62 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8006a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a5a:	d102      	bne.n	8006a62 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
          frequency = CSI_VALUE;
 8006a5c:	4b5d      	ldr	r3, [pc, #372]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a60:	e012      	b.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006a62:	4b5a      	ldr	r3, [pc, #360]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d107      	bne.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 8006a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006a76:	d103      	bne.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
          frequency = LSE_VALUE;
 8006a78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a7e:	e003      	b.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
          frequency = 0U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a84:	f001 bd19 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006a88:	f001 bd17 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8006a8c:	4b4f      	ldr	r3, [pc, #316]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006a8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a92:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8006a96:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8006a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d104      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a9e:	f7fc fe29 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006aa2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8006aa4:	f001 bd09 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8006aa8:	4b48      	ldr	r3, [pc, #288]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ab0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ab4:	d10b      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8006ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006abc:	d107      	bne.n	8006ace <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006abe:	f107 0314 	add.w	r3, r7, #20
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f7fe ff0a 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006ac8:	69bb      	ldr	r3, [r7, #24]
 8006aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006acc:	e047      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8006ace:	4b3f      	ldr	r3, [pc, #252]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ad6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ada:	d10b      	bne.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ade:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ae2:	d107      	bne.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ae4:	f107 0308 	add.w	r3, r7, #8
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7ff f863 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006af2:	e034      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8006af4:	4b35      	ldr	r3, [pc, #212]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0302 	and.w	r3, r3, #2
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d10d      	bne.n	8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
 8006b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b02:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006b06:	d109      	bne.n	8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b08:	4b30      	ldr	r3, [pc, #192]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	08db      	lsrs	r3, r3, #3
 8006b0e:	f003 0303 	and.w	r3, r3, #3
 8006b12:	4a2f      	ldr	r2, [pc, #188]	@ (8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006b14:	fa22 f303 	lsr.w	r3, r2, r3
 8006b18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b1a:	e020      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8006b1c:	4b2b      	ldr	r3, [pc, #172]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b28:	d106      	bne.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8006b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b30:	d102      	bne.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
          frequency = CSI_VALUE;
 8006b32:	4b28      	ldr	r3, [pc, #160]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b36:	e012      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8006b38:	4b24      	ldr	r3, [pc, #144]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d107      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
 8006b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b48:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006b4c:	d103      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
          frequency = LSE_VALUE;
 8006b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b52:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b54:	e003      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
          frequency = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b5a:	f001 bcae 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006b5e:	f001 bcac 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8006b62:	4b1a      	ldr	r3, [pc, #104]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b68:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8006b6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d104      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b74:	f7fc fdbe 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006b78:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8006b7a:	f001 bc9e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8006b7e:	4b13      	ldr	r3, [pc, #76]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b8a:	d10b      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b92:	d107      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b94:	f107 0314 	add.w	r3, r7, #20
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7fe fe9f 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba2:	e04e      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8006ba4:	4b09      	ldr	r3, [pc, #36]	@ (8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bb0:	d112      	bne.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006bb8:	d10e      	bne.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bba:	f107 0308 	add.w	r3, r7, #8
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fe fff8 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bc8:	e03b      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 8006bca:	bf00      	nop
 8006bcc:	44020c00 	.word	0x44020c00
 8006bd0:	03d09000 	.word	0x03d09000
 8006bd4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8006bd8:	4ba0      	ldr	r3, [pc, #640]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d10d      	bne.n	8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006bea:	d109      	bne.n	8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bec:	4b9b      	ldr	r3, [pc, #620]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	08db      	lsrs	r3, r3, #3
 8006bf2:	f003 0303 	and.w	r3, r3, #3
 8006bf6:	4a9a      	ldr	r2, [pc, #616]	@ (8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bfe:	e020      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8006c00:	4b96      	ldr	r3, [pc, #600]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c0c:	d106      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c14:	d102      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
          frequency = CSI_VALUE;
 8006c16:	4b93      	ldr	r3, [pc, #588]	@ (8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 8006c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c1a:	e012      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8006c1c:	4b8f      	ldr	r3, [pc, #572]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006c1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c22:	f003 0302 	and.w	r3, r3, #2
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d107      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006c30:	d103      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
          frequency = LSE_VALUE;
 8006c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c38:	e003      	b.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
          frequency = 0U;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c3e:	f001 bc3c 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006c42:	f001 bc3a 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8006c46:	4b85      	ldr	r3, [pc, #532]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006c48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c4c:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006c50:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8006c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d104      	bne.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c58:	f7fc fd4c 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006c5c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8006c5e:	f001 bc2c 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8006c62:	4b7e      	ldr	r3, [pc, #504]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6e:	d10b      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8006c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c76:	d107      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c78:	f107 0314 	add.w	r3, r7, #20
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fe fe2d 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c86:	e047      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8006c88:	4b74      	ldr	r3, [pc, #464]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c94:	d10b      	bne.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c9c:	d107      	bne.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c9e:	f107 0308 	add.w	r3, r7, #8
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fe ff86 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cac:	e034      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8006cae:	4b6b      	ldr	r3, [pc, #428]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d10d      	bne.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 8006cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006cc0:	d109      	bne.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cc2:	4b66      	ldr	r3, [pc, #408]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	08db      	lsrs	r3, r3, #3
 8006cc8:	f003 0303 	and.w	r3, r3, #3
 8006ccc:	4a64      	ldr	r2, [pc, #400]	@ (8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8006cce:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd4:	e020      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8006cd6:	4b61      	ldr	r3, [pc, #388]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ce2:	d106      	bne.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
 8006ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006cea:	d102      	bne.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
          frequency = CSI_VALUE;
 8006cec:	4b5d      	ldr	r3, [pc, #372]	@ (8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 8006cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cf0:	e012      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8006cf2:	4b5a      	ldr	r3, [pc, #360]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006cf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d107      	bne.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
 8006d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d02:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006d06:	d103      	bne.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
          frequency = LSE_VALUE;
 8006d08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d0e:	e003      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
          frequency = 0U;
 8006d10:	2300      	movs	r3, #0
 8006d12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d14:	f001 bbd1 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006d18:	f001 bbcf 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8006d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006d22:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006d26:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8006d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d104      	bne.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d2e:	f7fc fce1 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006d32:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8006d34:	f001 bbc1 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8006d38:	4b48      	ldr	r3, [pc, #288]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d44:	d10b      	bne.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 8006d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d4c:	d107      	bne.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d4e:	f107 0314 	add.w	r3, r7, #20
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fe fdc2 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d5c:	e047      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8006d5e:	4b3f      	ldr	r3, [pc, #252]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d6a:	d10b      	bne.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d72:	d107      	bne.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d74:	f107 0308 	add.w	r3, r7, #8
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f7fe ff1b 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d82:	e034      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8006d84:	4b35      	ldr	r3, [pc, #212]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0302 	and.w	r3, r3, #2
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d10d      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8006d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006d96:	d109      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d98:	4b30      	ldr	r3, [pc, #192]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	08db      	lsrs	r3, r3, #3
 8006d9e:	f003 0303 	and.w	r3, r3, #3
 8006da2:	4a2f      	ldr	r2, [pc, #188]	@ (8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8006da4:	fa22 f303 	lsr.w	r3, r2, r3
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006daa:	e020      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8006dac:	4b2b      	ldr	r3, [pc, #172]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006db8:	d106      	bne.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8006dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dc0:	d102      	bne.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
          frequency = CSI_VALUE;
 8006dc2:	4b28      	ldr	r3, [pc, #160]	@ (8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 8006dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc6:	e012      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8006dc8:	4b24      	ldr	r3, [pc, #144]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006dca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d107      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006ddc:	d103      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
          frequency = LSE_VALUE;
 8006dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de4:	e003      	b.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
          frequency = 0U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dea:	f001 bb66 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006dee:	f001 bb64 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8006df2:	4b1a      	ldr	r3, [pc, #104]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006df4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006df8:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8006dfc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d104      	bne.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e04:	f7fc fc76 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006e08:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8006e0a:	f001 bb56 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8006e0e:	4b13      	ldr	r3, [pc, #76]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e1a:	d10b      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e22:	d107      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e24:	f107 0314 	add.w	r3, r7, #20
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7fe fd57 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e32:	e04e      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8006e34:	4b09      	ldr	r3, [pc, #36]	@ (8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e40:	d112      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e48:	d10e      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e4a:	f107 0308 	add.w	r3, r7, #8
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f7fe feb0 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e58:	e03b      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
 8006e5a:	bf00      	nop
 8006e5c:	44020c00 	.word	0x44020c00
 8006e60:	03d09000 	.word	0x03d09000
 8006e64:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8006e68:	4b9f      	ldr	r3, [pc, #636]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0302 	and.w	r3, r3, #2
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d10d      	bne.n	8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
 8006e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e76:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006e7a:	d109      	bne.n	8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e7c:	4b9a      	ldr	r3, [pc, #616]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	08db      	lsrs	r3, r3, #3
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	4a99      	ldr	r2, [pc, #612]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 8006e88:	fa22 f303 	lsr.w	r3, r2, r3
 8006e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e8e:	e020      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8006e90:	4b95      	ldr	r3, [pc, #596]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e9c:	d106      	bne.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea4:	d102      	bne.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
          frequency = CSI_VALUE;
 8006ea6:	4b92      	ldr	r3, [pc, #584]	@ (80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 8006ea8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eaa:	e012      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8006eac:	4b8e      	ldr	r3, [pc, #568]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006eae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d107      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006ec0:	d103      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
          frequency = LSE_VALUE;
 8006ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec8:	e003      	b.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
          frequency = 0U;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ece:	f001 baf4 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006ed2:	f001 baf2 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8006ed6:	4b84      	ldr	r3, [pc, #528]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006ed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006edc:	f003 0307 	and.w	r3, r3, #7
 8006ee0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d104      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006ee8:	f7fc fc04 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006eec:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8006eee:	f001 bae4 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8006ef2:	4b7d      	ldr	r3, [pc, #500]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006efa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006efe:	d10a      	bne.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
 8006f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d107      	bne.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f06:	f107 0314 	add.w	r3, r7, #20
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7fe fce6 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f14:	e043      	b.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8006f16:	4b74      	ldr	r3, [pc, #464]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f22:	d10a      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 8006f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d107      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f2a:	f107 0308 	add.w	r3, r7, #8
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fe fe40 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f38:	e031      	b.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8006f3a:	4b6b      	ldr	r3, [pc, #428]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d10c      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 8006f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f48:	2b03      	cmp	r3, #3
 8006f4a:	d109      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f4c:	4b66      	ldr	r3, [pc, #408]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	08db      	lsrs	r3, r3, #3
 8006f52:	f003 0303 	and.w	r3, r3, #3
 8006f56:	4a65      	ldr	r2, [pc, #404]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 8006f58:	fa22 f303 	lsr.w	r3, r2, r3
 8006f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f5e:	e01e      	b.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8006f60:	4b61      	ldr	r3, [pc, #388]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f6c:	d105      	bne.n	8006f7a <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f70:	2b04      	cmp	r3, #4
 8006f72:	d102      	bne.n	8006f7a <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
          frequency = CSI_VALUE;
 8006f74:	4b5e      	ldr	r3, [pc, #376]	@ (80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 8006f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f78:	e011      	b.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8006f7a:	4b5b      	ldr	r3, [pc, #364]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006f7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d106      	bne.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
 8006f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8a:	2b05      	cmp	r3, #5
 8006f8c:	d103      	bne.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
          frequency = LSE_VALUE;
 8006f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f94:	e003      	b.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
          frequency = 0U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f9a:	f001 ba8e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8006f9e:	f001 ba8c 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8006fa2:	4b51      	ldr	r3, [pc, #324]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006fa4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006fa8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006fac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d104      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006fb4:	f7fc fb9e 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8006fba:	f001 ba7e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8006fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fca:	d10a      	bne.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8006fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fce:	2b10      	cmp	r3, #16
 8006fd0:	d107      	bne.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fd2:	f107 0314 	add.w	r3, r7, #20
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fe fc80 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe0:	e043      	b.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8006fe2:	4b41      	ldr	r3, [pc, #260]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fee:	d10a      	bne.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
 8006ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff2:	2b20      	cmp	r3, #32
 8006ff4:	d107      	bne.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ff6:	f107 0308 	add.w	r3, r7, #8
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7fe fdda 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	637b      	str	r3, [r7, #52]	@ 0x34
 8007004:	e031      	b.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007006:	4b38      	ldr	r3, [pc, #224]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0302 	and.w	r3, r3, #2
 800700e:	2b02      	cmp	r3, #2
 8007010:	d10c      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	2b30      	cmp	r3, #48	@ 0x30
 8007016:	d109      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007018:	4b33      	ldr	r3, [pc, #204]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	08db      	lsrs	r3, r3, #3
 800701e:	f003 0303 	and.w	r3, r3, #3
 8007022:	4a32      	ldr	r2, [pc, #200]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 8007024:	fa22 f303 	lsr.w	r3, r2, r3
 8007028:	637b      	str	r3, [r7, #52]	@ 0x34
 800702a:	e01e      	b.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800702c:	4b2e      	ldr	r3, [pc, #184]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007034:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007038:	d105      	bne.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
 800703a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703c:	2b40      	cmp	r3, #64	@ 0x40
 800703e:	d102      	bne.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
          frequency = CSI_VALUE;
 8007040:	4b2b      	ldr	r3, [pc, #172]	@ (80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 8007042:	637b      	str	r3, [r7, #52]	@ 0x34
 8007044:	e011      	b.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007046:	4b28      	ldr	r3, [pc, #160]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8007048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800704c:	f003 0302 	and.w	r3, r3, #2
 8007050:	2b02      	cmp	r3, #2
 8007052:	d106      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
 8007054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007056:	2b50      	cmp	r3, #80	@ 0x50
 8007058:	d103      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
          frequency = LSE_VALUE;
 800705a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800705e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007060:	e003      	b.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
          frequency = 0U;
 8007062:	2300      	movs	r3, #0
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007066:	f001 ba28 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800706a:	f001 ba26 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800706e:	4b1e      	ldr	r3, [pc, #120]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 8007070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007074:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007078:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800707a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707c:	2b00      	cmp	r3, #0
 800707e:	d104      	bne.n	800708a <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007080:	f7fc fb64 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 8007084:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007086:	f001 ba18 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007090:	d108      	bne.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1218>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007092:	f107 0314 	add.w	r3, r7, #20
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe fc20 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070a0:	f001 ba0b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80070a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070aa:	d108      	bne.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070ac:	f107 0308 	add.w	r3, r7, #8
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7fe fd7f 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070ba:	f001 b9fe 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80070be:	4b0a      	ldr	r3, [pc, #40]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d114      	bne.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
 80070ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070d0:	d110      	bne.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070d2:	4b05      	ldr	r3, [pc, #20]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	08db      	lsrs	r3, r3, #3
 80070d8:	f003 0303 	and.w	r3, r3, #3
 80070dc:	4a03      	ldr	r2, [pc, #12]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 80070de:	fa22 f303 	lsr.w	r3, r2, r3
 80070e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e4:	e027      	b.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
 80070e6:	bf00      	nop
 80070e8:	44020c00 	.word	0x44020c00
 80070ec:	03d09000 	.word	0x03d09000
 80070f0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80070f4:	4ba0      	ldr	r3, [pc, #640]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007100:	d106      	bne.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
 8007102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007104:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007108:	d102      	bne.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
          frequency = CSI_VALUE;
 800710a:	4b9c      	ldr	r3, [pc, #624]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800710c:	637b      	str	r3, [r7, #52]	@ 0x34
 800710e:	e012      	b.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007110:	4b99      	ldr	r3, [pc, #612]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007112:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b02      	cmp	r3, #2
 800711c:	d107      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
 800711e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007120:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007124:	d103      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
          frequency = LSE_VALUE;
 8007126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
 800712c:	e003      	b.n	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
          frequency = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007132:	f001 b9c2 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007136:	f001 b9c0 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800713a:	4b8f      	ldr	r3, [pc, #572]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800713c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	d104      	bne.n	8007156 <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800714c:	f7fc fab6 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 8007150:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007152:	f001 b9b2 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	2b01      	cmp	r3, #1
 800715a:	d104      	bne.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
          frequency = HAL_RCC_GetSysClockFreq();
 800715c:	f7fc f982 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 8007160:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007162:	f001 b9aa 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	2b02      	cmp	r3, #2
 800716a:	d108      	bne.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800716c:	f107 0314 	add.w	r3, r7, #20
 8007170:	4618      	mov	r0, r3
 8007172:	f7fe fbb3 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800717a:	f001 b99e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800717e:	4b7e      	ldr	r3, [pc, #504]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007186:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800718a:	d105      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	2b03      	cmp	r3, #3
 8007190:	d102      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
          frequency = HSE_VALUE;
 8007192:	4b7b      	ldr	r3, [pc, #492]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>)
 8007194:	637b      	str	r3, [r7, #52]	@ 0x34
 8007196:	e023      	b.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007198:	4b77      	ldr	r3, [pc, #476]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0302 	and.w	r3, r3, #2
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d10c      	bne.n	80071be <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
 80071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a6:	2b04      	cmp	r3, #4
 80071a8:	d109      	bne.n	80071be <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071aa:	4b73      	ldr	r3, [pc, #460]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	08db      	lsrs	r3, r3, #3
 80071b0:	f003 0303 	and.w	r3, r3, #3
 80071b4:	4a73      	ldr	r2, [pc, #460]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 80071b6:	fa22 f303 	lsr.w	r3, r2, r3
 80071ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80071bc:	e010      	b.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80071be:	4b6e      	ldr	r3, [pc, #440]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071ca:	d105      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
 80071cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ce:	2b05      	cmp	r3, #5
 80071d0:	d102      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
          frequency = CSI_VALUE;
 80071d2:	4b6a      	ldr	r3, [pc, #424]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d6:	e003      	b.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
          frequency = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071dc:	f001 b96d 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80071e0:	f001 b96b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80071e4:	4b64      	ldr	r3, [pc, #400]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80071e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071ea:	f003 0308 	and.w	r3, r3, #8
 80071ee:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80071f0:	4b61      	ldr	r3, [pc, #388]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80071f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071f6:	f003 0302 	and.w	r3, r3, #2
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	d106      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 80071fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007200:	2b00      	cmp	r3, #0
 8007202:	d103      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
        {
          frequency = LSE_VALUE;
 8007204:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007208:	637b      	str	r3, [r7, #52]	@ 0x34
 800720a:	e012      	b.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800720c:	4b5a      	ldr	r3, [pc, #360]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800720e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007212:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800721a:	d106      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2b08      	cmp	r3, #8
 8007220:	d103      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
        {
          frequency = LSI_VALUE;
 8007222:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007226:	637b      	str	r3, [r7, #52]	@ 0x34
 8007228:	e003      	b.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800722a:	2300      	movs	r3, #0
 800722c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800722e:	f001 b944 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007232:	f001 b942 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007236:	4b50      	ldr	r3, [pc, #320]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800723c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007240:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007244:	2b00      	cmp	r3, #0
 8007246:	d104      	bne.n	8007252 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007248:	f7fc fa54 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 800724c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800724e:	f001 b934 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007258:	d108      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800725a:	f107 0308 	add.w	r3, r7, #8
 800725e:	4618      	mov	r0, r3
 8007260:	f7fe fca8 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007268:	f001 b927 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800726c:	4b42      	ldr	r3, [pc, #264]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b02      	cmp	r3, #2
 8007276:	d10d      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
 8007278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800727e:	d109      	bne.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007280:	4b3d      	ldr	r3, [pc, #244]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	08db      	lsrs	r3, r3, #3
 8007286:	f003 0303 	and.w	r3, r3, #3
 800728a:	4a3e      	ldr	r2, [pc, #248]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800728c:	fa22 f303 	lsr.w	r3, r2, r3
 8007290:	637b      	str	r3, [r7, #52]	@ 0x34
 8007292:	e011      	b.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007294:	4b38      	ldr	r3, [pc, #224]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800729c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072a0:	d106      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
 80072a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80072a8:	d102      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
          frequency = CSI_VALUE;
 80072aa:	4b34      	ldr	r3, [pc, #208]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 80072ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80072ae:	e003      	b.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
          frequency = 0U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072b4:	f001 b901 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80072b8:	f001 b8ff 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80072bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80072be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072c2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80072c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80072ce:	f7fc fa11 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 80072d2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80072d4:	f001 b8f1 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80072d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80072de:	d108      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072e0:	f107 0308 	add.w	r3, r7, #8
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7fe fc65 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072ee:	f001 b8e4 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80072f2:	4b21      	ldr	r3, [pc, #132]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0302 	and.w	r3, r3, #2
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d10d      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
 80072fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007300:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007304:	d109      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007306:	4b1c      	ldr	r3, [pc, #112]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	08db      	lsrs	r3, r3, #3
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	4a1c      	ldr	r2, [pc, #112]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 8007312:	fa22 f303 	lsr.w	r3, r2, r3
 8007316:	637b      	str	r3, [r7, #52]	@ 0x34
 8007318:	e011      	b.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800731a:	4b17      	ldr	r3, [pc, #92]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007326:	d106      	bne.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
 8007328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800732e:	d102      	bne.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
          frequency = CSI_VALUE;
 8007330:	4b12      	ldr	r3, [pc, #72]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 8007332:	637b      	str	r3, [r7, #52]	@ 0x34
 8007334:	e003      	b.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
          frequency = 0U;
 8007336:	2300      	movs	r3, #0
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800733a:	f001 b8be 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800733e:	f001 b8bc 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007342:	4b0d      	ldr	r3, [pc, #52]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 8007344:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007348:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800734c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	2b00      	cmp	r3, #0
 8007352:	d104      	bne.n	800735e <HAL_RCCEx_GetPeriphCLKFreq+0x14d2>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007354:	f7fc f9fa 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 8007358:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800735a:	f001 b8ae 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007364:	d110      	bne.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007366:	f107 0308 	add.w	r3, r7, #8
 800736a:	4618      	mov	r0, r3
 800736c:	f7fe fc22 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007374:	f001 b8a1 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007378:	44020c00 	.word	0x44020c00
 800737c:	003d0900 	.word	0x003d0900
 8007380:	017d7840 	.word	0x017d7840
 8007384:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8007388:	4b9e      	ldr	r3, [pc, #632]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b02      	cmp	r3, #2
 8007392:	d10d      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
 8007394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007396:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800739a:	d109      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800739c:	4b99      	ldr	r3, [pc, #612]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	08db      	lsrs	r3, r3, #3
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	4a98      	ldr	r2, [pc, #608]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 80073a8:	fa22 f303 	lsr.w	r3, r2, r3
 80073ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ae:	e011      	b.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80073b0:	4b94      	ldr	r3, [pc, #592]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073bc:	d106      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80073c4:	d102      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
          frequency = CSI_VALUE;
 80073c6:	4b91      	ldr	r3, [pc, #580]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ca:	e003      	b.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
          frequency = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073d0:	f001 b873 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80073d4:	f001 b871 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80073d8:	4b8a      	ldr	r3, [pc, #552]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80073da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073de:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80073e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80073e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d104      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80073ea:	f7fc f9af 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 80073ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 80073f0:	f001 b863 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073fa:	d108      	bne.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0x1582>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073fc:	f107 0308 	add.w	r3, r7, #8
 8007400:	4618      	mov	r0, r3
 8007402:	f7fe fbd7 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800740a:	f001 b856 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800740e:	4b7d      	ldr	r3, [pc, #500]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	2b02      	cmp	r3, #2
 8007418:	d10d      	bne.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007420:	d109      	bne.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007422:	4b78      	ldr	r3, [pc, #480]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	08db      	lsrs	r3, r3, #3
 8007428:	f003 0303 	and.w	r3, r3, #3
 800742c:	4a76      	ldr	r2, [pc, #472]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800742e:	fa22 f303 	lsr.w	r3, r2, r3
 8007432:	637b      	str	r3, [r7, #52]	@ 0x34
 8007434:	e011      	b.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8007436:	4b73      	ldr	r3, [pc, #460]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800743e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007442:	d106      	bne.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 8007444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007446:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800744a:	d102      	bne.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
          frequency = CSI_VALUE;
 800744c:	4b6f      	ldr	r3, [pc, #444]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800744e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007450:	e003      	b.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
          frequency = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007456:	f001 b830 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800745a:	f001 b82e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800745e:	4b69      	ldr	r3, [pc, #420]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007460:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007464:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007468:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007470:	f7fc f940 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8007474:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007476:	f001 b820 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800747a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007480:	d108      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007482:	f107 0308 	add.w	r3, r7, #8
 8007486:	4618      	mov	r0, r3
 8007488:	f7fe fb94 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007490:	f001 b813 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8007494:	4b5b      	ldr	r3, [pc, #364]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b02      	cmp	r3, #2
 800749e:	d10e      	bne.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074a6:	d10a      	bne.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074a8:	4b56      	ldr	r3, [pc, #344]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	08db      	lsrs	r3, r3, #3
 80074ae:	f003 0303 	and.w	r3, r3, #3
 80074b2:	4a55      	ldr	r2, [pc, #340]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 80074b4:	fa22 f303 	lsr.w	r3, r2, r3
 80074b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ba:	f000 bffe 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 80074be:	2300      	movs	r3, #0
 80074c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074c2:	f000 bffa 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80074c6:	4b4f      	ldr	r3, [pc, #316]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80074c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80074cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80074d8:	d056      	beq.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0x16fc>
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80074e0:	f200 808b 	bhi.w	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074ea:	d03e      	beq.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x16de>
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074f2:	f200 8082 	bhi.w	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 80074f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074fc:	d027      	beq.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007504:	d879      	bhi.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 8007506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800750c:	d017      	beq.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x16b2>
 800750e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007510:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007514:	d871      	bhi.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	2b00      	cmp	r3, #0
 800751a:	d004      	beq.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007522:	d004      	beq.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
 8007524:	e069      	b.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x176e>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007526:	f7fc f911 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 800752a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800752c:	e068      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800752e:	f107 0314 	add.w	r3, r7, #20
 8007532:	4618      	mov	r0, r3
 8007534:	f7fe f9d2 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800753c:	e060      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800753e:	f107 0308 	add.w	r3, r7, #8
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe fb36 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800754c:	e058      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800754e:	4b2d      	ldr	r3, [pc, #180]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007554:	f003 0302 	and.w	r3, r3, #2
 8007558:	2b02      	cmp	r3, #2
 800755a:	d103      	bne.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x16d8>
            {
              frequency = LSE_VALUE;
 800755c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007560:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007562:	e04d      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 8007564:	2300      	movs	r3, #0
 8007566:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007568:	e04a      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800756a:	4b26      	ldr	r3, [pc, #152]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800756c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007578:	d103      	bne.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            {
              frequency = LSI_VALUE;
 800757a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800757e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007580:	e03e      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007586:	e03b      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007588:	4b1e      	ldr	r3, [pc, #120]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800758a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800758e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007592:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007594:	4b1b      	ldr	r3, [pc, #108]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b02      	cmp	r3, #2
 800759e:	d10c      	bne.n	80075ba <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d109      	bne.n	80075ba <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075a6:	4b17      	ldr	r3, [pc, #92]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	08db      	lsrs	r3, r3, #3
 80075ac:	f003 0303 	and.w	r3, r3, #3
 80075b0:	4a15      	ldr	r2, [pc, #84]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 80075b2:	fa22 f303 	lsr.w	r3, r2, r3
 80075b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b8:	e01e      	b.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80075ba:	4b12      	ldr	r3, [pc, #72]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075c6:	d106      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
 80075c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ce:	d102      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80075d0:	4b0e      	ldr	r3, [pc, #56]	@ (800760c <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 80075d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075d4:	e010      	b.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80075d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075e2:	d106      	bne.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
 80075e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075ea:	d102      	bne.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80075ec:	4b08      	ldr	r3, [pc, #32]	@ (8007610 <HAL_RCCEx_GetPeriphCLKFreq+0x1784>)
 80075ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f0:	e002      	b.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80075f2:	2300      	movs	r3, #0
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80075f6:	e003      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
 80075f8:	e002      	b.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          default :
          {
            frequency = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075fe:	bf00      	nop
          }
        }
        break;
 8007600:	f000 bf5b 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007604:	44020c00 	.word	0x44020c00
 8007608:	03d09000 	.word	0x03d09000
 800760c:	003d0900 	.word	0x003d0900
 8007610:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007614:	4b9e      	ldr	r3, [pc, #632]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007616:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800761a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800761e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007622:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007626:	d056      	beq.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x184a>
 8007628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800762e:	f200 808b 	bhi.w	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007638:	d03e      	beq.n	80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x182c>
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007640:	f200 8082 	bhi.w	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 8007644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007646:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800764a:	d027      	beq.n	800769c <HAL_RCCEx_GetPeriphCLKFreq+0x1810>
 800764c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007652:	d879      	bhi.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 8007654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800765a:	d017      	beq.n	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x1800>
 800765c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007662:	d871      	bhi.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 8007664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007666:	2b00      	cmp	r3, #0
 8007668:	d004      	beq.n	8007674 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>
 800766a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007670:	d004      	beq.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8007672:	e069      	b.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8007674:	f7fc f83e 	bl	80036f4 <HAL_RCC_GetPCLK1Freq>
 8007678:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800767a:	e068      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800767c:	f107 0314 	add.w	r3, r7, #20
 8007680:	4618      	mov	r0, r3
 8007682:	f7fe f92b 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800768a:	e060      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800768c:	f107 0308 	add.w	r3, r7, #8
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe fa8f 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800769a:	e058      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800769c:	4b7c      	ldr	r3, [pc, #496]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800769e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076a2:	f003 0302 	and.w	r3, r3, #2
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d103      	bne.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1826>
            {
              frequency = LSE_VALUE;
 80076aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80076b0:	e04d      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 80076b2:	2300      	movs	r3, #0
 80076b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076b6:	e04a      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80076b8:	4b75      	ldr	r3, [pc, #468]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80076ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076c6:	d103      	bne.n	80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1844>
            {
              frequency = LSI_VALUE;
 80076c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80076cc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80076ce:	e03e      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 80076d0:	2300      	movs	r3, #0
 80076d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80076d4:	e03b      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80076d6:	4b6e      	ldr	r3, [pc, #440]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80076d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076dc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80076e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80076e2:	4b6b      	ldr	r3, [pc, #428]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d10c      	bne.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
 80076ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d109      	bne.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076f4:	4b66      	ldr	r3, [pc, #408]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	08db      	lsrs	r3, r3, #3
 80076fa:	f003 0303 	and.w	r3, r3, #3
 80076fe:	4a65      	ldr	r2, [pc, #404]	@ (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 8007700:	fa22 f303 	lsr.w	r3, r2, r3
 8007704:	637b      	str	r3, [r7, #52]	@ 0x34
 8007706:	e01e      	b.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007708:	4b61      	ldr	r3, [pc, #388]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007714:	d106      	bne.n	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
 8007716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771c:	d102      	bne.n	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800771e:	4b5e      	ldr	r3, [pc, #376]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 8007720:	637b      	str	r3, [r7, #52]	@ 0x34
 8007722:	e010      	b.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007724:	4b5a      	ldr	r3, [pc, #360]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800772c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007730:	d106      	bne.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
 8007732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007734:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007738:	d102      	bne.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800773a:	4b58      	ldr	r3, [pc, #352]	@ (800789c <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800773c:	637b      	str	r3, [r7, #52]	@ 0x34
 800773e:	e002      	b.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007740:	2300      	movs	r3, #0
 8007742:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007744:	e003      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
 8007746:	e002      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          default :
          {
            frequency = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800774c:	bf00      	nop
          }
        }
        break;
 800774e:	f000 beb4 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8007752:	4b4f      	ldr	r3, [pc, #316]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007754:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007758:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800775c:	633b      	str	r3, [r7, #48]	@ 0x30
 800775e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007764:	d056      	beq.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1988>
 8007766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007768:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800776c:	f200 808b 	bhi.w	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 8007770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007772:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007776:	d03e      	beq.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x196a>
 8007778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800777e:	f200 8082 	bhi.w	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 8007782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007784:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007788:	d027      	beq.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x194e>
 800778a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007790:	d879      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 8007792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007794:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007798:	d017      	beq.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x193e>
 800779a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077a0:	d871      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1926>
 80077a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077ae:	d004      	beq.n	80077ba <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 80077b0:	e069      	b.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80077b2:	f7fb ffcb 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 80077b6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80077b8:	e068      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077ba:	f107 0314 	add.w	r3, r7, #20
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fe f88c 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077c8:	e060      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077ca:	f107 0308 	add.w	r3, r7, #8
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fe f9f0 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077d8:	e058      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80077da:	4b2d      	ldr	r3, [pc, #180]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80077dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077e0:	f003 0302 	and.w	r3, r3, #2
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d103      	bne.n	80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1964>
            {
              frequency = LSE_VALUE;
 80077e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80077ee:	e04d      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 80077f0:	2300      	movs	r3, #0
 80077f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077f4:	e04a      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80077f6:	4b26      	ldr	r3, [pc, #152]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 80077f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007800:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007804:	d103      	bne.n	800780e <HAL_RCCEx_GetPeriphCLKFreq+0x1982>
            {
              frequency = LSI_VALUE;
 8007806:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800780a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800780c:	e03e      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800780e:	2300      	movs	r3, #0
 8007810:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007812:	e03b      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007814:	4b1e      	ldr	r3, [pc, #120]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007816:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800781a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800781e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007820:	4b1b      	ldr	r3, [pc, #108]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0302 	and.w	r3, r3, #2
 8007828:	2b02      	cmp	r3, #2
 800782a:	d10c      	bne.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
 800782c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800782e:	2b00      	cmp	r3, #0
 8007830:	d109      	bne.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007832:	4b17      	ldr	r3, [pc, #92]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	08db      	lsrs	r3, r3, #3
 8007838:	f003 0303 	and.w	r3, r3, #3
 800783c:	4a15      	ldr	r2, [pc, #84]	@ (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800783e:	fa22 f303 	lsr.w	r3, r2, r3
 8007842:	637b      	str	r3, [r7, #52]	@ 0x34
 8007844:	e01e      	b.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007846:	4b12      	ldr	r3, [pc, #72]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800784e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007852:	d106      	bne.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
 8007854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800785a:	d102      	bne.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800785c:	4b0e      	ldr	r3, [pc, #56]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007860:	e010      	b.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007862:	4b0b      	ldr	r3, [pc, #44]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800786a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800786e:	d106      	bne.n	800787e <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
 8007870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007872:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007876:	d102      	bne.n	800787e <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007878:	4b08      	ldr	r3, [pc, #32]	@ (800789c <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800787a:	637b      	str	r3, [r7, #52]	@ 0x34
 800787c:	e002      	b.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800787e:	2300      	movs	r3, #0
 8007880:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007882:	e003      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
 8007884:	e002      	b.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          default :
          {
            frequency = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800788a:	bf00      	nop
          }
        }
        break;
 800788c:	f000 be15 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007890:	44020c00 	.word	0x44020c00
 8007894:	03d09000 	.word	0x03d09000
 8007898:	003d0900 	.word	0x003d0900
 800789c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80078a0:	4b9e      	ldr	r3, [pc, #632]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 80078a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80078a6:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80078aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80078ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ae:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80078b2:	d056      	beq.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad6>
 80078b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80078ba:	f200 808b 	bhi.w	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 80078be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078c4:	d03e      	beq.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab8>
 80078c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078cc:	f200 8082 	bhi.w	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 80078d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80078d6:	d027      	beq.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0x1a9c>
 80078d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80078de:	d879      	bhi.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 80078e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078e6:	d017      	beq.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8c>
 80078e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078ee:	d871      	bhi.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 80078f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d004      	beq.n	8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>
 80078f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078fc:	d004      	beq.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 80078fe:	e069      	b.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007900:	f7fb ff24 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 8007904:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007906:	e068      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007908:	f107 0314 	add.w	r3, r7, #20
 800790c:	4618      	mov	r0, r3
 800790e:	f7fd ffe5 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007916:	e060      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007918:	f107 0308 	add.w	r3, r7, #8
 800791c:	4618      	mov	r0, r3
 800791e:	f7fe f949 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007926:	e058      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007928:	4b7c      	ldr	r3, [pc, #496]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800792a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800792e:	f003 0302 	and.w	r3, r3, #2
 8007932:	2b02      	cmp	r3, #2
 8007934:	d103      	bne.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x1ab2>
            {
              frequency = LSE_VALUE;
 8007936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800793a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800793c:	e04d      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800793e:	2300      	movs	r3, #0
 8007940:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007942:	e04a      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007944:	4b75      	ldr	r3, [pc, #468]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800794a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800794e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007952:	d103      	bne.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x1ad0>
            {
              frequency = LSI_VALUE;
 8007954:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007958:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800795a:	e03e      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800795c:	2300      	movs	r3, #0
 800795e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007960:	e03b      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007962:	4b6e      	ldr	r3, [pc, #440]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007964:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007968:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800796c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800796e:	4b6b      	ldr	r3, [pc, #428]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0302 	and.w	r3, r3, #2
 8007976:	2b02      	cmp	r3, #2
 8007978:	d10c      	bne.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
 800797a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800797c:	2b00      	cmp	r3, #0
 800797e:	d109      	bne.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007980:	4b66      	ldr	r3, [pc, #408]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	08db      	lsrs	r3, r3, #3
 8007986:	f003 0303 	and.w	r3, r3, #3
 800798a:	4a65      	ldr	r2, [pc, #404]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800798c:	fa22 f303 	lsr.w	r3, r2, r3
 8007990:	637b      	str	r3, [r7, #52]	@ 0x34
 8007992:	e01e      	b.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007994:	4b61      	ldr	r3, [pc, #388]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800799c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079a0:	d106      	bne.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
 80079a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079a8:	d102      	bne.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80079aa:	4b5e      	ldr	r3, [pc, #376]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 80079ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ae:	e010      	b.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80079b0:	4b5a      	ldr	r3, [pc, #360]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079bc:	d106      	bne.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
 80079be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079c4:	d102      	bne.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80079c6:	4b58      	ldr	r3, [pc, #352]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 80079c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ca:	e002      	b.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80079cc:	2300      	movs	r3, #0
 80079ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80079d0:	e003      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
 80079d2:	e002      	b.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          default :
          {
            frequency = 0U;
 80079d4:	2300      	movs	r3, #0
 80079d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079d8:	bf00      	nop
          }
        }
        break;
 80079da:	f000 bd6e 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80079de:	4b4f      	ldr	r3, [pc, #316]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 80079e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80079e4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80079e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80079f0:	d056      	beq.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c14>
 80079f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80079f8:	f200 808b 	bhi.w	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a02:	d03e      	beq.n	8007a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf6>
 8007a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a0a:	f200 8082 	bhi.w	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 8007a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a14:	d027      	beq.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x1bda>
 8007a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a1c:	d879      	bhi.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a24:	d017      	beq.n	8007a56 <HAL_RCCEx_GetPeriphCLKFreq+0x1bca>
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a2c:	d871      	bhi.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d004      	beq.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb2>
 8007a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a3a:	d004      	beq.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8007a3c:	e069      	b.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007a3e:	f7fb fe85 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 8007a42:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007a44:	e068      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a46:	f107 0314 	add.w	r3, r7, #20
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7fd ff46 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a54:	e060      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a56:	f107 0308 	add.w	r3, r7, #8
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe f8aa 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a64:	e058      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007a66:	4b2d      	ldr	r3, [pc, #180]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d103      	bne.n	8007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1bf0>
            {
              frequency = LSE_VALUE;
 8007a74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007a7a:	e04d      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a80:	e04a      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007a82:	4b26      	ldr	r3, [pc, #152]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a90:	d103      	bne.n	8007a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1c0e>
            {
              frequency = LSI_VALUE;
 8007a92:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a96:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007a98:	e03e      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a9e:	e03b      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007aa2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007aa6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007aac:	4b1b      	ldr	r3, [pc, #108]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0302 	and.w	r3, r3, #2
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d10c      	bne.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
 8007ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d109      	bne.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007abe:	4b17      	ldr	r3, [pc, #92]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	08db      	lsrs	r3, r3, #3
 8007ac4:	f003 0303 	and.w	r3, r3, #3
 8007ac8:	4a15      	ldr	r2, [pc, #84]	@ (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 8007aca:	fa22 f303 	lsr.w	r3, r2, r3
 8007ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad0:	e01e      	b.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ad2:	4b12      	ldr	r3, [pc, #72]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ade:	d106      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
 8007ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ae6:	d102      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 8007aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aec:	e010      	b.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007aee:	4b0b      	ldr	r3, [pc, #44]	@ (8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007af6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007afa:	d106      	bne.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
 8007afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b02:	d102      	bne.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007b04:	4b08      	ldr	r3, [pc, #32]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 8007b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b08:	e002      	b.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007b0e:	e003      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
 8007b10:	e002      	b.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          default :
          {
            frequency = 0U;
 8007b12:	2300      	movs	r3, #0
 8007b14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b16:	bf00      	nop
          }
        }
        break;
 8007b18:	f000 bccf 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007b1c:	44020c00 	.word	0x44020c00
 8007b20:	03d09000 	.word	0x03d09000
 8007b24:	003d0900 	.word	0x003d0900
 8007b28:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8007b2c:	4b9e      	ldr	r3, [pc, #632]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007b2e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b32:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007b36:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b3e:	d056      	beq.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x1d62>
 8007b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b46:	f200 808b 	bhi.w	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b50:	d03e      	beq.n	8007bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d44>
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b58:	f200 8082 	bhi.w	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 8007b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b62:	d027      	beq.n	8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d28>
 8007b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b6a:	d879      	bhi.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b72:	d017      	beq.n	8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d18>
 8007b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b7a:	d871      	bhi.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 8007b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d004      	beq.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>
 8007b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b88:	d004      	beq.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007b8a:	e069      	b.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007b8c:	f7fb fdde 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 8007b90:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007b92:	e068      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b94:	f107 0314 	add.w	r3, r7, #20
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fd fe9f 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ba2:	e060      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ba4:	f107 0308 	add.w	r3, r7, #8
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7fe f803 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007bb2:	e058      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007bb4:	4b7c      	ldr	r3, [pc, #496]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bba:	f003 0302 	and.w	r3, r3, #2
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d103      	bne.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1d3e>
            {
              frequency = LSE_VALUE;
 8007bc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bc6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007bc8:	e04d      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007bce:	e04a      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007bd0:	4b75      	ldr	r3, [pc, #468]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007bd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bde:	d103      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d5c>
            {
              frequency = LSI_VALUE;
 8007be0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007be4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007be6:	e03e      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007bec:	e03b      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007bee:	4b6e      	ldr	r3, [pc, #440]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007bf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bf4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007bfa:	4b6b      	ldr	r3, [pc, #428]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d10c      	bne.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
 8007c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d109      	bne.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c0c:	4b66      	ldr	r3, [pc, #408]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	08db      	lsrs	r3, r3, #3
 8007c12:	f003 0303 	and.w	r3, r3, #3
 8007c16:	4a65      	ldr	r2, [pc, #404]	@ (8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 8007c18:	fa22 f303 	lsr.w	r3, r2, r3
 8007c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c1e:	e01e      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c20:	4b61      	ldr	r3, [pc, #388]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c2c:	d106      	bne.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
 8007c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c34:	d102      	bne.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007c36:	4b5e      	ldr	r3, [pc, #376]	@ (8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 8007c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c3a:	e010      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007c3c:	4b5a      	ldr	r3, [pc, #360]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c48:	d106      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
 8007c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c50:	d102      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007c52:	4b58      	ldr	r3, [pc, #352]	@ (8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 8007c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c56:	e002      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007c5c:	e003      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
 8007c5e:	e002      	b.n	8007c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          default :
          {
            frequency = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c64:	bf00      	nop
          }
        }
        break;
 8007c66:	f000 bc28 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c74:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8007c76:	4b4c      	ldr	r3, [pc, #304]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c82:	d106      	bne.n	8007c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d103      	bne.n	8007c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
        {
          frequency = HSE_VALUE;
 8007c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 8007c8c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8007c8e:	f000 bc14 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8007c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c98:	d108      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x1e20>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c9a:	f107 0320 	add.w	r3, r7, #32
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f7fd fcb0 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ca8:	f000 bc07 	b.w	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8007cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cb2:	d107      	bne.n	8007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e38>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cb4:	f107 0314 	add.w	r3, r7, #20
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f7fd fe0f 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cc2:	e3fa      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cc8:	e3f7      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007cca:	4b37      	ldr	r3, [pc, #220]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cd0:	f003 0307 	and.w	r3, r3, #7
 8007cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	2b04      	cmp	r3, #4
 8007cda:	d861      	bhi.n	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f14>
 8007cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e58>)
 8007cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce2:	bf00      	nop
 8007ce4:	08007cf9 	.word	0x08007cf9
 8007ce8:	08007d09 	.word	0x08007d09
 8007cec:	08007d19 	.word	0x08007d19
 8007cf0:	08007d29 	.word	0x08007d29
 8007cf4:	08007d2f 	.word	0x08007d2f
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cf8:	f107 0320 	add.w	r3, r7, #32
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fd fc81 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d06:	e04e      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d08:	f107 0314 	add.w	r3, r7, #20
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7fd fde5 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d16:	e046      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d18:	f107 0308 	add.w	r3, r7, #8
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7fd ff49 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d26:	e03e      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007d28:	4b23      	ldr	r3, [pc, #140]	@ (8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2c>)
 8007d2a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007d2c:	e03b      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007d30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d34:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007d38:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 0302 	and.w	r3, r3, #2
 8007d42:	2b02      	cmp	r3, #2
 8007d44:	d10c      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
 8007d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d109      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d4c:	4b16      	ldr	r3, [pc, #88]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	08db      	lsrs	r3, r3, #3
 8007d52:	f003 0303 	and.w	r3, r3, #3
 8007d56:	4a15      	ldr	r2, [pc, #84]	@ (8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 8007d58:	fa22 f303 	lsr.w	r3, r2, r3
 8007d5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5e:	e01e      	b.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d60:	4b11      	ldr	r3, [pc, #68]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d6c:	d106      	bne.n	8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
 8007d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d74:	d102      	bne.n	8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007d76:	4b0e      	ldr	r3, [pc, #56]	@ (8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 8007d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d7a:	e010      	b.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8007da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d88:	d106      	bne.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
 8007d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d90:	d102      	bne.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007d92:	4b08      	ldr	r3, [pc, #32]	@ (8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 8007d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d96:	e002      	b.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007d9c:	e003      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
 8007d9e:	e002      	b.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          default:
          {
            frequency = 0;
 8007da0:	2300      	movs	r3, #0
 8007da2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007da4:	bf00      	nop
          }
        }
        break;
 8007da6:	e388      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8007da8:	44020c00 	.word	0x44020c00
 8007dac:	03d09000 	.word	0x03d09000
 8007db0:	003d0900 	.word	0x003d0900
 8007db4:	017d7840 	.word	0x017d7840
 8007db8:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007dbc:	4ba9      	ldr	r3, [pc, #676]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007dc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	2b20      	cmp	r3, #32
 8007dcc:	f200 809a 	bhi.w	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x2078>
 8007dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4c>)
 8007dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd6:	bf00      	nop
 8007dd8:	08007e5d 	.word	0x08007e5d
 8007ddc:	08007f05 	.word	0x08007f05
 8007de0:	08007f05 	.word	0x08007f05
 8007de4:	08007f05 	.word	0x08007f05
 8007de8:	08007f05 	.word	0x08007f05
 8007dec:	08007f05 	.word	0x08007f05
 8007df0:	08007f05 	.word	0x08007f05
 8007df4:	08007f05 	.word	0x08007f05
 8007df8:	08007e6d 	.word	0x08007e6d
 8007dfc:	08007f05 	.word	0x08007f05
 8007e00:	08007f05 	.word	0x08007f05
 8007e04:	08007f05 	.word	0x08007f05
 8007e08:	08007f05 	.word	0x08007f05
 8007e0c:	08007f05 	.word	0x08007f05
 8007e10:	08007f05 	.word	0x08007f05
 8007e14:	08007f05 	.word	0x08007f05
 8007e18:	08007e7d 	.word	0x08007e7d
 8007e1c:	08007f05 	.word	0x08007f05
 8007e20:	08007f05 	.word	0x08007f05
 8007e24:	08007f05 	.word	0x08007f05
 8007e28:	08007f05 	.word	0x08007f05
 8007e2c:	08007f05 	.word	0x08007f05
 8007e30:	08007f05 	.word	0x08007f05
 8007e34:	08007f05 	.word	0x08007f05
 8007e38:	08007e8d 	.word	0x08007e8d
 8007e3c:	08007f05 	.word	0x08007f05
 8007e40:	08007f05 	.word	0x08007f05
 8007e44:	08007f05 	.word	0x08007f05
 8007e48:	08007f05 	.word	0x08007f05
 8007e4c:	08007f05 	.word	0x08007f05
 8007e50:	08007f05 	.word	0x08007f05
 8007e54:	08007f05 	.word	0x08007f05
 8007e58:	08007e93 	.word	0x08007e93
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e5c:	f107 0320 	add.w	r3, r7, #32
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7fd fbcf 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e6a:	e04e      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e6c:	f107 0314 	add.w	r3, r7, #20
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fd fd33 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e7a:	e046      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e7c:	f107 0308 	add.w	r3, r7, #8
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7fd fe97 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e8a:	e03e      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007e8c:	4b76      	ldr	r3, [pc, #472]	@ (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 8007e8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007e90:	e03b      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e92:	4b74      	ldr	r3, [pc, #464]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007e94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e98:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e9e:	4b71      	ldr	r3, [pc, #452]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 0302 	and.w	r3, r3, #2
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d10c      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
 8007eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d109      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	08db      	lsrs	r3, r3, #3
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	4a6c      	ldr	r2, [pc, #432]	@ (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 8007ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ec2:	e01e      	b.n	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ec4:	4b67      	ldr	r3, [pc, #412]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ed0:	d106      	bne.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
 8007ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ed8:	d102      	bne.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007eda:	4b65      	ldr	r3, [pc, #404]	@ (8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 8007edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ede:	e010      	b.n	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007ee0:	4b60      	ldr	r3, [pc, #384]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ee8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eec:	d106      	bne.n	8007efc <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
 8007eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ef4:	d102      	bne.n	8007efc <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007ef6:	4b5f      	ldr	r3, [pc, #380]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 8007ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007efa:	e002      	b.n	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007efc:	2300      	movs	r3, #0
 8007efe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007f00:	e003      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
 8007f02:	e002      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          default:
          {
            frequency = 0;
 8007f04:	2300      	movs	r3, #0
 8007f06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f08:	bf00      	nop
          }
        }
        break;
 8007f0a:	e2d6      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007f0c:	4b55      	ldr	r3, [pc, #340]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f12:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007f16:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f1e:	d031      	beq.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x20f8>
 8007f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f26:	d866      	bhi.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f2c:	d027      	beq.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x20f2>
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f30:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f32:	d860      	bhi.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 8007f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f36:	2b80      	cmp	r3, #128	@ 0x80
 8007f38:	d019      	beq.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e2>
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	2b80      	cmp	r3, #128	@ 0x80
 8007f3e:	d85a      	bhi.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 8007f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d003      	beq.n	8007f4e <HAL_RCCEx_GetPeriphCLKFreq+0x20c2>
 8007f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f48:	2b40      	cmp	r3, #64	@ 0x40
 8007f4a:	d008      	beq.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x20d2>
 8007f4c:	e053      	b.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f4e:	f107 0320 	add.w	r3, r7, #32
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fd fb56 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f5c:	e04e      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f5e:	f107 0314 	add.w	r3, r7, #20
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fd fcba 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f6c:	e046      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f6e:	f107 0308 	add.w	r3, r7, #8
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7fd fe1e 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f7c:	e03e      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007f7e:	4b3a      	ldr	r3, [pc, #232]	@ (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 8007f80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007f82:	e03b      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f84:	4b37      	ldr	r3, [pc, #220]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007f86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f8a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f90:	4b34      	ldr	r3, [pc, #208]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d10c      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8007f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d109      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fa2:	4b30      	ldr	r3, [pc, #192]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	08db      	lsrs	r3, r3, #3
 8007fa8:	f003 0303 	and.w	r3, r3, #3
 8007fac:	4a2f      	ldr	r2, [pc, #188]	@ (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 8007fae:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb4:	e01e      	b.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fb6:	4b2b      	ldr	r3, [pc, #172]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fc2:	d106      	bne.n	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
 8007fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fca:	d102      	bne.n	8007fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007fcc:	4b28      	ldr	r3, [pc, #160]	@ (8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 8007fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd0:	e010      	b.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fd2:	4b24      	ldr	r3, [pc, #144]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fde:	d106      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
 8007fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fe6:	d102      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007fe8:	4b22      	ldr	r3, [pc, #136]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 8007fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fec:	e002      	b.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007ff2:	e003      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
 8007ff4:	e002      	b.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          default:
          {
            frequency = 0;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ffa:	bf00      	nop
          }
        }
        break;
 8007ffc:	e25d      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8007ffe:	4b19      	ldr	r3, [pc, #100]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8008000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008004:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008008:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	2b00      	cmp	r3, #0
 800800e:	d103      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0x218c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008010:	f7fb fb86 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 8008014:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008016:	e250      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008018:	4b12      	ldr	r3, [pc, #72]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008020:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008024:	d10b      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800802c:	d107      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800802e:	f107 0314 	add.w	r3, r7, #20
 8008032:	4618      	mov	r0, r3
 8008034:	f7fd fc52 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	637b      	str	r3, [r7, #52]	@ 0x34
 800803c:	e04f      	b.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800803e:	4b09      	ldr	r3, [pc, #36]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008046:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800804a:	d115      	bne.n	8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
 800804c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008052:	d111      	bne.n	8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008054:	f107 0308 	add.w	r3, r7, #8
 8008058:	4618      	mov	r0, r3
 800805a:	f7fd fdab 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
 8008062:	e03c      	b.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
 8008064:	44020c00 	.word	0x44020c00
 8008068:	00bb8000 	.word	0x00bb8000
 800806c:	03d09000 	.word	0x03d09000
 8008070:	003d0900 	.word	0x003d0900
 8008074:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008078:	4b94      	ldr	r3, [pc, #592]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 0302 	and.w	r3, r3, #2
 8008080:	2b02      	cmp	r3, #2
 8008082:	d10d      	bne.n	80080a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
 8008084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008086:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800808a:	d109      	bne.n	80080a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800808c:	4b8f      	ldr	r3, [pc, #572]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	08db      	lsrs	r3, r3, #3
 8008092:	f003 0303 	and.w	r3, r3, #3
 8008096:	4a8e      	ldr	r2, [pc, #568]	@ (80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 8008098:	fa22 f303 	lsr.w	r3, r2, r3
 800809c:	637b      	str	r3, [r7, #52]	@ 0x34
 800809e:	e01e      	b.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80080a0:	4b8a      	ldr	r3, [pc, #552]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ac:	d106      	bne.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
 80080ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080b4:	d102      	bne.n	80080bc <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
          frequency = CSI_VALUE;
 80080b6:	4b87      	ldr	r3, [pc, #540]	@ (80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ba:	e010      	b.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80080bc:	4b83      	ldr	r3, [pc, #524]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080c8:	d106      	bne.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
 80080ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080cc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80080d0:	d102      	bne.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
          frequency = HSE_VALUE;
 80080d2:	4b81      	ldr	r3, [pc, #516]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 80080d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d6:	e002      	b.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
          frequency = 0U;
 80080d8:	2300      	movs	r3, #0
 80080da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080dc:	e1ed      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80080de:	e1ec      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 80080e0:	4b7a      	ldr	r3, [pc, #488]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80080e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080e6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80080ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d103      	bne.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0x226e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80080f2:	f7fb fb2b 	bl	800374c <HAL_RCC_GetPCLK3Freq>
 80080f6:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80080f8:	e1df      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 80080fa:	4b74      	ldr	r3, [pc, #464]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008106:	d10b      	bne.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
 8008108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800810e:	d107      	bne.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008110:	f107 0314 	add.w	r3, r7, #20
 8008114:	4618      	mov	r0, r3
 8008116:	f7fd fbe1 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	637b      	str	r3, [r7, #52]	@ 0x34
 800811e:	e045      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008120:	4b6a      	ldr	r3, [pc, #424]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800812c:	d10b      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800812e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008134:	d107      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008136:	f107 0308 	add.w	r3, r7, #8
 800813a:	4618      	mov	r0, r3
 800813c:	f7fd fd3a 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	637b      	str	r3, [r7, #52]	@ 0x34
 8008144:	e032      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008146:	4b61      	ldr	r3, [pc, #388]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0302 	and.w	r3, r3, #2
 800814e:	2b02      	cmp	r3, #2
 8008150:	d10d      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
 8008152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008154:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008158:	d109      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800815a:	4b5c      	ldr	r3, [pc, #368]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	08db      	lsrs	r3, r3, #3
 8008160:	f003 0303 	and.w	r3, r3, #3
 8008164:	4a5a      	ldr	r2, [pc, #360]	@ (80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 8008166:	fa22 f303 	lsr.w	r3, r2, r3
 800816a:	637b      	str	r3, [r7, #52]	@ 0x34
 800816c:	e01e      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800816e:	4b57      	ldr	r3, [pc, #348]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800817a:	d106      	bne.n	800818a <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008182:	d102      	bne.n	800818a <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
          frequency = CSI_VALUE;
 8008184:	4b53      	ldr	r3, [pc, #332]	@ (80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 8008186:	637b      	str	r3, [r7, #52]	@ 0x34
 8008188:	e010      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800818a:	4b50      	ldr	r3, [pc, #320]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008192:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008196:	d106      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800819e:	d102      	bne.n	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
          frequency = HSE_VALUE;
 80081a0:	4b4d      	ldr	r3, [pc, #308]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 80081a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a4:	e002      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
          frequency = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80081aa:	e186      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80081ac:	e185      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80081ae:	4b47      	ldr	r3, [pc, #284]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80081b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081b4:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80081b8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80081ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d103      	bne.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x233c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80081c0:	f7fb faae 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 80081c4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80081c6:	e178      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 80081c8:	4b40      	ldr	r3, [pc, #256]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081d4:	d10b      	bne.n	80081ee <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
 80081d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081dc:	d107      	bne.n	80081ee <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081de:	f107 0314 	add.w	r3, r7, #20
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fd fb7a 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ec:	e045      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 80081ee:	4b37      	ldr	r3, [pc, #220]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081fa:	d10b      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008202:	d107      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008204:	f107 0308 	add.w	r3, r7, #8
 8008208:	4618      	mov	r0, r3
 800820a:	f7fd fcd3 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	637b      	str	r3, [r7, #52]	@ 0x34
 8008212:	e032      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008214:	4b2d      	ldr	r3, [pc, #180]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0302 	and.w	r3, r3, #2
 800821c:	2b02      	cmp	r3, #2
 800821e:	d10d      	bne.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
 8008220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008222:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008226:	d109      	bne.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008228:	4b28      	ldr	r3, [pc, #160]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	08db      	lsrs	r3, r3, #3
 800822e:	f003 0303 	and.w	r3, r3, #3
 8008232:	4a27      	ldr	r2, [pc, #156]	@ (80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 8008234:	fa22 f303 	lsr.w	r3, r2, r3
 8008238:	637b      	str	r3, [r7, #52]	@ 0x34
 800823a:	e01e      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800823c:	4b23      	ldr	r3, [pc, #140]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008248:	d106      	bne.n	8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008250:	d102      	bne.n	8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
          frequency = CSI_VALUE;
 8008252:	4b20      	ldr	r3, [pc, #128]	@ (80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 8008254:	637b      	str	r3, [r7, #52]	@ 0x34
 8008256:	e010      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008258:	4b1c      	ldr	r3, [pc, #112]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008260:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008264:	d106      	bne.n	8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
 8008266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008268:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800826c:	d102      	bne.n	8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
          frequency = HSE_VALUE;
 800826e:	4b1a      	ldr	r3, [pc, #104]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 8008270:	637b      	str	r3, [r7, #52]	@ 0x34
 8008272:	e002      	b.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
          frequency = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008278:	e11f      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800827a:	e11e      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800827c:	4b13      	ldr	r3, [pc, #76]	@ (80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800827e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008282:	f003 0303 	and.w	r3, r3, #3
 8008286:	633b      	str	r3, [r7, #48]	@ 0x30
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	2b03      	cmp	r3, #3
 800828c:	d85f      	bhi.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x24c2>
 800828e:	a201      	add	r2, pc, #4	@ (adr r2, 8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x2408>)
 8008290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008294:	080082a5 	.word	0x080082a5
 8008298:	080082ad 	.word	0x080082ad
 800829c:	080082bd 	.word	0x080082bd
 80082a0:	080082dd 	.word	0x080082dd

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80082a4:	f7fb fa0a 	bl	80036bc <HAL_RCC_GetHCLKFreq>
 80082a8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80082aa:	e053      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082ac:	f107 0320 	add.w	r3, r7, #32
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fd f9a7 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80082b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082ba:	e04b      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082bc:	f107 0314 	add.w	r3, r7, #20
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7fd fb0b 	bl	80058dc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082ca:	e043      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 80082cc:	44020c00 	.word	0x44020c00
 80082d0:	03d09000 	.word	0x03d09000
 80082d4:	003d0900 	.word	0x003d0900
 80082d8:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80082dc:	4b79      	ldr	r3, [pc, #484]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80082de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80082e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80082e8:	4b76      	ldr	r3, [pc, #472]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 0302 	and.w	r3, r3, #2
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d10c      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
 80082f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d109      	bne.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082fa:	4b72      	ldr	r3, [pc, #456]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	08db      	lsrs	r3, r3, #3
 8008300:	f003 0303 	and.w	r3, r3, #3
 8008304:	4a70      	ldr	r2, [pc, #448]	@ (80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x263c>)
 8008306:	fa22 f303 	lsr.w	r3, r2, r3
 800830a:	637b      	str	r3, [r7, #52]	@ 0x34
 800830c:	e01e      	b.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800830e:	4b6d      	ldr	r3, [pc, #436]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008316:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800831a:	d106      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
 800831c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008322:	d102      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008324:	4b69      	ldr	r3, [pc, #420]	@ (80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x2640>)
 8008326:	637b      	str	r3, [r7, #52]	@ 0x34
 8008328:	e010      	b.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800832a:	4b66      	ldr	r3, [pc, #408]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008332:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008336:	d106      	bne.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
 8008338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800833a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800833e:	d102      	bne.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008340:	4b63      	ldr	r3, [pc, #396]	@ (80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2644>)
 8008342:	637b      	str	r3, [r7, #52]	@ 0x34
 8008344:	e002      	b.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008346:	2300      	movs	r3, #0
 8008348:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800834a:	e003      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800834c:	e002      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          default:
          {
            frequency = 0U;
 800834e:	2300      	movs	r3, #0
 8008350:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008352:	bf00      	nop
          }
        }
        break;
 8008354:	e0b1      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008356:	4b5b      	ldr	r3, [pc, #364]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800835c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008360:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008362:	4b58      	ldr	r3, [pc, #352]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008368:	f003 0302 	and.w	r3, r3, #2
 800836c:	2b02      	cmp	r3, #2
 800836e:	d106      	bne.n	800837e <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
 8008370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008372:	2b00      	cmp	r3, #0
 8008374:	d103      	bne.n	800837e <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
        {
          frequency = LSE_VALUE;
 8008376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800837a:	637b      	str	r3, [r7, #52]	@ 0x34
 800837c:	e01f      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800837e:	4b51      	ldr	r3, [pc, #324]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008380:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008384:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008388:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800838c:	d106      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
 800838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008390:	2b40      	cmp	r3, #64	@ 0x40
 8008392:	d103      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
        {
          frequency = LSI_VALUE;
 8008394:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008398:	637b      	str	r3, [r7, #52]	@ 0x34
 800839a:	e010      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800839c:	4b49      	ldr	r3, [pc, #292]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a8:	d106      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
 80083aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ac:	2b80      	cmp	r3, #128	@ 0x80
 80083ae:	d103      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
        {
          frequency = CSI_VALUE / 122U;
 80083b0:	f248 0312 	movw	r3, #32786	@ 0x8012
 80083b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b6:	e002      	b.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80083b8:	2300      	movs	r3, #0
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80083bc:	e07d      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80083be:	e07c      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80083c0:	4b40      	ldr	r3, [pc, #256]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80083c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80083ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80083cc:	4b3d      	ldr	r3, [pc, #244]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083d8:	d105      	bne.n	80083e6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80083da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d102      	bne.n	80083e6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = HSI48_VALUE;
 80083e0:	4b3c      	ldr	r3, [pc, #240]	@ (80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 80083e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e4:	e031      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80083e6:	4b37      	ldr	r3, [pc, #220]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083f2:	d10a      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	2b10      	cmp	r3, #16
 80083f8:	d107      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083fa:	f107 0320 	add.w	r3, r7, #32
 80083fe:	4618      	mov	r0, r3
 8008400:	f7fd f900 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008406:	637b      	str	r3, [r7, #52]	@ 0x34
 8008408:	e01f      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800840a:	4b2e      	ldr	r3, [pc, #184]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800840c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008410:	f003 0302 	and.w	r3, r3, #2
 8008414:	2b02      	cmp	r3, #2
 8008416:	d106      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
 8008418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841a:	2b20      	cmp	r3, #32
 800841c:	d103      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        {
          frequency = LSE_VALUE;
 800841e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008422:	637b      	str	r3, [r7, #52]	@ 0x34
 8008424:	e011      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8008426:	4b27      	ldr	r3, [pc, #156]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008428:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800842c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008430:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008434:	d106      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	2b30      	cmp	r3, #48	@ 0x30
 800843a:	d103      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
        {
          frequency = LSI_VALUE;
 800843c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008440:	637b      	str	r3, [r7, #52]	@ 0x34
 8008442:	e002      	b.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8008444:	2300      	movs	r3, #0
 8008446:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008448:	e037      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800844a:	e036      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800844c:	4b1d      	ldr	r3, [pc, #116]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800844e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008452:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008456:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845a:	2b10      	cmp	r3, #16
 800845c:	d107      	bne.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x25e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800845e:	f107 0320 	add.w	r3, r7, #32
 8008462:	4618      	mov	r0, r3
 8008464:	f7fd f8ce 	bl	8005604 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800846c:	e025      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800846e:	4b15      	ldr	r3, [pc, #84]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008476:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800847a:	d10a      	bne.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	2b20      	cmp	r3, #32
 8008480:	d107      	bne.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008482:	f107 0308 	add.w	r3, r7, #8
 8008486:	4618      	mov	r0, r3
 8008488:	f7fd fb94 	bl	8005bb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008490:	e00f      	b.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8008492:	4b0c      	ldr	r3, [pc, #48]	@ (80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800849a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800849e:	d105      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 80084a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a2:	2b30      	cmp	r3, #48	@ 0x30
 80084a4:	d102      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = HSI48_VALUE;
 80084a6:	4b0b      	ldr	r3, [pc, #44]	@ (80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 80084a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80084aa:	e002      	b.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80084ac:	2300      	movs	r3, #0
 80084ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80084b0:	e003      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80084b2:	e002      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      default:
        frequency = 0U;
 80084b4:	2300      	movs	r3, #0
 80084b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084b8:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80084ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80084bc:	4618      	mov	r0, r3
 80084be:	373c      	adds	r7, #60	@ 0x3c
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd90      	pop	{r4, r7, pc}
 80084c4:	44020c00 	.word	0x44020c00
 80084c8:	03d09000 	.word	0x03d09000
 80084cc:	003d0900 	.word	0x003d0900
 80084d0:	017d7840 	.word	0x017d7840
 80084d4:	02dc6c00 	.word	0x02dc6c00

080084d8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80084e0:	4b48      	ldr	r3, [pc, #288]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a47      	ldr	r2, [pc, #284]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80084e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084ea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80084ec:	f7f8 ff5c 	bl	80013a8 <HAL_GetTick>
 80084f0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084f2:	e008      	b.n	8008506 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80084f4:	f7f8 ff58 	bl	80013a8 <HAL_GetTick>
 80084f8:	4602      	mov	r2, r0
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d901      	bls.n	8008506 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	e07a      	b.n	80085fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008506:	4b3f      	ldr	r3, [pc, #252]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1f0      	bne.n	80084f4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008512:	4b3c      	ldr	r3, [pc, #240]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008516:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	6811      	ldr	r1, [r2, #0]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6852      	ldr	r2, [r2, #4]
 8008526:	0212      	lsls	r2, r2, #8
 8008528:	430a      	orrs	r2, r1
 800852a:	4936      	ldr	r1, [pc, #216]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 800852c:	4313      	orrs	r3, r2
 800852e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	3b01      	subs	r3, #1
 8008536:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	3b01      	subs	r3, #1
 8008540:	025b      	lsls	r3, r3, #9
 8008542:	b29b      	uxth	r3, r3
 8008544:	431a      	orrs	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	3b01      	subs	r3, #1
 800854c:	041b      	lsls	r3, r3, #16
 800854e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008552:	431a      	orrs	r2, r3
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	3b01      	subs	r3, #1
 800855a:	061b      	lsls	r3, r3, #24
 800855c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008560:	4928      	ldr	r1, [pc, #160]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008562:	4313      	orrs	r3, r2
 8008564:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008566:	4b27      	ldr	r3, [pc, #156]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856a:	f023 020c 	bic.w	r2, r3, #12
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	699b      	ldr	r3, [r3, #24]
 8008572:	4924      	ldr	r1, [pc, #144]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008574:	4313      	orrs	r3, r2
 8008576:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008578:	4b22      	ldr	r3, [pc, #136]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 800857a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857c:	f023 0220 	bic.w	r2, r3, #32
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	69db      	ldr	r3, [r3, #28]
 8008584:	491f      	ldr	r1, [pc, #124]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008586:	4313      	orrs	r3, r2
 8008588:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800858a:	4b1e      	ldr	r3, [pc, #120]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 800858c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008592:	491c      	ldr	r1, [pc, #112]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 8008594:	4313      	orrs	r3, r2
 8008596:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8008598:	4b1a      	ldr	r3, [pc, #104]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 800859a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859c:	4a19      	ldr	r2, [pc, #100]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 800859e:	f023 0310 	bic.w	r3, r3, #16
 80085a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80085a4:	4b17      	ldr	r3, [pc, #92]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085ac:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6a12      	ldr	r2, [r2, #32]
 80085b4:	00d2      	lsls	r2, r2, #3
 80085b6:	4913      	ldr	r1, [pc, #76]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80085bc:	4b11      	ldr	r3, [pc, #68]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	4a10      	ldr	r2, [pc, #64]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085c2:	f043 0310 	orr.w	r3, r3, #16
 80085c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80085c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085d2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80085d4:	f7f8 fee8 	bl	80013a8 <HAL_GetTick>
 80085d8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085da:	e008      	b.n	80085ee <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80085dc:	f7f8 fee4 	bl	80013a8 <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d901      	bls.n	80085ee <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80085ea:	2303      	movs	r3, #3
 80085ec:	e006      	b.n	80085fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085ee:	4b05      	ldr	r3, [pc, #20]	@ (8008604 <RCCEx_PLL2_Config+0x12c>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d0f0      	beq.n	80085dc <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80085fa:	2300      	movs	r3, #0

}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}
 8008604:	44020c00 	.word	0x44020c00

08008608 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8008610:	4b48      	ldr	r3, [pc, #288]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a47      	ldr	r2, [pc, #284]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800861a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800861c:	f7f8 fec4 	bl	80013a8 <HAL_GetTick>
 8008620:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008622:	e008      	b.n	8008636 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008624:	f7f8 fec0 	bl	80013a8 <HAL_GetTick>
 8008628:	4602      	mov	r2, r0
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	2b02      	cmp	r3, #2
 8008630:	d901      	bls.n	8008636 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e07a      	b.n	800872c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008636:	4b3f      	ldr	r3, [pc, #252]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1f0      	bne.n	8008624 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008642:	4b3c      	ldr	r3, [pc, #240]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008646:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800864a:	f023 0303 	bic.w	r3, r3, #3
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	6811      	ldr	r1, [r2, #0]
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	6852      	ldr	r2, [r2, #4]
 8008656:	0212      	lsls	r2, r2, #8
 8008658:	430a      	orrs	r2, r1
 800865a:	4936      	ldr	r1, [pc, #216]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 800865c:	4313      	orrs	r3, r2
 800865e:	630b      	str	r3, [r1, #48]	@ 0x30
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	3b01      	subs	r3, #1
 8008666:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	3b01      	subs	r3, #1
 8008670:	025b      	lsls	r3, r3, #9
 8008672:	b29b      	uxth	r3, r3
 8008674:	431a      	orrs	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	3b01      	subs	r3, #1
 800867c:	041b      	lsls	r3, r3, #16
 800867e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	695b      	ldr	r3, [r3, #20]
 8008688:	3b01      	subs	r3, #1
 800868a:	061b      	lsls	r3, r3, #24
 800868c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008690:	4928      	ldr	r1, [pc, #160]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008692:	4313      	orrs	r3, r2
 8008694:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008696:	4b27      	ldr	r3, [pc, #156]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869a:	f023 020c 	bic.w	r2, r3, #12
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	4924      	ldr	r1, [pc, #144]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80086a8:	4b22      	ldr	r3, [pc, #136]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ac:	f023 0220 	bic.w	r2, r3, #32
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	69db      	ldr	r3, [r3, #28]
 80086b4:	491f      	ldr	r1, [pc, #124]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086b6:	4313      	orrs	r3, r2
 80086b8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80086ba:	4b1e      	ldr	r3, [pc, #120]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c2:	491c      	ldr	r1, [pc, #112]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086c4:	4313      	orrs	r3, r2
 80086c6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80086c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086cc:	4a19      	ldr	r2, [pc, #100]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086ce:	f023 0310 	bic.w	r3, r3, #16
 80086d2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80086d4:	4b17      	ldr	r3, [pc, #92]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086dc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6a12      	ldr	r2, [r2, #32]
 80086e4:	00d2      	lsls	r2, r2, #3
 80086e6:	4913      	ldr	r1, [pc, #76]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086e8:	4313      	orrs	r3, r2
 80086ea:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80086ec:	4b11      	ldr	r3, [pc, #68]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086f0:	4a10      	ldr	r2, [pc, #64]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086f2:	f043 0310 	orr.w	r3, r3, #16
 80086f6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80086f8:	4b0e      	ldr	r3, [pc, #56]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a0d      	ldr	r2, [pc, #52]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 80086fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008702:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008704:	f7f8 fe50 	bl	80013a8 <HAL_GetTick>
 8008708:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800870a:	e008      	b.n	800871e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800870c:	f7f8 fe4c 	bl	80013a8 <HAL_GetTick>
 8008710:	4602      	mov	r2, r0
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	2b02      	cmp	r3, #2
 8008718:	d901      	bls.n	800871e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	e006      	b.n	800872c <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800871e:	4b05      	ldr	r3, [pc, #20]	@ (8008734 <RCCEx_PLL3_Config+0x12c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0f0      	beq.n	800870c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	44020c00 	.word	0x44020c00

08008738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d101      	bne.n	800874a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	e042      	b.n	80087d0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008750:	2b00      	cmp	r3, #0
 8008752:	d106      	bne.n	8008762 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f7f8 fc0d 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2224      	movs	r2, #36	@ 0x24
 8008766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 0201 	bic.w	r2, r2, #1
 8008778:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877e:	2b00      	cmp	r3, #0
 8008780:	d002      	beq.n	8008788 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 fa16 	bl	8008bb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 f825 	bl	80087d8 <UART_SetConfig>
 800878e:	4603      	mov	r3, r0
 8008790:	2b01      	cmp	r3, #1
 8008792:	d101      	bne.n	8008798 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	e01b      	b.n	80087d0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	685a      	ldr	r2, [r3, #4]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	689a      	ldr	r2, [r3, #8]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f042 0201 	orr.w	r2, r2, #1
 80087c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fa95 	bl	8008cf8 <UART_CheckIdleState>
 80087ce:	4603      	mov	r3, r0
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3708      	adds	r7, #8
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087dc:	b094      	sub	sp, #80	@ 0x50
 80087de:	af00      	add	r7, sp, #0
 80087e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80087e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	4b78      	ldr	r3, [pc, #480]	@ (80089d0 <UART_SetConfig+0x1f8>)
 80087ee:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f6:	691b      	ldr	r3, [r3, #16]
 80087f8:	431a      	orrs	r2, r3
 80087fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fc:	695b      	ldr	r3, [r3, #20]
 80087fe:	431a      	orrs	r2, r3
 8008800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008802:	69db      	ldr	r3, [r3, #28]
 8008804:	4313      	orrs	r3, r2
 8008806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4971      	ldr	r1, [pc, #452]	@ (80089d4 <UART_SetConfig+0x1fc>)
 8008810:	4019      	ands	r1, r3
 8008812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008818:	430b      	orrs	r3, r1
 800881a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800881c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008828:	68d9      	ldr	r1, [r3, #12]
 800882a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	ea40 0301 	orr.w	r3, r0, r1
 8008832:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008836:	699b      	ldr	r3, [r3, #24]
 8008838:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800883a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	4b64      	ldr	r3, [pc, #400]	@ (80089d0 <UART_SetConfig+0x1f8>)
 8008840:	429a      	cmp	r2, r3
 8008842:	d009      	beq.n	8008858 <UART_SetConfig+0x80>
 8008844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	4b63      	ldr	r3, [pc, #396]	@ (80089d8 <UART_SetConfig+0x200>)
 800884a:	429a      	cmp	r2, r3
 800884c:	d004      	beq.n	8008858 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800884e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008850:	6a1a      	ldr	r2, [r3, #32]
 8008852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008854:	4313      	orrs	r3, r2
 8008856:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8008862:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8008866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800886c:	430b      	orrs	r3, r1
 800886e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008876:	f023 000f 	bic.w	r0, r3, #15
 800887a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800887e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	ea40 0301 	orr.w	r3, r0, r1
 8008886:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	4b53      	ldr	r3, [pc, #332]	@ (80089dc <UART_SetConfig+0x204>)
 800888e:	429a      	cmp	r2, r3
 8008890:	d102      	bne.n	8008898 <UART_SetConfig+0xc0>
 8008892:	2301      	movs	r3, #1
 8008894:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008896:	e066      	b.n	8008966 <UART_SetConfig+0x18e>
 8008898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	4b50      	ldr	r3, [pc, #320]	@ (80089e0 <UART_SetConfig+0x208>)
 800889e:	429a      	cmp	r2, r3
 80088a0:	d102      	bne.n	80088a8 <UART_SetConfig+0xd0>
 80088a2:	2302      	movs	r3, #2
 80088a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a6:	e05e      	b.n	8008966 <UART_SetConfig+0x18e>
 80088a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	4b4d      	ldr	r3, [pc, #308]	@ (80089e4 <UART_SetConfig+0x20c>)
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d102      	bne.n	80088b8 <UART_SetConfig+0xe0>
 80088b2:	2304      	movs	r3, #4
 80088b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088b6:	e056      	b.n	8008966 <UART_SetConfig+0x18e>
 80088b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	4b4a      	ldr	r3, [pc, #296]	@ (80089e8 <UART_SetConfig+0x210>)
 80088be:	429a      	cmp	r2, r3
 80088c0:	d102      	bne.n	80088c8 <UART_SetConfig+0xf0>
 80088c2:	2308      	movs	r3, #8
 80088c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088c6:	e04e      	b.n	8008966 <UART_SetConfig+0x18e>
 80088c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	4b47      	ldr	r3, [pc, #284]	@ (80089ec <UART_SetConfig+0x214>)
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d102      	bne.n	80088d8 <UART_SetConfig+0x100>
 80088d2:	2310      	movs	r3, #16
 80088d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088d6:	e046      	b.n	8008966 <UART_SetConfig+0x18e>
 80088d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	4b44      	ldr	r3, [pc, #272]	@ (80089f0 <UART_SetConfig+0x218>)
 80088de:	429a      	cmp	r2, r3
 80088e0:	d102      	bne.n	80088e8 <UART_SetConfig+0x110>
 80088e2:	2320      	movs	r3, #32
 80088e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088e6:	e03e      	b.n	8008966 <UART_SetConfig+0x18e>
 80088e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	4b41      	ldr	r3, [pc, #260]	@ (80089f4 <UART_SetConfig+0x21c>)
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d102      	bne.n	80088f8 <UART_SetConfig+0x120>
 80088f2:	2340      	movs	r3, #64	@ 0x40
 80088f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088f6:	e036      	b.n	8008966 <UART_SetConfig+0x18e>
 80088f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fa:	681a      	ldr	r2, [r3, #0]
 80088fc:	4b3e      	ldr	r3, [pc, #248]	@ (80089f8 <UART_SetConfig+0x220>)
 80088fe:	429a      	cmp	r2, r3
 8008900:	d102      	bne.n	8008908 <UART_SetConfig+0x130>
 8008902:	2380      	movs	r3, #128	@ 0x80
 8008904:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008906:	e02e      	b.n	8008966 <UART_SetConfig+0x18e>
 8008908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	4b3b      	ldr	r3, [pc, #236]	@ (80089fc <UART_SetConfig+0x224>)
 800890e:	429a      	cmp	r2, r3
 8008910:	d103      	bne.n	800891a <UART_SetConfig+0x142>
 8008912:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008918:	e025      	b.n	8008966 <UART_SetConfig+0x18e>
 800891a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	4b38      	ldr	r3, [pc, #224]	@ (8008a00 <UART_SetConfig+0x228>)
 8008920:	429a      	cmp	r2, r3
 8008922:	d103      	bne.n	800892c <UART_SetConfig+0x154>
 8008924:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008928:	64bb      	str	r3, [r7, #72]	@ 0x48
 800892a:	e01c      	b.n	8008966 <UART_SetConfig+0x18e>
 800892c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	4b34      	ldr	r3, [pc, #208]	@ (8008a04 <UART_SetConfig+0x22c>)
 8008932:	429a      	cmp	r2, r3
 8008934:	d103      	bne.n	800893e <UART_SetConfig+0x166>
 8008936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800893a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800893c:	e013      	b.n	8008966 <UART_SetConfig+0x18e>
 800893e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	4b31      	ldr	r3, [pc, #196]	@ (8008a08 <UART_SetConfig+0x230>)
 8008944:	429a      	cmp	r2, r3
 8008946:	d103      	bne.n	8008950 <UART_SetConfig+0x178>
 8008948:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800894c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800894e:	e00a      	b.n	8008966 <UART_SetConfig+0x18e>
 8008950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	4b1e      	ldr	r3, [pc, #120]	@ (80089d0 <UART_SetConfig+0x1f8>)
 8008956:	429a      	cmp	r2, r3
 8008958:	d103      	bne.n	8008962 <UART_SetConfig+0x18a>
 800895a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800895e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008960:	e001      	b.n	8008966 <UART_SetConfig+0x18e>
 8008962:	2300      	movs	r3, #0
 8008964:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	4b19      	ldr	r3, [pc, #100]	@ (80089d0 <UART_SetConfig+0x1f8>)
 800896c:	429a      	cmp	r2, r3
 800896e:	d005      	beq.n	800897c <UART_SetConfig+0x1a4>
 8008970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	4b18      	ldr	r3, [pc, #96]	@ (80089d8 <UART_SetConfig+0x200>)
 8008976:	429a      	cmp	r2, r3
 8008978:	f040 8094 	bne.w	8008aa4 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800897c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800897e:	2200      	movs	r2, #0
 8008980:	623b      	str	r3, [r7, #32]
 8008982:	627a      	str	r2, [r7, #36]	@ 0x24
 8008984:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008988:	f7fd fa80 	bl	8005e8c <HAL_RCCEx_GetPeriphCLKFreq>
 800898c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800898e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008990:	2b00      	cmp	r3, #0
 8008992:	f000 80f7 	beq.w	8008b84 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800899a:	4a1c      	ldr	r2, [pc, #112]	@ (8008a0c <UART_SetConfig+0x234>)
 800899c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80089a8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ac:	685a      	ldr	r2, [r3, #4]
 80089ae:	4613      	mov	r3, r2
 80089b0:	005b      	lsls	r3, r3, #1
 80089b2:	4413      	add	r3, r2
 80089b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d305      	bcc.n	80089c6 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80089ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d924      	bls.n	8008a10 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80089cc:	e069      	b.n	8008aa2 <UART_SetConfig+0x2ca>
 80089ce:	bf00      	nop
 80089d0:	44002400 	.word	0x44002400
 80089d4:	cfff69f3 	.word	0xcfff69f3
 80089d8:	54002400 	.word	0x54002400
 80089dc:	40013800 	.word	0x40013800
 80089e0:	40004400 	.word	0x40004400
 80089e4:	40004800 	.word	0x40004800
 80089e8:	40004c00 	.word	0x40004c00
 80089ec:	40005000 	.word	0x40005000
 80089f0:	40006400 	.word	0x40006400
 80089f4:	40007800 	.word	0x40007800
 80089f8:	40007c00 	.word	0x40007c00
 80089fc:	40008000 	.word	0x40008000
 8008a00:	40006800 	.word	0x40006800
 8008a04:	40006c00 	.word	0x40006c00
 8008a08:	40008400 	.word	0x40008400
 8008a0c:	08009280 	.word	0x08009280
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a12:	2200      	movs	r2, #0
 8008a14:	61bb      	str	r3, [r7, #24]
 8008a16:	61fa      	str	r2, [r7, #28]
 8008a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1c:	4a64      	ldr	r2, [pc, #400]	@ (8008bb0 <UART_SetConfig+0x3d8>)
 8008a1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	2200      	movs	r2, #0
 8008a26:	613b      	str	r3, [r7, #16]
 8008a28:	617a      	str	r2, [r7, #20]
 8008a2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008a2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008a32:	f7f7 fc2b 	bl	800028c <__aeabi_uldivmod>
 8008a36:	4602      	mov	r2, r0
 8008a38:	460b      	mov	r3, r1
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	f04f 0200 	mov.w	r2, #0
 8008a42:	f04f 0300 	mov.w	r3, #0
 8008a46:	020b      	lsls	r3, r1, #8
 8008a48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a4c:	0202      	lsls	r2, r0, #8
 8008a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a50:	6849      	ldr	r1, [r1, #4]
 8008a52:	0849      	lsrs	r1, r1, #1
 8008a54:	2000      	movs	r0, #0
 8008a56:	460c      	mov	r4, r1
 8008a58:	4605      	mov	r5, r0
 8008a5a:	eb12 0804 	adds.w	r8, r2, r4
 8008a5e:	eb43 0905 	adc.w	r9, r3, r5
 8008a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	60bb      	str	r3, [r7, #8]
 8008a6a:	60fa      	str	r2, [r7, #12]
 8008a6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a70:	4640      	mov	r0, r8
 8008a72:	4649      	mov	r1, r9
 8008a74:	f7f7 fc0a 	bl	800028c <__aeabi_uldivmod>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a86:	d308      	bcc.n	8008a9a <UART_SetConfig+0x2c2>
 8008a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a8e:	d204      	bcs.n	8008a9a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8008a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008a96:	60da      	str	r2, [r3, #12]
 8008a98:	e003      	b.n	8008aa2 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8008aa0:	e070      	b.n	8008b84 <UART_SetConfig+0x3ac>
 8008aa2:	e06f      	b.n	8008b84 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa6:	69db      	ldr	r3, [r3, #28]
 8008aa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aac:	d13c      	bne.n	8008b28 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	603b      	str	r3, [r7, #0]
 8008ab4:	607a      	str	r2, [r7, #4]
 8008ab6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008aba:	f7fd f9e7 	bl	8005e8c <HAL_RCCEx_GetPeriphCLKFreq>
 8008abe:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d05e      	beq.n	8008b84 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aca:	4a39      	ldr	r2, [pc, #228]	@ (8008bb0 <UART_SetConfig+0x3d8>)
 8008acc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ad4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ad8:	005a      	lsls	r2, r3, #1
 8008ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	085b      	lsrs	r3, r3, #1
 8008ae0:	441a      	add	r2, r3
 8008ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008aec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008aee:	2b0f      	cmp	r3, #15
 8008af0:	d916      	bls.n	8008b20 <UART_SetConfig+0x348>
 8008af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008af8:	d212      	bcs.n	8008b20 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	f023 030f 	bic.w	r3, r3, #15
 8008b02:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b06:	085b      	lsrs	r3, r3, #1
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	f003 0307 	and.w	r3, r3, #7
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b12:	4313      	orrs	r3, r2
 8008b14:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008b1c:	60da      	str	r2, [r3, #12]
 8008b1e:	e031      	b.n	8008b84 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008b26:	e02d      	b.n	8008b84 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	469a      	mov	sl, r3
 8008b2e:	4693      	mov	fp, r2
 8008b30:	4650      	mov	r0, sl
 8008b32:	4659      	mov	r1, fp
 8008b34:	f7fd f9aa 	bl	8005e8c <HAL_RCCEx_GetPeriphCLKFreq>
 8008b38:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8008b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d021      	beq.n	8008b84 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b44:	4a1a      	ldr	r2, [pc, #104]	@ (8008bb0 <UART_SetConfig+0x3d8>)
 8008b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b4e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	085b      	lsrs	r3, r3, #1
 8008b58:	441a      	add	r2, r3
 8008b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b66:	2b0f      	cmp	r3, #15
 8008b68:	d909      	bls.n	8008b7e <UART_SetConfig+0x3a6>
 8008b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b70:	d205      	bcs.n	8008b7e <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b74:	b29a      	uxth	r2, r3
 8008b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	60da      	str	r2, [r3, #12]
 8008b7c:	e002      	b.n	8008b84 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b86:	2201      	movs	r2, #1
 8008b88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b96:	2200      	movs	r2, #0
 8008b98:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ba0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3750      	adds	r7, #80	@ 0x50
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008bae:	bf00      	nop
 8008bb0:	08009280 	.word	0x08009280

08008bb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc0:	f003 0308 	and.w	r3, r3, #8
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00a      	beq.n	8008bde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	430a      	orrs	r2, r1
 8008bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00a      	beq.n	8008c00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	430a      	orrs	r2, r1
 8008bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c04:	f003 0302 	and.w	r3, r3, #2
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	430a      	orrs	r2, r1
 8008c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00a      	beq.n	8008c44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	430a      	orrs	r2, r1
 8008c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c48:	f003 0310 	and.w	r3, r3, #16
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00a      	beq.n	8008c66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	430a      	orrs	r2, r1
 8008c64:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6a:	f003 0320 	and.w	r3, r3, #32
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d00a      	beq.n	8008c88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	430a      	orrs	r2, r1
 8008c86:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d01a      	beq.n	8008cca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cb2:	d10a      	bne.n	8008cca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	430a      	orrs	r2, r1
 8008cc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d00a      	beq.n	8008cec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	430a      	orrs	r2, r1
 8008cea:	605a      	str	r2, [r3, #4]
  }
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b098      	sub	sp, #96	@ 0x60
 8008cfc:	af02      	add	r7, sp, #8
 8008cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d08:	f7f8 fb4e 	bl	80013a8 <HAL_GetTick>
 8008d0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f003 0308 	and.w	r3, r3, #8
 8008d18:	2b08      	cmp	r3, #8
 8008d1a:	d12f      	bne.n	8008d7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d20:	9300      	str	r3, [sp, #0]
 8008d22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d24:	2200      	movs	r2, #0
 8008d26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f88e 	bl	8008e4c <UART_WaitOnFlagUntilTimeout>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d022      	beq.n	8008d7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3e:	e853 3f00 	ldrex	r3, [r3]
 8008d42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	461a      	mov	r2, r3
 8008d52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d5c:	e841 2300 	strex	r3, r2, [r1]
 8008d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1e6      	bne.n	8008d36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	e063      	b.n	8008e44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0304 	and.w	r3, r3, #4
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	d149      	bne.n	8008e1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d92:	2200      	movs	r2, #0
 8008d94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f857 	bl	8008e4c <UART_WaitOnFlagUntilTimeout>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d03c      	beq.n	8008e1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dac:	e853 3f00 	ldrex	r3, [r3]
 8008db0:	623b      	str	r3, [r7, #32]
   return(result);
 8008db2:	6a3b      	ldr	r3, [r7, #32]
 8008db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dca:	e841 2300 	strex	r3, r2, [r1]
 8008dce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1e6      	bne.n	8008da4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3308      	adds	r3, #8
 8008ddc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	e853 3f00 	ldrex	r3, [r3]
 8008de4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f023 0301 	bic.w	r3, r3, #1
 8008dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	3308      	adds	r3, #8
 8008df4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008df6:	61fa      	str	r2, [r7, #28]
 8008df8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfa:	69b9      	ldr	r1, [r7, #24]
 8008dfc:	69fa      	ldr	r2, [r7, #28]
 8008dfe:	e841 2300 	strex	r3, r2, [r1]
 8008e02:	617b      	str	r3, [r7, #20]
   return(result);
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1e5      	bne.n	8008dd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e012      	b.n	8008e44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3758      	adds	r7, #88	@ 0x58
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	603b      	str	r3, [r7, #0]
 8008e58:	4613      	mov	r3, r2
 8008e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e5c:	e04f      	b.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e5e:	69bb      	ldr	r3, [r7, #24]
 8008e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e64:	d04b      	beq.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e66:	f7f8 fa9f 	bl	80013a8 <HAL_GetTick>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	69ba      	ldr	r2, [r7, #24]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d302      	bcc.n	8008e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8008e76:	69bb      	ldr	r3, [r7, #24]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e04e      	b.n	8008f1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0304 	and.w	r3, r3, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d037      	beq.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	2b80      	cmp	r3, #128	@ 0x80
 8008e92:	d034      	beq.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	2b40      	cmp	r3, #64	@ 0x40
 8008e98:	d031      	beq.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	69db      	ldr	r3, [r3, #28]
 8008ea0:	f003 0308 	and.w	r3, r3, #8
 8008ea4:	2b08      	cmp	r3, #8
 8008ea6:	d110      	bne.n	8008eca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2208      	movs	r2, #8
 8008eae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	f000 f838 	bl	8008f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2208      	movs	r2, #8
 8008eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e029      	b.n	8008f1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ed4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ed8:	d111      	bne.n	8008efe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f000 f81e 	bl	8008f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2220      	movs	r2, #32
 8008eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008efa:	2303      	movs	r3, #3
 8008efc:	e00f      	b.n	8008f1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	69da      	ldr	r2, [r3, #28]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	4013      	ands	r3, r2
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	bf0c      	ite	eq
 8008f0e:	2301      	moveq	r3, #1
 8008f10:	2300      	movne	r3, #0
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	461a      	mov	r2, r3
 8008f16:	79fb      	ldrb	r3, [r7, #7]
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d0a0      	beq.n	8008e5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f26:	b480      	push	{r7}
 8008f28:	b095      	sub	sp, #84	@ 0x54
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f36:	e853 3f00 	ldrex	r3, [r3]
 8008f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	461a      	mov	r2, r3
 8008f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f54:	e841 2300 	strex	r3, r2, [r1]
 8008f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e6      	bne.n	8008f2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	3308      	adds	r3, #8
 8008f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	e853 3f00 	ldrex	r3, [r3]
 8008f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f76:	f023 0301 	bic.w	r3, r3, #1
 8008f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	3308      	adds	r3, #8
 8008f82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f8c:	e841 2300 	strex	r3, r2, [r1]
 8008f90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d1e3      	bne.n	8008f60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d118      	bne.n	8008fd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	f023 0310 	bic.w	r3, r3, #16
 8008fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	461a      	mov	r2, r3
 8008fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fbe:	61bb      	str	r3, [r7, #24]
 8008fc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc2:	6979      	ldr	r1, [r7, #20]
 8008fc4:	69ba      	ldr	r2, [r7, #24]
 8008fc6:	e841 2300 	strex	r3, r2, [r1]
 8008fca:	613b      	str	r3, [r7, #16]
   return(result);
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e6      	bne.n	8008fa0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2220      	movs	r2, #32
 8008fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fe6:	bf00      	nop
 8008fe8:	3754      	adds	r7, #84	@ 0x54
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b085      	sub	sp, #20
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <HAL_UARTEx_DisableFifoMode+0x16>
 8009004:	2302      	movs	r3, #2
 8009006:	e027      	b.n	8009058 <HAL_UARTEx_DisableFifoMode+0x66>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2224      	movs	r2, #36	@ 0x24
 8009014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f022 0201 	bic.w	r2, r2, #1
 800902e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009036:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2220      	movs	r2, #32
 800904a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009056:	2300      	movs	r3, #0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009074:	2b01      	cmp	r3, #1
 8009076:	d101      	bne.n	800907c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009078:	2302      	movs	r3, #2
 800907a:	e02d      	b.n	80090d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2224      	movs	r2, #36	@ 0x24
 8009088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f022 0201 	bic.w	r2, r2, #1
 80090a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 f84f 	bl	800915c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2220      	movs	r2, #32
 80090ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b084      	sub	sp, #16
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d101      	bne.n	80090f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80090f4:	2302      	movs	r3, #2
 80090f6:	e02d      	b.n	8009154 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2224      	movs	r2, #36	@ 0x24
 8009104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f022 0201 	bic.w	r2, r2, #1
 800911e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	430a      	orrs	r2, r1
 8009132:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 f811 	bl	800915c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2220      	movs	r2, #32
 8009146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009168:	2b00      	cmp	r3, #0
 800916a:	d108      	bne.n	800917e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2201      	movs	r2, #1
 8009170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800917c:	e031      	b.n	80091e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800917e:	2308      	movs	r3, #8
 8009180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009182:	2308      	movs	r3, #8
 8009184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	689b      	ldr	r3, [r3, #8]
 800918c:	0e5b      	lsrs	r3, r3, #25
 800918e:	b2db      	uxtb	r3, r3
 8009190:	f003 0307 	and.w	r3, r3, #7
 8009194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	0f5b      	lsrs	r3, r3, #29
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	f003 0307 	and.w	r3, r3, #7
 80091a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091a6:	7bbb      	ldrb	r3, [r7, #14]
 80091a8:	7b3a      	ldrb	r2, [r7, #12]
 80091aa:	4911      	ldr	r1, [pc, #68]	@ (80091f0 <UARTEx_SetNbDataToProcess+0x94>)
 80091ac:	5c8a      	ldrb	r2, [r1, r2]
 80091ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80091b2:	7b3a      	ldrb	r2, [r7, #12]
 80091b4:	490f      	ldr	r1, [pc, #60]	@ (80091f4 <UARTEx_SetNbDataToProcess+0x98>)
 80091b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80091bc:	b29a      	uxth	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091c4:	7bfb      	ldrb	r3, [r7, #15]
 80091c6:	7b7a      	ldrb	r2, [r7, #13]
 80091c8:	4909      	ldr	r1, [pc, #36]	@ (80091f0 <UARTEx_SetNbDataToProcess+0x94>)
 80091ca:	5c8a      	ldrb	r2, [r1, r2]
 80091cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80091d0:	7b7a      	ldrb	r2, [r7, #13]
 80091d2:	4908      	ldr	r1, [pc, #32]	@ (80091f4 <UARTEx_SetNbDataToProcess+0x98>)
 80091d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80091da:	b29a      	uxth	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80091e2:	bf00      	nop
 80091e4:	3714      	adds	r7, #20
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	08009298 	.word	0x08009298
 80091f4:	080092a0 	.word	0x080092a0

080091f8 <memset>:
 80091f8:	4402      	add	r2, r0
 80091fa:	4603      	mov	r3, r0
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d100      	bne.n	8009202 <memset+0xa>
 8009200:	4770      	bx	lr
 8009202:	f803 1b01 	strb.w	r1, [r3], #1
 8009206:	e7f9      	b.n	80091fc <memset+0x4>

08009208 <__libc_init_array>:
 8009208:	b570      	push	{r4, r5, r6, lr}
 800920a:	4d0d      	ldr	r5, [pc, #52]	@ (8009240 <__libc_init_array+0x38>)
 800920c:	2600      	movs	r6, #0
 800920e:	4c0d      	ldr	r4, [pc, #52]	@ (8009244 <__libc_init_array+0x3c>)
 8009210:	1b64      	subs	r4, r4, r5
 8009212:	10a4      	asrs	r4, r4, #2
 8009214:	42a6      	cmp	r6, r4
 8009216:	d109      	bne.n	800922c <__libc_init_array+0x24>
 8009218:	4d0b      	ldr	r5, [pc, #44]	@ (8009248 <__libc_init_array+0x40>)
 800921a:	2600      	movs	r6, #0
 800921c:	4c0b      	ldr	r4, [pc, #44]	@ (800924c <__libc_init_array+0x44>)
 800921e:	f000 f817 	bl	8009250 <_init>
 8009222:	1b64      	subs	r4, r4, r5
 8009224:	10a4      	asrs	r4, r4, #2
 8009226:	42a6      	cmp	r6, r4
 8009228:	d105      	bne.n	8009236 <__libc_init_array+0x2e>
 800922a:	bd70      	pop	{r4, r5, r6, pc}
 800922c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009230:	3601      	adds	r6, #1
 8009232:	4798      	blx	r3
 8009234:	e7ee      	b.n	8009214 <__libc_init_array+0xc>
 8009236:	f855 3b04 	ldr.w	r3, [r5], #4
 800923a:	3601      	adds	r6, #1
 800923c:	4798      	blx	r3
 800923e:	e7f2      	b.n	8009226 <__libc_init_array+0x1e>
 8009240:	080092b0 	.word	0x080092b0
 8009244:	080092b0 	.word	0x080092b0
 8009248:	080092b0 	.word	0x080092b0
 800924c:	080092b4 	.word	0x080092b4

08009250 <_init>:
 8009250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009252:	bf00      	nop
 8009254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009256:	bc08      	pop	{r3}
 8009258:	469e      	mov	lr, r3
 800925a:	4770      	bx	lr

0800925c <_fini>:
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	bf00      	nop
 8009260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009262:	bc08      	pop	{r3}
 8009264:	469e      	mov	lr, r3
 8009266:	4770      	bx	lr
