// Seed: 3874926688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  uwire id_5;
  wire  id_6;
  assign id_5 = 1;
  tri id_7, id_8, id_9, id_10, id_11, id_12, id_13 = id_11, id_14, id_15;
  tri0 id_16 = 1'b0 ? id_15 : id_13 * id_16;
  assign id_9 = 1'b0 == 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wand id_9,
    output wire id_10,
    input wand id_11
);
  assign id_9 = 1;
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
