{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616.v@191:211@HdlStmProcess", "  assign up_rstn = s_axi_aresetn;\n  assign up_rst = ~s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_wack <= up_wack_if_s | up_wack_cntrl_s;\n      up_rack <= up_rack_if_s | up_rack_cntrl_s;\n      up_rdata <= up_rdata_if_s | up_rdata_cntrl_s;\n    end\n  end\n\n  generate if (IF_TYPE == SERIAL) begin\n\n    // ground all parallel interface signals\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[206, "  assign m_axis_ready_s = (M_AXIS_READY_ENABLE) ? m_axis_tready : 1'b1;\n"]]}}