var cc26x2__cc13x2__aux_8h =
[
    [ "aux_aiodio_regs_t", "structaux__aiodio__regs__t.html", "structaux__aiodio__regs__t" ],
    [ "aux_tdc_regs_t", "structaux__tdc__regs__t.html", "structaux__tdc__regs__t" ],
    [ "aux_evctl_regs_t", "structaux__evctl__regs__t.html", "structaux__evctl__regs__t" ],
    [ "aux_sysif_regs_t", "structaux__sysif__regs__t.html", "structaux__sysif__regs__t" ],
    [ "aux_timer01_regs_t", "structaux__timer01__regs__t.html", "structaux__timer01__regs__t" ],
    [ "aux_timer2_regs_t", "structaux__timer2__regs__t.html", "structaux__timer2__regs__t" ],
    [ "aux_smph_regs_t", "structaux__smph__regs__t.html", "structaux__smph__regs__t" ],
    [ "aux_anaif_regs_t", "structaux__anaif__regs__t.html", "structaux__anaif__regs__t" ],
    [ "adi_4_aux_regs_t", "structadi__4__aux__regs__t.html", "structadi__4__aux__regs__t" ],
    [ "adi_4_aux_regs_m8_t", "structadi__4__aux__regs__m8__t.html", "structadi__4__aux__regs__m8__t" ],
    [ "ADDI_SEM", "cc26x2__cc13x2__aux_8h.html#a407cc60ff8974052fc468f571de79d30", null ],
    [ "ADI_4_AUX", "cc26x2__cc13x2__aux_8h.html#aecefe8194fa7efaede622296eda72136", null ],
    [ "ADI_4_AUX_BASE", "group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44", null ],
    [ "ADI_4_AUX_BASE_M8", "group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7", null ],
    [ "ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m", "cc26x2__cc13x2__aux_8h.html#a6db8549b740533a39a6c115a392a44a0", null ],
    [ "ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s", "cc26x2__cc13x2__aux_8h.html#ac0c7411514efb79965a6eafd877576fb", null ],
    [ "ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m", "cc26x2__cc13x2__aux_8h.html#abb8bab058351980932d89b2313840194", null ],
    [ "ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s", "cc26x2__cc13x2__aux_8h.html#a6e77535238cee98b8393e6f5e5cdbf50", null ],
    [ "ADI_4_AUX_M8", "cc26x2__cc13x2__aux_8h.html#a08eeac4f50d3229f59e3c2da2825ea6b", null ],
    [ "AUX_AIODIO0", "cc26x2__cc13x2__aux_8h.html#a4f5d48ac3e1d6f44c88c851e8bacb0a8", null ],
    [ "AUX_AIODIO0_BASE", "group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14", null ],
    [ "AUX_AIODIO1", "cc26x2__cc13x2__aux_8h.html#a0e2584b2901d65eac7e1cdbe766125ce", null ],
    [ "AUX_AIODIO1_BASE", "group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e", null ],
    [ "AUX_AIODIO2", "cc26x2__cc13x2__aux_8h.html#aed15e82662bdeaba102fe75987043f86", null ],
    [ "AUX_AIODIO2_BASE", "group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30", null ],
    [ "AUX_AIODIO3", "cc26x2__cc13x2__aux_8h.html#af46d48c54775f097d46b9cd538c72994", null ],
    [ "AUX_AIODIO3_BASE", "group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545", null ],
    [ "AUX_ANAIF", "cc26x2__cc13x2__aux_8h.html#a00f8aff5e945e9f58a0a04b55dffe95f", null ],
    [ "AUX_ANAIF_BASE", "group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645", null ],
    [ "AUX_EVCTL", "cc26x2__cc13x2__aux_8h.html#a73ebf0fe31ebfcca037758b16e59fd8b", null ],
    [ "AUX_EVCTL_BASE", "group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6", null ],
    [ "AUX_SMPH", "cc26x2__cc13x2__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40", null ],
    [ "AUX_SMPH_BASE", "group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68", null ],
    [ "AUX_SYSIF", "cc26x2__cc13x2__aux_8h.html#a815a938f1487589f1e2cbb462c2bde9a", null ],
    [ "AUX_SYSIF_BASE", "group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f", null ],
    [ "AUX_SYSIF_OPMODEREQ_REQ_A", "cc26x2__cc13x2__aux_8h.html#afffef774a807a62ab7e83dd2f54dc9f0", null ],
    [ "AUX_SYSIF_OPMODEREQ_REQ_LP", "cc26x2__cc13x2__aux_8h.html#a736dcb534e1c601de9254e51d8f675e0", null ],
    [ "AUX_SYSIF_OPMODEREQ_REQ_PDA", "cc26x2__cc13x2__aux_8h.html#a958f53756f7b98def256978181f0d898", null ],
    [ "AUX_SYSIF_OPMODEREQ_REQ_PDLP", "cc26x2__cc13x2__aux_8h.html#a14aef8411258fce913917663286baf1c", null ],
    [ "AUX_TDC", "cc26x2__cc13x2__aux_8h.html#adef70433101b7398fae594437035b522", null ],
    [ "AUX_TDC_BASE", "group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85", null ],
    [ "AUX_TIMER01", "cc26x2__cc13x2__aux_8h.html#a09d274507b96e3b153949d1807c8f5b5", null ],
    [ "AUX_TIMER01_BASE", "group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87", null ],
    [ "AUX_TIMER2", "cc26x2__cc13x2__aux_8h.html#a4ce146303612f3b73aab52d2e8c8db2e", null ],
    [ "AUX_TIMER2_BASE", "group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4", null ],
    [ "aux_sysif_opmode_change", "cc26x2__cc13x2__aux_8h.html#a196b14872ad0c081abd9c18535b367b9", null ]
];