Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Wed Jun  4 19:07:17 2025
| Host             : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command          : report_power -file ../vivado-runs/post_imp_power.rpt
| Design           : fpga
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.516        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.442        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 82.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        6 |       --- |             --- |
| Slice Logic              |     0.080 |    23102 |       --- |             --- |
|   LUT as Logic           |     0.069 |    10739 |     20800 |           51.63 |
|   LUT as Distributed RAM |     0.007 |     2944 |      9600 |           30.67 |
|   Register               |     0.002 |     4644 |     41600 |           11.16 |
|   CARRY4                 |     0.001 |      320 |      8150 |            3.93 |
|   Others                 |     0.000 |     1032 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.154 |    19011 |       --- |             --- |
| Block RAM                |     0.067 |       32 |        50 |           64.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       16 |       106 |           15.09 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.516 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.342 |       0.331 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------+-----------------+
| Clock              | Domain                                 | Constraint (ns) |
+--------------------+----------------------------------------+-----------------+
| clkfbout_clk_wiz_0 | MMCM_clock_gen_inst/clkfbout_clk_wiz_0 |            10.0 |
| clkout0            | MMCM_clock_gen_inst/clkout0            |            10.0 |
| clkout1            | MMCM_clock_gen_inst/clkout1            |            25.0 |
| sys_clk_pin        | clk                                    |            10.0 |
+--------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| fpga                                |     0.442 |
|   MMCM_clock_gen_inst               |     0.107 |
|   cores_wrapper                     |     0.334 |
|     row_gen[0].col_gen[0].core_inst |     0.022 |
|       RISCV_core_inst               |     0.016 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[0].col_gen[1].core_inst |     0.022 |
|       RISCV_core_inst               |     0.016 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[0].col_gen[2].core_inst |     0.022 |
|       RISCV_core_inst               |     0.017 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[0].col_gen[3].core_inst |     0.022 |
|       RISCV_core_inst               |     0.016 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[1].col_gen[0].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[1].col_gen[1].core_inst |     0.021 |
|       RISCV_core_inst               |     0.016 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[1].col_gen[2].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[1].col_gen[3].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[2].col_gen[0].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[2].col_gen[1].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[2].col_gen[2].core_inst |     0.020 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[2].col_gen[3].core_inst |     0.021 |
|       RISCV_core_inst               |     0.016 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[3].col_gen[0].core_inst |     0.020 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[3].col_gen[1].core_inst |     0.020 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[3].col_gen[2].core_inst |     0.020 |
|       RISCV_core_inst               |     0.014 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
|     row_gen[3].col_gen[3].core_inst |     0.021 |
|       RISCV_core_inst               |     0.015 |
|       instr_and_data_mem            |     0.003 |
|       vram_mem                      |     0.001 |
+-------------------------------------+-----------+


