<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='197' type='llvm::SDValue llvm::AMDGPUTargetLowering::LowerReturn(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3922' c='_ZNK4llvm14TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1125' ll='1135' type='llvm::SDValue llvm::AMDGPUTargetLowering::LowerReturn(llvm::SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2445' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2454' u='c' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
