============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:42:38 am
  Module:                 less_than_eq
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (F) b
       Endpoint: (R) q

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-      81            

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b              -       -     F     (arrival)                 1  0.6     0     0       0    (-,-) 
  g11/Y          -       A->Y  R     INVxp33_ASAP7_75t_R       1  0.6    19    10      10    (-,-) 
  g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    18    16      26    (-,-) 
  sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17      43    (-,-) 
  sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22      66    (-,-) 
  g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.3    18    15      81    (-,-) 
  q              -       -     R     (port)                    -    -     -     0      81    (-,-) 
#--------------------------------------------------------------------------------------------------

