
LCD 16x2 8B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e08  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08001f14  08001f14  00011f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f78  08001f78  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08001f78  08001f78  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f78  08001f78  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f78  08001f78  00011f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f7c  08001f7c  00011f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08001f80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  20000074  08001ff4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  08001ff4  000200c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004a05  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001288  00000000  00000000  00024aa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004c8  00000000  00000000  00025d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000410  00000000  00000000  000261f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016d5e  00000000  00000000  00026608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000507a  00000000  00000000  0003d366  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000802b8  00000000  00000000  000423e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c2698  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013b0  00000000  00000000  000c2714  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08001efc 	.word	0x08001efc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08001efc 	.word	0x08001efc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000170:	4b26      	ldr	r3, [pc, #152]	; (800020c <MX_GPIO_Init+0xb0>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a25      	ldr	r2, [pc, #148]	; (800020c <MX_GPIO_Init+0xb0>)
 8000176:	f043 0320 	orr.w	r3, r3, #32
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b23      	ldr	r3, [pc, #140]	; (800020c <MX_GPIO_Init+0xb0>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0320 	and.w	r3, r3, #32
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000188:	4b20      	ldr	r3, [pc, #128]	; (800020c <MX_GPIO_Init+0xb0>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a1f      	ldr	r2, [pc, #124]	; (800020c <MX_GPIO_Init+0xb0>)
 800018e:	f043 0304 	orr.w	r3, r3, #4
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b1d      	ldr	r3, [pc, #116]	; (800020c <MX_GPIO_Init+0xb0>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0304 	and.w	r3, r3, #4
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a0:	4b1a      	ldr	r3, [pc, #104]	; (800020c <MX_GPIO_Init+0xb0>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a19      	ldr	r2, [pc, #100]	; (800020c <MX_GPIO_Init+0xb0>)
 80001a6:	f043 0308 	orr.w	r3, r3, #8
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b17      	ldr	r3, [pc, #92]	; (800020c <MX_GPIO_Init+0xb0>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0308 	and.w	r3, r3, #8
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 80001b8:	2200      	movs	r2, #0
 80001ba:	21ff      	movs	r1, #255	; 0xff
 80001bc:	4814      	ldr	r0, [pc, #80]	; (8000210 <MX_GPIO_Init+0xb4>)
 80001be:	f000 fe4d 	bl	8000e5c <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS_Pin|E_Pin, GPIO_PIN_RESET);
 80001c2:	2200      	movs	r2, #0
 80001c4:	2103      	movs	r1, #3
 80001c6:	4813      	ldr	r0, [pc, #76]	; (8000214 <MX_GPIO_Init+0xb8>)
 80001c8:	f000 fe48 	bl	8000e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 80001cc:	23ff      	movs	r3, #255	; 0xff
 80001ce:	613b      	str	r3, [r7, #16]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001d0:	2301      	movs	r3, #1
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d8:	2302      	movs	r3, #2
 80001da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001dc:	f107 0310 	add.w	r3, r7, #16
 80001e0:	4619      	mov	r1, r3
 80001e2:	480b      	ldr	r0, [pc, #44]	; (8000210 <MX_GPIO_Init+0xb4>)
 80001e4:	f000 fce0 	bl	8000ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80001e8:	2303      	movs	r3, #3
 80001ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ec:	2301      	movs	r3, #1
 80001ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f0:	2300      	movs	r3, #0
 80001f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f4:	2302      	movs	r3, #2
 80001f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001f8:	f107 0310 	add.w	r3, r7, #16
 80001fc:	4619      	mov	r1, r3
 80001fe:	4805      	ldr	r0, [pc, #20]	; (8000214 <MX_GPIO_Init+0xb8>)
 8000200:	f000 fcd2 	bl	8000ba8 <HAL_GPIO_Init>

}
 8000204:	bf00      	nop
 8000206:	3720      	adds	r7, #32
 8000208:	46bd      	mov	sp, r7
 800020a:	bd80      	pop	{r7, pc}
 800020c:	40021000 	.word	0x40021000
 8000210:	40010800 	.word	0x40010800
 8000214:	40010c00 	.word	0x40010c00

08000218 <DWT_Delay_Init>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800021c:	4b14      	ldr	r3, [pc, #80]	; (8000270 <DWT_Delay_Init+0x58>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	4a13      	ldr	r2, [pc, #76]	; (8000270 <DWT_Delay_Init+0x58>)
 8000222:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000226:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000228:	4b11      	ldr	r3, [pc, #68]	; (8000270 <DWT_Delay_Init+0x58>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	4a10      	ldr	r2, [pc, #64]	; (8000270 <DWT_Delay_Init+0x58>)
 800022e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000232:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8000234:	4b0f      	ldr	r3, [pc, #60]	; (8000274 <DWT_Delay_Init+0x5c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a0e      	ldr	r2, [pc, #56]	; (8000274 <DWT_Delay_Init+0x5c>)
 800023a:	f023 0301 	bic.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000240:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <DWT_Delay_Init+0x5c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a0b      	ldr	r2, [pc, #44]	; (8000274 <DWT_Delay_Init+0x5c>)
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800024c:	4b09      	ldr	r3, [pc, #36]	; (8000274 <DWT_Delay_Init+0x5c>)
 800024e:	2200      	movs	r2, #0
 8000250:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8000252:	bf00      	nop
  __NOP();
 8000254:	bf00      	nop
  __NOP();
 8000256:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <DWT_Delay_Init+0x5c>)
 800025a:	685b      	ldr	r3, [r3, #4]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <DWT_Delay_Init+0x4c>
  {
    return 0;
 8000260:	2300      	movs	r3, #0
 8000262:	e000      	b.n	8000266 <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1;
 8000264:	2301      	movs	r3, #1
  }
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000edf0 	.word	0xe000edf0
 8000274:	e0001000 	.word	0xe0001000

08000278 <DWT_Delay_us>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8000280:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <DWT_Delay_us+0x3c>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000286:	f001 f9cd 	bl	8001624 <HAL_RCC_GetHCLKFreq>
 800028a:	4602      	mov	r2, r0
 800028c:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <DWT_Delay_us+0x40>)
 800028e:	fba3 2302 	umull	r2, r3, r3, r2
 8000292:	0c9b      	lsrs	r3, r3, #18
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	fb02 f303 	mul.w	r3, r2, r3
 800029a:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 800029c:	bf00      	nop
 800029e:	4b05      	ldr	r3, [pc, #20]	; (80002b4 <DWT_Delay_us+0x3c>)
 80002a0:	685a      	ldr	r2, [r3, #4]
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	1ad2      	subs	r2, r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d3f8      	bcc.n	800029e <DWT_Delay_us+0x26>
}
 80002ac:	bf00      	nop
 80002ae:	3710      	adds	r7, #16
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	431bde83 	.word	0x431bde83

080002bc <lcd16x2_enablePulse>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 80002c0:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <lcd16x2_enablePulse+0x34>)
 80002c2:	6818      	ldr	r0, [r3, #0]
 80002c4:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <lcd16x2_enablePulse+0x38>)
 80002c6:	881b      	ldrh	r3, [r3, #0]
 80002c8:	2201      	movs	r2, #1
 80002ca:	4619      	mov	r1, r3
 80002cc:	f000 fdc6 	bl	8000e5c <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 80002d0:	2014      	movs	r0, #20
 80002d2:	f7ff ffd1 	bl	8000278 <DWT_Delay_us>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 80002d6:	4b06      	ldr	r3, [pc, #24]	; (80002f0 <lcd16x2_enablePulse+0x34>)
 80002d8:	6818      	ldr	r0, [r3, #0]
 80002da:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <lcd16x2_enablePulse+0x38>)
 80002dc:	881b      	ldrh	r3, [r3, #0]
 80002de:	2200      	movs	r2, #0
 80002e0:	4619      	mov	r1, r3
 80002e2:	f000 fdbb 	bl	8000e5c <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 80002e6:	203c      	movs	r0, #60	; 0x3c
 80002e8:	f7ff ffc6 	bl	8000278 <DWT_Delay_us>
}
 80002ec:	bf00      	nop
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000090 	.word	0x20000090
 80002f4:	20000096 	.word	0x20000096

080002f8 <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <lcd16x2_rs+0x24>)
 8000304:	6818      	ldr	r0, [r3, #0]
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <lcd16x2_rs+0x28>)
 8000308:	881b      	ldrh	r3, [r3, #0]
 800030a:	79fa      	ldrb	r2, [r7, #7]
 800030c:	4619      	mov	r1, r3
 800030e:	f000 fda5 	bl	8000e5c <HAL_GPIO_WritePin>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	20000090 	.word	0x20000090
 8000320:	20000094 	.word	0x20000094

08000324 <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 800032e:	79fb      	ldrb	r3, [r7, #7]
 8000330:	f003 030f 	and.w	r3, r3, #15
 8000334:	73fb      	strb	r3, [r7, #15]
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	091b      	lsrs	r3, r3, #4
 800033a:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 800033c:	4b5f      	ldr	r3, [pc, #380]	; (80004bc <lcd16x2_write+0x198>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d05a      	beq.n	80003fa <lcd16x2_write+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000344:	4b5e      	ldr	r3, [pc, #376]	; (80004c0 <lcd16x2_write+0x19c>)
 8000346:	6818      	ldr	r0, [r3, #0]
 8000348:	4b5e      	ldr	r3, [pc, #376]	; (80004c4 <lcd16x2_write+0x1a0>)
 800034a:	8819      	ldrh	r1, [r3, #0]
 800034c:	7bfb      	ldrb	r3, [r7, #15]
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	b2db      	uxtb	r3, r3
 8000354:	461a      	mov	r2, r3
 8000356:	f000 fd81 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800035a:	4b59      	ldr	r3, [pc, #356]	; (80004c0 <lcd16x2_write+0x19c>)
 800035c:	6818      	ldr	r0, [r3, #0]
 800035e:	4b5a      	ldr	r3, [pc, #360]	; (80004c8 <lcd16x2_write+0x1a4>)
 8000360:	8819      	ldrh	r1, [r3, #0]
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	f003 0302 	and.w	r3, r3, #2
 8000368:	b2db      	uxtb	r3, r3
 800036a:	461a      	mov	r2, r3
 800036c:	f000 fd76 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000370:	4b53      	ldr	r3, [pc, #332]	; (80004c0 <lcd16x2_write+0x19c>)
 8000372:	6818      	ldr	r0, [r3, #0]
 8000374:	4b55      	ldr	r3, [pc, #340]	; (80004cc <lcd16x2_write+0x1a8>)
 8000376:	8819      	ldrh	r1, [r3, #0]
 8000378:	7bfb      	ldrb	r3, [r7, #15]
 800037a:	f003 0304 	and.w	r3, r3, #4
 800037e:	b2db      	uxtb	r3, r3
 8000380:	461a      	mov	r2, r3
 8000382:	f000 fd6b 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000386:	4b4e      	ldr	r3, [pc, #312]	; (80004c0 <lcd16x2_write+0x19c>)
 8000388:	6818      	ldr	r0, [r3, #0]
 800038a:	4b51      	ldr	r3, [pc, #324]	; (80004d0 <lcd16x2_write+0x1ac>)
 800038c:	8819      	ldrh	r1, [r3, #0]
 800038e:	7bfb      	ldrb	r3, [r7, #15]
 8000390:	f003 0308 	and.w	r3, r3, #8
 8000394:	b2db      	uxtb	r3, r3
 8000396:	461a      	mov	r2, r3
 8000398:	f000 fd60 	bl	8000e5c <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800039c:	4b4d      	ldr	r3, [pc, #308]	; (80004d4 <lcd16x2_write+0x1b0>)
 800039e:	6818      	ldr	r0, [r3, #0]
 80003a0:	4b4d      	ldr	r3, [pc, #308]	; (80004d8 <lcd16x2_write+0x1b4>)
 80003a2:	8819      	ldrh	r1, [r3, #0]
 80003a4:	7bbb      	ldrb	r3, [r7, #14]
 80003a6:	f003 0301 	and.w	r3, r3, #1
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	f000 fd55 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80003b2:	4b48      	ldr	r3, [pc, #288]	; (80004d4 <lcd16x2_write+0x1b0>)
 80003b4:	6818      	ldr	r0, [r3, #0]
 80003b6:	4b49      	ldr	r3, [pc, #292]	; (80004dc <lcd16x2_write+0x1b8>)
 80003b8:	8819      	ldrh	r1, [r3, #0]
 80003ba:	7bbb      	ldrb	r3, [r7, #14]
 80003bc:	f003 0302 	and.w	r3, r3, #2
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	461a      	mov	r2, r3
 80003c4:	f000 fd4a 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80003c8:	4b42      	ldr	r3, [pc, #264]	; (80004d4 <lcd16x2_write+0x1b0>)
 80003ca:	6818      	ldr	r0, [r3, #0]
 80003cc:	4b44      	ldr	r3, [pc, #272]	; (80004e0 <lcd16x2_write+0x1bc>)
 80003ce:	8819      	ldrh	r1, [r3, #0]
 80003d0:	7bbb      	ldrb	r3, [r7, #14]
 80003d2:	f003 0304 	and.w	r3, r3, #4
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	461a      	mov	r2, r3
 80003da:	f000 fd3f 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80003de:	4b3d      	ldr	r3, [pc, #244]	; (80004d4 <lcd16x2_write+0x1b0>)
 80003e0:	6818      	ldr	r0, [r3, #0]
 80003e2:	4b40      	ldr	r3, [pc, #256]	; (80004e4 <lcd16x2_write+0x1c0>)
 80003e4:	8819      	ldrh	r1, [r3, #0]
 80003e6:	7bbb      	ldrb	r3, [r7, #14]
 80003e8:	f003 0308 	and.w	r3, r3, #8
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	461a      	mov	r2, r3
 80003f0:	f000 fd34 	bl	8000e5c <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80003f4:	f7ff ff62 	bl	80002bc <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 80003f8:	e05b      	b.n	80004b2 <lcd16x2_write+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80003fa:	4b36      	ldr	r3, [pc, #216]	; (80004d4 <lcd16x2_write+0x1b0>)
 80003fc:	6818      	ldr	r0, [r3, #0]
 80003fe:	4b36      	ldr	r3, [pc, #216]	; (80004d8 <lcd16x2_write+0x1b4>)
 8000400:	8819      	ldrh	r1, [r3, #0]
 8000402:	7bbb      	ldrb	r3, [r7, #14]
 8000404:	f003 0301 	and.w	r3, r3, #1
 8000408:	b2db      	uxtb	r3, r3
 800040a:	461a      	mov	r2, r3
 800040c:	f000 fd26 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000410:	4b30      	ldr	r3, [pc, #192]	; (80004d4 <lcd16x2_write+0x1b0>)
 8000412:	6818      	ldr	r0, [r3, #0]
 8000414:	4b31      	ldr	r3, [pc, #196]	; (80004dc <lcd16x2_write+0x1b8>)
 8000416:	8819      	ldrh	r1, [r3, #0]
 8000418:	7bbb      	ldrb	r3, [r7, #14]
 800041a:	f003 0302 	and.w	r3, r3, #2
 800041e:	b2db      	uxtb	r3, r3
 8000420:	461a      	mov	r2, r3
 8000422:	f000 fd1b 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000426:	4b2b      	ldr	r3, [pc, #172]	; (80004d4 <lcd16x2_write+0x1b0>)
 8000428:	6818      	ldr	r0, [r3, #0]
 800042a:	4b2d      	ldr	r3, [pc, #180]	; (80004e0 <lcd16x2_write+0x1bc>)
 800042c:	8819      	ldrh	r1, [r3, #0]
 800042e:	7bbb      	ldrb	r3, [r7, #14]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	b2db      	uxtb	r3, r3
 8000436:	461a      	mov	r2, r3
 8000438:	f000 fd10 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 800043c:	4b25      	ldr	r3, [pc, #148]	; (80004d4 <lcd16x2_write+0x1b0>)
 800043e:	6818      	ldr	r0, [r3, #0]
 8000440:	4b28      	ldr	r3, [pc, #160]	; (80004e4 <lcd16x2_write+0x1c0>)
 8000442:	8819      	ldrh	r1, [r3, #0]
 8000444:	7bbb      	ldrb	r3, [r7, #14]
 8000446:	f003 0308 	and.w	r3, r3, #8
 800044a:	b2db      	uxtb	r3, r3
 800044c:	461a      	mov	r2, r3
 800044e:	f000 fd05 	bl	8000e5c <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8000452:	f7ff ff33 	bl	80002bc <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000456:	4b1f      	ldr	r3, [pc, #124]	; (80004d4 <lcd16x2_write+0x1b0>)
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	4b1f      	ldr	r3, [pc, #124]	; (80004d8 <lcd16x2_write+0x1b4>)
 800045c:	8819      	ldrh	r1, [r3, #0]
 800045e:	7bfb      	ldrb	r3, [r7, #15]
 8000460:	f003 0301 	and.w	r3, r3, #1
 8000464:	b2db      	uxtb	r3, r3
 8000466:	461a      	mov	r2, r3
 8000468:	f000 fcf8 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800046c:	4b19      	ldr	r3, [pc, #100]	; (80004d4 <lcd16x2_write+0x1b0>)
 800046e:	6818      	ldr	r0, [r3, #0]
 8000470:	4b1a      	ldr	r3, [pc, #104]	; (80004dc <lcd16x2_write+0x1b8>)
 8000472:	8819      	ldrh	r1, [r3, #0]
 8000474:	7bfb      	ldrb	r3, [r7, #15]
 8000476:	f003 0302 	and.w	r3, r3, #2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	461a      	mov	r2, r3
 800047e:	f000 fced 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000482:	4b14      	ldr	r3, [pc, #80]	; (80004d4 <lcd16x2_write+0x1b0>)
 8000484:	6818      	ldr	r0, [r3, #0]
 8000486:	4b16      	ldr	r3, [pc, #88]	; (80004e0 <lcd16x2_write+0x1bc>)
 8000488:	8819      	ldrh	r1, [r3, #0]
 800048a:	7bfb      	ldrb	r3, [r7, #15]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	b2db      	uxtb	r3, r3
 8000492:	461a      	mov	r2, r3
 8000494:	f000 fce2 	bl	8000e5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000498:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <lcd16x2_write+0x1b0>)
 800049a:	6818      	ldr	r0, [r3, #0]
 800049c:	4b11      	ldr	r3, [pc, #68]	; (80004e4 <lcd16x2_write+0x1c0>)
 800049e:	8819      	ldrh	r1, [r3, #0]
 80004a0:	7bfb      	ldrb	r3, [r7, #15]
 80004a2:	f003 0308 	and.w	r3, r3, #8
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	461a      	mov	r2, r3
 80004aa:	f000 fcd7 	bl	8000e5c <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80004ae:	f7ff ff05 	bl	80002bc <lcd16x2_enablePulse>
}
 80004b2:	bf00      	nop
 80004b4:	3710      	adds	r7, #16
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000000 	.word	0x20000000
 80004c0:	20000098 	.word	0x20000098
 80004c4:	2000009c 	.word	0x2000009c
 80004c8:	2000009e 	.word	0x2000009e
 80004cc:	200000a0 	.word	0x200000a0
 80004d0:	200000a2 	.word	0x200000a2
 80004d4:	200000a4 	.word	0x200000a4
 80004d8:	200000a8 	.word	0x200000a8
 80004dc:	200000aa 	.word	0x200000aa
 80004e0:	200000ac 	.word	0x200000ac
 80004e4:	200000ae 	.word	0x200000ae

080004e8 <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80004f2:	2000      	movs	r0, #0
 80004f4:	f7ff ff00 	bl	80002f8 <lcd16x2_rs>
  lcd16x2_write(cmd);
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff ff12 	bl	8000324 <lcd16x2_write>
}
 8000500:	bf00      	nop
 8000502:	3708      	adds	r7, #8
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}

08000508 <lcd16x2_writeData>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 8000512:	2001      	movs	r0, #1
 8000514:	f7ff fef0 	bl	80002f8 <lcd16x2_rs>
  lcd16x2_write(data);
 8000518:	79fb      	ldrb	r3, [r7, #7]
 800051a:	4618      	mov	r0, r3
 800051c:	f7ff ff02 	bl	8000324 <lcd16x2_write>
}
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}

08000528 <lcd16x2_init_8bits>:
 */
void lcd16x2_init_8bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_0_3, uint16_t d0_pin, uint16_t d1_pin, uint16_t d2_pin, uint16_t d3_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	607b      	str	r3, [r7, #4]
 8000532:	460b      	mov	r3, r1
 8000534:	817b      	strh	r3, [r7, #10]
 8000536:	4613      	mov	r3, r2
 8000538:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 800053a:	f7ff fe6d 	bl	8000218 <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 800053e:	4a29      	ldr	r2, [pc, #164]	; (80005e4 <lcd16x2_init_8bits+0xbc>)
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8000544:	4a28      	ldr	r2, [pc, #160]	; (80005e8 <lcd16x2_init_8bits+0xc0>)
 8000546:	897b      	ldrh	r3, [r7, #10]
 8000548:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 800054a:	4a28      	ldr	r2, [pc, #160]	; (80005ec <lcd16x2_init_8bits+0xc4>)
 800054c:	893b      	ldrh	r3, [r7, #8]
 800054e:	8013      	strh	r3, [r2, #0]
  PORT_LSB = port_0_3;
 8000550:	4a27      	ldr	r2, [pc, #156]	; (80005f0 <lcd16x2_init_8bits+0xc8>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	6013      	str	r3, [r2, #0]
  D0_PIN = d0_pin;
 8000556:	4a27      	ldr	r2, [pc, #156]	; (80005f4 <lcd16x2_init_8bits+0xcc>)
 8000558:	8b3b      	ldrh	r3, [r7, #24]
 800055a:	8013      	strh	r3, [r2, #0]
  D1_PIN = d1_pin;
 800055c:	4a26      	ldr	r2, [pc, #152]	; (80005f8 <lcd16x2_init_8bits+0xd0>)
 800055e:	8bbb      	ldrh	r3, [r7, #28]
 8000560:	8013      	strh	r3, [r2, #0]
  D2_PIN = d2_pin;
 8000562:	4a26      	ldr	r2, [pc, #152]	; (80005fc <lcd16x2_init_8bits+0xd4>)
 8000564:	8c3b      	ldrh	r3, [r7, #32]
 8000566:	8013      	strh	r3, [r2, #0]
  D3_PIN = d3_pin;
 8000568:	4a25      	ldr	r2, [pc, #148]	; (8000600 <lcd16x2_init_8bits+0xd8>)
 800056a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800056c:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 800056e:	4a25      	ldr	r2, [pc, #148]	; (8000604 <lcd16x2_init_8bits+0xdc>)
 8000570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000572:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 8000574:	4a24      	ldr	r2, [pc, #144]	; (8000608 <lcd16x2_init_8bits+0xe0>)
 8000576:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000578:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 800057a:	4a24      	ldr	r2, [pc, #144]	; (800060c <lcd16x2_init_8bits+0xe4>)
 800057c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800057e:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8000580:	4a23      	ldr	r2, [pc, #140]	; (8000610 <lcd16x2_init_8bits+0xe8>)
 8000582:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000584:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 8000586:	4a23      	ldr	r2, [pc, #140]	; (8000614 <lcd16x2_init_8bits+0xec>)
 8000588:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800058a:	8013      	strh	r3, [r2, #0]
  is8BitsMode = true;
 800058c:	4b22      	ldr	r3, [pc, #136]	; (8000618 <lcd16x2_init_8bits+0xf0>)
 800058e:	2201      	movs	r2, #1
 8000590:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x38;
 8000592:	4b22      	ldr	r3, [pc, #136]	; (800061c <lcd16x2_init_8bits+0xf4>)
 8000594:	2238      	movs	r2, #56	; 0x38
 8000596:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 8000598:	2014      	movs	r0, #20
 800059a:	f000 f9ff 	bl	800099c <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_writeCommand(0x30);
 800059e:	2030      	movs	r0, #48	; 0x30
 80005a0:	f7ff ffa2 	bl	80004e8 <lcd16x2_writeCommand>
  LCD_MS_DELAY(5);
 80005a4:	2005      	movs	r0, #5
 80005a6:	f000 f9f9 	bl	800099c <HAL_Delay>
  lcd16x2_writeCommand(0x30);
 80005aa:	2030      	movs	r0, #48	; 0x30
 80005ac:	f7ff ff9c 	bl	80004e8 <lcd16x2_writeCommand>
  LCD_MS_DELAY(1);
 80005b0:	2001      	movs	r0, #1
 80005b2:	f000 f9f3 	bl	800099c <HAL_Delay>
  lcd16x2_writeCommand(0x30);
 80005b6:	2030      	movs	r0, #48	; 0x30
 80005b8:	f7ff ff96 	bl	80004e8 <lcd16x2_writeCommand>
  LCD_MS_DELAY(1);
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 f9ed 	bl	800099c <HAL_Delay>
  //3. Function set; Enable 2 lines, Data length to 8 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N | LCD_FUNCTION_DL);
 80005c2:	2038      	movs	r0, #56	; 0x38
 80005c4:	f7ff ff90 	bl	80004e8 <lcd16x2_writeCommand>
  //4. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80005c8:	200f      	movs	r0, #15
 80005ca:	f7ff ff8d 	bl	80004e8 <lcd16x2_writeCommand>
  //5. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80005ce:	2001      	movs	r0, #1
 80005d0:	f7ff ff8a 	bl	80004e8 <lcd16x2_writeCommand>
  LCD_MS_DELAY(2);
 80005d4:	2002      	movs	r0, #2
 80005d6:	f000 f9e1 	bl	800099c <HAL_Delay>
}
 80005da:	bf00      	nop
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000090 	.word	0x20000090
 80005e8:	20000094 	.word	0x20000094
 80005ec:	20000096 	.word	0x20000096
 80005f0:	20000098 	.word	0x20000098
 80005f4:	2000009c 	.word	0x2000009c
 80005f8:	2000009e 	.word	0x2000009e
 80005fc:	200000a0 	.word	0x200000a0
 8000600:	200000a2 	.word	0x200000a2
 8000604:	200000a4 	.word	0x200000a4
 8000608:	200000a8 	.word	0x200000a8
 800060c:	200000aa 	.word	0x200000aa
 8000610:	200000ac 	.word	0x200000ac
 8000614:	200000ae 	.word	0x200000ae
 8000618:	20000000 	.word	0x20000000
 800061c:	20000001 	.word	0x20000001

08000620 <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 8000620:	b40f      	push	{r0, r1, r2, r3}
 8000622:	b590      	push	{r4, r7, lr}
 8000624:	b089      	sub	sp, #36	; 0x24
 8000626:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8000628:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800062c:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 800062e:	f107 0308 	add.w	r3, r7, #8
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000636:	4618      	mov	r0, r3
 8000638:	f001 f864 	bl	8001704 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 800063c:	2300      	movs	r3, #0
 800063e:	77fb      	strb	r3, [r7, #31]
 8000640:	e00b      	b.n	800065a <lcd16x2_printf+0x3a>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 8000642:	7ffb      	ldrb	r3, [r7, #31]
 8000644:	f107 0220 	add.w	r2, r7, #32
 8000648:	4413      	add	r3, r2
 800064a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff5a 	bl	8000508 <lcd16x2_writeData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8000654:	7ffb      	ldrb	r3, [r7, #31]
 8000656:	3301      	adds	r3, #1
 8000658:	77fb      	strb	r3, [r7, #31]
 800065a:	7ffc      	ldrb	r4, [r7, #31]
 800065c:	f107 0308 	add.w	r3, r7, #8
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fd73 	bl	800014c <strlen>
 8000666:	4603      	mov	r3, r0
 8000668:	429c      	cmp	r4, r3
 800066a:	d202      	bcs.n	8000672 <lcd16x2_printf+0x52>
 800066c:	7ffb      	ldrb	r3, [r7, #31]
 800066e:	2b0f      	cmp	r3, #15
 8000670:	d9e7      	bls.n	8000642 <lcd16x2_printf+0x22>
  }
}
 8000672:	bf00      	nop
 8000674:	3724      	adds	r7, #36	; 0x24
 8000676:	46bd      	mov	sp, r7
 8000678:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af0a      	add	r7, sp, #40	; 0x28
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000686:	f000 f927 	bl	80008d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800068a:	f000 f825 	bl	80006d8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800068e:	f7ff fd65 	bl	800015c <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */
	lcd16x2_init_8bits( GPIOB, RS_Pin, E_Pin,
 8000692:	2380      	movs	r3, #128	; 0x80
 8000694:	9308      	str	r3, [sp, #32]
 8000696:	2340      	movs	r3, #64	; 0x40
 8000698:	9307      	str	r3, [sp, #28]
 800069a:	2320      	movs	r3, #32
 800069c:	9306      	str	r3, [sp, #24]
 800069e:	2310      	movs	r3, #16
 80006a0:	9305      	str	r3, [sp, #20]
 80006a2:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <main+0x4c>)
 80006a4:	9304      	str	r3, [sp, #16]
 80006a6:	2308      	movs	r3, #8
 80006a8:	9303      	str	r3, [sp, #12]
 80006aa:	2304      	movs	r3, #4
 80006ac:	9302      	str	r3, [sp, #8]
 80006ae:	2302      	movs	r3, #2
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	2301      	movs	r3, #1
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <main+0x4c>)
 80006b8:	2202      	movs	r2, #2
 80006ba:	2101      	movs	r1, #1
 80006bc:	4804      	ldr	r0, [pc, #16]	; (80006d0 <main+0x50>)
 80006be:	f7ff ff33 	bl	8000528 <lcd16x2_init_8bits>
						GPIOA, D0_Pin, D1_Pin, D2_Pin, D3_Pin,
						GPIOA, D4_Pin, D5_Pin, D6_Pin, D7_Pin);

	lcd16x2_printf("Hello world");
 80006c2:	4804      	ldr	r0, [pc, #16]	; (80006d4 <main+0x54>)
 80006c4:	f7ff ffac 	bl	8000620 <lcd16x2_printf>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80006c8:	e7fe      	b.n	80006c8 <main+0x48>
 80006ca:	bf00      	nop
 80006cc:	40010800 	.word	0x40010800
 80006d0:	40010c00 	.word	0x40010c00
 80006d4:	08001f14 	.word	0x08001f14

080006d8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b090      	sub	sp, #64	; 0x40
 80006dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0318 	add.w	r3, r7, #24
 80006e2:	2228      	movs	r2, #40	; 0x28
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 ffee 	bl	80016c8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fa:	2301      	movs	r3, #1
 80006fc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000702:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000708:	2301      	movs	r3, #1
 800070a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070c:	2302      	movs	r3, #2
 800070e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000714:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000716:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800071a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0318 	add.w	r3, r7, #24
 8000720:	4618      	mov	r0, r3
 8000722:	f000 fbb3 	bl	8000e8c <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x58>
	{
		Error_Handler();
 800072c:	f000 f819 	bl	8000762 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000740:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2102      	movs	r1, #2
 800074a:	4618      	mov	r0, r3
 800074c:	f000 fe1e 	bl	800138c <HAL_RCC_ClockConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x82>
	{
		Error_Handler();
 8000756:	f000 f804 	bl	8000762 <Error_Handler>
	}
}
 800075a:	bf00      	nop
 800075c:	3740      	adds	r7, #64	; 0x40
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr
	...

08000770 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000776:	4b15      	ldr	r3, [pc, #84]	; (80007cc <HAL_MspInit+0x5c>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	4a14      	ldr	r2, [pc, #80]	; (80007cc <HAL_MspInit+0x5c>)
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	6193      	str	r3, [r2, #24]
 8000782:	4b12      	ldr	r3, [pc, #72]	; (80007cc <HAL_MspInit+0x5c>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <HAL_MspInit+0x5c>)
 8000790:	69db      	ldr	r3, [r3, #28]
 8000792:	4a0e      	ldr	r2, [pc, #56]	; (80007cc <HAL_MspInit+0x5c>)
 8000794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000798:	61d3      	str	r3, [r2, #28]
 800079a:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <HAL_MspInit+0x5c>)
 800079c:	69db      	ldr	r3, [r3, #28]
 800079e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <HAL_MspInit+0x60>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	4a04      	ldr	r2, [pc, #16]	; (80007d0 <HAL_MspInit+0x60>)
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	40021000 	.word	0x40021000
 80007d0:	40010000 	.word	0x40010000

080007d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <HardFault_Handler+0x4>

080007e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <MemManage_Handler+0x4>

080007ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <BusFault_Handler+0x4>

080007f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <UsageFault_Handler+0x4>

080007f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	bc80      	pop	{r7}
 800081a:	4770      	bx	lr

0800081c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000820:	f000 f8a0 	bl	8000964 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}

08000828 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000830:	4b11      	ldr	r3, [pc, #68]	; (8000878 <_sbrk+0x50>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d102      	bne.n	800083e <_sbrk+0x16>
		heap_end = &end;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <_sbrk+0x50>)
 800083a:	4a10      	ldr	r2, [pc, #64]	; (800087c <_sbrk+0x54>)
 800083c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <_sbrk+0x50>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <_sbrk+0x50>)
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	466a      	mov	r2, sp
 800084e:	4293      	cmp	r3, r2
 8000850:	d907      	bls.n	8000862 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000852:	f000 ff0f 	bl	8001674 <__errno>
 8000856:	4602      	mov	r2, r0
 8000858:	230c      	movs	r3, #12
 800085a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800085c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000860:	e006      	b.n	8000870 <_sbrk+0x48>
	}

	heap_end += incr;
 8000862:	4b05      	ldr	r3, [pc, #20]	; (8000878 <_sbrk+0x50>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	4a03      	ldr	r2, [pc, #12]	; (8000878 <_sbrk+0x50>)
 800086c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800086e:	68fb      	ldr	r3, [r7, #12]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200000b0 	.word	0x200000b0
 800087c:	200000c8 	.word	0x200000c8

08000880 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800088c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800088e:	e003      	b.n	8000898 <LoopCopyDataInit>

08000890 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000890:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000892:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000894:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000896:	3104      	adds	r1, #4

08000898 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000898:	480a      	ldr	r0, [pc, #40]	; (80008c4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800089a:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800089c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800089e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008a0:	d3f6      	bcc.n	8000890 <CopyDataInit>
  ldr r2, =_sbss
 80008a2:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80008a4:	e002      	b.n	80008ac <LoopFillZerobss>

080008a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80008a8:	f842 3b04 	str.w	r3, [r2], #4

080008ac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80008ac:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80008ae:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008b0:	d3f9      	bcc.n	80008a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008b2:	f7ff ffe5 	bl	8000880 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008b6:	f000 fee3 	bl	8001680 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ba:	f7ff fee1 	bl	8000680 <main>
  bx lr
 80008be:	4770      	bx	lr
  ldr r3, =_sidata
 80008c0:	08001f80 	.word	0x08001f80
  ldr r0, =_sdata
 80008c4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80008c8:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80008cc:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80008d0:	200000c4 	.word	0x200000c4

080008d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008d4:	e7fe      	b.n	80008d4 <ADC1_2_IRQHandler>
	...

080008d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_Init+0x28>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a07      	ldr	r2, [pc, #28]	; (8000900 <HAL_Init+0x28>)
 80008e2:	f043 0310 	orr.w	r3, r3, #16
 80008e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e8:	2003      	movs	r0, #3
 80008ea:	f000 f929 	bl	8000b40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ee:	2000      	movs	r0, #0
 80008f0:	f000 f808 	bl	8000904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008f4:	f7ff ff3c 	bl	8000770 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40022000 	.word	0x40022000

08000904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <HAL_InitTick+0x54>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b12      	ldr	r3, [pc, #72]	; (800095c <HAL_InitTick+0x58>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4619      	mov	r1, r3
 8000916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800091a:	fbb3 f3f1 	udiv	r3, r3, r1
 800091e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000922:	4618      	mov	r0, r3
 8000924:	f000 f933 	bl	8000b8e <HAL_SYSTICK_Config>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800092e:	2301      	movs	r3, #1
 8000930:	e00e      	b.n	8000950 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b0f      	cmp	r3, #15
 8000936:	d80a      	bhi.n	800094e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000938:	2200      	movs	r2, #0
 800093a:	6879      	ldr	r1, [r7, #4]
 800093c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 f909 	bl	8000b56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000944:	4a06      	ldr	r2, [pc, #24]	; (8000960 <HAL_InitTick+0x5c>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800094a:	2300      	movs	r3, #0
 800094c:	e000      	b.n	8000950 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800094e:	2301      	movs	r3, #1
}
 8000950:	4618      	mov	r0, r3
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000004 	.word	0x20000004
 800095c:	2000000c 	.word	0x2000000c
 8000960:	20000008 	.word	0x20000008

08000964 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <HAL_IncTick+0x1c>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	461a      	mov	r2, r3
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <HAL_IncTick+0x20>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4413      	add	r3, r2
 8000974:	4a03      	ldr	r2, [pc, #12]	; (8000984 <HAL_IncTick+0x20>)
 8000976:	6013      	str	r3, [r2, #0]
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr
 8000980:	2000000c 	.word	0x2000000c
 8000984:	200000bc 	.word	0x200000bc

08000988 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return uwTick;
 800098c:	4b02      	ldr	r3, [pc, #8]	; (8000998 <HAL_GetTick+0x10>)
 800098e:	681b      	ldr	r3, [r3, #0]
}
 8000990:	4618      	mov	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	200000bc 	.word	0x200000bc

0800099c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009a4:	f7ff fff0 	bl	8000988 <HAL_GetTick>
 80009a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009b4:	d005      	beq.n	80009c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009b6:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_Delay+0x40>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	461a      	mov	r2, r3
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	4413      	add	r3, r2
 80009c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009c2:	bf00      	nop
 80009c4:	f7ff ffe0 	bl	8000988 <HAL_GetTick>
 80009c8:	4602      	mov	r2, r0
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d8f7      	bhi.n	80009c4 <HAL_Delay+0x28>
  {
  }
}
 80009d4:	bf00      	nop
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	2000000c 	.word	0x2000000c

080009e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <__NVIC_SetPriorityGrouping+0x44>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009fc:	4013      	ands	r3, r2
 80009fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a12:	4a04      	ldr	r2, [pc, #16]	; (8000a24 <__NVIC_SetPriorityGrouping+0x44>)
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	60d3      	str	r3, [r2, #12]
}
 8000a18:	bf00      	nop
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	e000ed00 	.word	0xe000ed00

08000a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a2c:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <__NVIC_GetPriorityGrouping+0x18>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	0a1b      	lsrs	r3, r3, #8
 8000a32:	f003 0307 	and.w	r3, r3, #7
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	6039      	str	r1, [r7, #0]
 8000a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	db0a      	blt.n	8000a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	490c      	ldr	r1, [pc, #48]	; (8000a90 <__NVIC_SetPriority+0x4c>)
 8000a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a62:	0112      	lsls	r2, r2, #4
 8000a64:	b2d2      	uxtb	r2, r2
 8000a66:	440b      	add	r3, r1
 8000a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a6c:	e00a      	b.n	8000a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4908      	ldr	r1, [pc, #32]	; (8000a94 <__NVIC_SetPriority+0x50>)
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	f003 030f 	and.w	r3, r3, #15
 8000a7a:	3b04      	subs	r3, #4
 8000a7c:	0112      	lsls	r2, r2, #4
 8000a7e:	b2d2      	uxtb	r2, r2
 8000a80:	440b      	add	r3, r1
 8000a82:	761a      	strb	r2, [r3, #24]
}
 8000a84:	bf00      	nop
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bc80      	pop	{r7}
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000e100 	.word	0xe000e100
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b089      	sub	sp, #36	; 0x24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aac:	69fb      	ldr	r3, [r7, #28]
 8000aae:	f1c3 0307 	rsb	r3, r3, #7
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	bf28      	it	cs
 8000ab6:	2304      	movcs	r3, #4
 8000ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3304      	adds	r3, #4
 8000abe:	2b06      	cmp	r3, #6
 8000ac0:	d902      	bls.n	8000ac8 <NVIC_EncodePriority+0x30>
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	3b03      	subs	r3, #3
 8000ac6:	e000      	b.n	8000aca <NVIC_EncodePriority+0x32>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	43da      	mvns	r2, r3
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	401a      	ands	r2, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ae0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	43d9      	mvns	r1, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	4313      	orrs	r3, r2
         );
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3724      	adds	r7, #36	; 0x24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b0c:	d301      	bcc.n	8000b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e00f      	b.n	8000b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <SysTick_Config+0x40>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b20:	f7ff ff90 	bl	8000a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <SysTick_Config+0x40>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2a:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <SysTick_Config+0x40>)
 8000b2c:	2207      	movs	r2, #7
 8000b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	e000e010 	.word	0xe000e010

08000b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff ff49 	bl	80009e0 <__NVIC_SetPriorityGrouping>
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b086      	sub	sp, #24
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	60b9      	str	r1, [r7, #8]
 8000b60:	607a      	str	r2, [r7, #4]
 8000b62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b68:	f7ff ff5e 	bl	8000a28 <__NVIC_GetPriorityGrouping>
 8000b6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	6978      	ldr	r0, [r7, #20]
 8000b74:	f7ff ff90 	bl	8000a98 <NVIC_EncodePriority>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7e:	4611      	mov	r1, r2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff5f 	bl	8000a44 <__NVIC_SetPriority>
}
 8000b86:	bf00      	nop
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffb0 	bl	8000afc <SysTick_Config>
 8000b9c:	4603      	mov	r3, r0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b08b      	sub	sp, #44	; 0x2c
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bba:	e127      	b.n	8000e0c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	69fa      	ldr	r2, [r7, #28]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bd0:	69ba      	ldr	r2, [r7, #24]
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	f040 8116 	bne.w	8000e06 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	2b12      	cmp	r3, #18
 8000be0:	d034      	beq.n	8000c4c <HAL_GPIO_Init+0xa4>
 8000be2:	2b12      	cmp	r3, #18
 8000be4:	d80d      	bhi.n	8000c02 <HAL_GPIO_Init+0x5a>
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d02b      	beq.n	8000c42 <HAL_GPIO_Init+0x9a>
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d804      	bhi.n	8000bf8 <HAL_GPIO_Init+0x50>
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d031      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d01c      	beq.n	8000c30 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bf6:	e048      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000bf8:	2b03      	cmp	r3, #3
 8000bfa:	d043      	beq.n	8000c84 <HAL_GPIO_Init+0xdc>
 8000bfc:	2b11      	cmp	r3, #17
 8000bfe:	d01b      	beq.n	8000c38 <HAL_GPIO_Init+0x90>
          break;
 8000c00:	e043      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c02:	4a89      	ldr	r2, [pc, #548]	; (8000e28 <HAL_GPIO_Init+0x280>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d026      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
 8000c08:	4a87      	ldr	r2, [pc, #540]	; (8000e28 <HAL_GPIO_Init+0x280>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d806      	bhi.n	8000c1c <HAL_GPIO_Init+0x74>
 8000c0e:	4a87      	ldr	r2, [pc, #540]	; (8000e2c <HAL_GPIO_Init+0x284>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d020      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
 8000c14:	4a86      	ldr	r2, [pc, #536]	; (8000e30 <HAL_GPIO_Init+0x288>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d01d      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
          break;
 8000c1a:	e036      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c1c:	4a85      	ldr	r2, [pc, #532]	; (8000e34 <HAL_GPIO_Init+0x28c>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d019      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
 8000c22:	4a85      	ldr	r2, [pc, #532]	; (8000e38 <HAL_GPIO_Init+0x290>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d016      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
 8000c28:	4a84      	ldr	r2, [pc, #528]	; (8000e3c <HAL_GPIO_Init+0x294>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d013      	beq.n	8000c56 <HAL_GPIO_Init+0xae>
          break;
 8000c2e:	e02c      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	623b      	str	r3, [r7, #32]
          break;
 8000c36:	e028      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	623b      	str	r3, [r7, #32]
          break;
 8000c40:	e023      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	68db      	ldr	r3, [r3, #12]
 8000c46:	3308      	adds	r3, #8
 8000c48:	623b      	str	r3, [r7, #32]
          break;
 8000c4a:	e01e      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	330c      	adds	r3, #12
 8000c52:	623b      	str	r3, [r7, #32]
          break;
 8000c54:	e019      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d102      	bne.n	8000c64 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c5e:	2304      	movs	r3, #4
 8000c60:	623b      	str	r3, [r7, #32]
          break;
 8000c62:	e012      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d105      	bne.n	8000c78 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	69fa      	ldr	r2, [r7, #28]
 8000c74:	611a      	str	r2, [r3, #16]
          break;
 8000c76:	e008      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c78:	2308      	movs	r3, #8
 8000c7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	69fa      	ldr	r2, [r7, #28]
 8000c80:	615a      	str	r2, [r3, #20]
          break;
 8000c82:	e002      	b.n	8000c8a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
          break;
 8000c88:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	2bff      	cmp	r3, #255	; 0xff
 8000c8e:	d801      	bhi.n	8000c94 <HAL_GPIO_Init+0xec>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	e001      	b.n	8000c98 <HAL_GPIO_Init+0xf0>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3304      	adds	r3, #4
 8000c98:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	2bff      	cmp	r3, #255	; 0xff
 8000c9e:	d802      	bhi.n	8000ca6 <HAL_GPIO_Init+0xfe>
 8000ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	e002      	b.n	8000cac <HAL_GPIO_Init+0x104>
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca8:	3b08      	subs	r3, #8
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	210f      	movs	r1, #15
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	401a      	ands	r2, r3
 8000cbe:	6a39      	ldr	r1, [r7, #32]
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	431a      	orrs	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f000 8096 	beq.w	8000e06 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cda:	4b59      	ldr	r3, [pc, #356]	; (8000e40 <HAL_GPIO_Init+0x298>)
 8000cdc:	699b      	ldr	r3, [r3, #24]
 8000cde:	4a58      	ldr	r2, [pc, #352]	; (8000e40 <HAL_GPIO_Init+0x298>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6193      	str	r3, [r2, #24]
 8000ce6:	4b56      	ldr	r3, [pc, #344]	; (8000e40 <HAL_GPIO_Init+0x298>)
 8000ce8:	699b      	ldr	r3, [r3, #24]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cf2:	4a54      	ldr	r2, [pc, #336]	; (8000e44 <HAL_GPIO_Init+0x29c>)
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf6:	089b      	lsrs	r3, r3, #2
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfe:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	f003 0303 	and.w	r3, r3, #3
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	220f      	movs	r2, #15
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	4013      	ands	r3, r2
 8000d14:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a4b      	ldr	r2, [pc, #300]	; (8000e48 <HAL_GPIO_Init+0x2a0>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d013      	beq.n	8000d46 <HAL_GPIO_Init+0x19e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a4a      	ldr	r2, [pc, #296]	; (8000e4c <HAL_GPIO_Init+0x2a4>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d00d      	beq.n	8000d42 <HAL_GPIO_Init+0x19a>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a49      	ldr	r2, [pc, #292]	; (8000e50 <HAL_GPIO_Init+0x2a8>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d007      	beq.n	8000d3e <HAL_GPIO_Init+0x196>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a48      	ldr	r2, [pc, #288]	; (8000e54 <HAL_GPIO_Init+0x2ac>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d101      	bne.n	8000d3a <HAL_GPIO_Init+0x192>
 8000d36:	2303      	movs	r3, #3
 8000d38:	e006      	b.n	8000d48 <HAL_GPIO_Init+0x1a0>
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	e004      	b.n	8000d48 <HAL_GPIO_Init+0x1a0>
 8000d3e:	2302      	movs	r3, #2
 8000d40:	e002      	b.n	8000d48 <HAL_GPIO_Init+0x1a0>
 8000d42:	2301      	movs	r3, #1
 8000d44:	e000      	b.n	8000d48 <HAL_GPIO_Init+0x1a0>
 8000d46:	2300      	movs	r3, #0
 8000d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d4a:	f002 0203 	and.w	r2, r2, #3
 8000d4e:	0092      	lsls	r2, r2, #2
 8000d50:	4093      	lsls	r3, r2
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d58:	493a      	ldr	r1, [pc, #232]	; (8000e44 <HAL_GPIO_Init+0x29c>)
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5c:	089b      	lsrs	r3, r3, #2
 8000d5e:	3302      	adds	r3, #2
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d006      	beq.n	8000d80 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d72:	4b39      	ldr	r3, [pc, #228]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	4938      	ldr	r1, [pc, #224]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	600b      	str	r3, [r1, #0]
 8000d7e:	e006      	b.n	8000d8e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d80:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	43db      	mvns	r3, r3
 8000d88:	4933      	ldr	r1, [pc, #204]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d006      	beq.n	8000da8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d9a:	4b2f      	ldr	r3, [pc, #188]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	492e      	ldr	r1, [pc, #184]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	604b      	str	r3, [r1, #4]
 8000da6:	e006      	b.n	8000db6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000da8:	4b2b      	ldr	r3, [pc, #172]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000daa:	685a      	ldr	r2, [r3, #4]
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	43db      	mvns	r3, r3
 8000db0:	4929      	ldr	r1, [pc, #164]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d006      	beq.n	8000dd0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	4924      	ldr	r1, [pc, #144]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	608b      	str	r3, [r1, #8]
 8000dce:	e006      	b.n	8000dde <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dd0:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dd2:	689a      	ldr	r2, [r3, #8]
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	491f      	ldr	r1, [pc, #124]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dda:	4013      	ands	r3, r2
 8000ddc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d006      	beq.n	8000df8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dea:	4b1b      	ldr	r3, [pc, #108]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dec:	68da      	ldr	r2, [r3, #12]
 8000dee:	491a      	ldr	r1, [pc, #104]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	60cb      	str	r3, [r1, #12]
 8000df6:	e006      	b.n	8000e06 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000df8:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	4915      	ldr	r1, [pc, #84]	; (8000e58 <HAL_GPIO_Init+0x2b0>)
 8000e02:	4013      	ands	r3, r2
 8000e04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	3301      	adds	r3, #1
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e12:	fa22 f303 	lsr.w	r3, r2, r3
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f47f aed0 	bne.w	8000bbc <HAL_GPIO_Init+0x14>
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	372c      	adds	r7, #44	; 0x2c
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	10210000 	.word	0x10210000
 8000e2c:	10110000 	.word	0x10110000
 8000e30:	10120000 	.word	0x10120000
 8000e34:	10310000 	.word	0x10310000
 8000e38:	10320000 	.word	0x10320000
 8000e3c:	10220000 	.word	0x10220000
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40010000 	.word	0x40010000
 8000e48:	40010800 	.word	0x40010800
 8000e4c:	40010c00 	.word	0x40010c00
 8000e50:	40011000 	.word	0x40011000
 8000e54:	40011400 	.word	0x40011400
 8000e58:	40010400 	.word	0x40010400

08000e5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	807b      	strh	r3, [r7, #2]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e6c:	787b      	ldrb	r3, [r7, #1]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e72:	887a      	ldrh	r2, [r7, #2]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e78:	e003      	b.n	8000e82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	041a      	lsls	r2, r3, #16
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	611a      	str	r2, [r3, #16]
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e26c      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f000 8087 	beq.w	8000fba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000eac:	4b92      	ldr	r3, [pc, #584]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 030c 	and.w	r3, r3, #12
 8000eb4:	2b04      	cmp	r3, #4
 8000eb6:	d00c      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000eb8:	4b8f      	ldr	r3, [pc, #572]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f003 030c 	and.w	r3, r3, #12
 8000ec0:	2b08      	cmp	r3, #8
 8000ec2:	d112      	bne.n	8000eea <HAL_RCC_OscConfig+0x5e>
 8000ec4:	4b8c      	ldr	r3, [pc, #560]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed0:	d10b      	bne.n	8000eea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed2:	4b89      	ldr	r3, [pc, #548]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d06c      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x12c>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d168      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e246      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ef2:	d106      	bne.n	8000f02 <HAL_RCC_OscConfig+0x76>
 8000ef4:	4b80      	ldr	r3, [pc, #512]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a7f      	ldr	r2, [pc, #508]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	e02e      	b.n	8000f60 <HAL_RCC_OscConfig+0xd4>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d10c      	bne.n	8000f24 <HAL_RCC_OscConfig+0x98>
 8000f0a:	4b7b      	ldr	r3, [pc, #492]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a7a      	ldr	r2, [pc, #488]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f14:	6013      	str	r3, [r2, #0]
 8000f16:	4b78      	ldr	r3, [pc, #480]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a77      	ldr	r2, [pc, #476]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f20:	6013      	str	r3, [r2, #0]
 8000f22:	e01d      	b.n	8000f60 <HAL_RCC_OscConfig+0xd4>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f2c:	d10c      	bne.n	8000f48 <HAL_RCC_OscConfig+0xbc>
 8000f2e:	4b72      	ldr	r3, [pc, #456]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a71      	ldr	r2, [pc, #452]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	4b6f      	ldr	r3, [pc, #444]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a6e      	ldr	r2, [pc, #440]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f44:	6013      	str	r3, [r2, #0]
 8000f46:	e00b      	b.n	8000f60 <HAL_RCC_OscConfig+0xd4>
 8000f48:	4b6b      	ldr	r3, [pc, #428]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a6a      	ldr	r2, [pc, #424]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	4b68      	ldr	r3, [pc, #416]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a67      	ldr	r2, [pc, #412]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d013      	beq.n	8000f90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f68:	f7ff fd0e 	bl	8000988 <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f70:	f7ff fd0a 	bl	8000988 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b64      	cmp	r3, #100	; 0x64
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e1fa      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f82:	4b5d      	ldr	r3, [pc, #372]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d0f0      	beq.n	8000f70 <HAL_RCC_OscConfig+0xe4>
 8000f8e:	e014      	b.n	8000fba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fcfa 	bl	8000988 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f98:	f7ff fcf6 	bl	8000988 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b64      	cmp	r3, #100	; 0x64
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e1e6      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000faa:	4b53      	ldr	r3, [pc, #332]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f0      	bne.n	8000f98 <HAL_RCC_OscConfig+0x10c>
 8000fb6:	e000      	b.n	8000fba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d063      	beq.n	800108e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fc6:	4b4c      	ldr	r3, [pc, #304]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 030c 	and.w	r3, r3, #12
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00b      	beq.n	8000fea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fd2:	4b49      	ldr	r3, [pc, #292]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 030c 	and.w	r3, r3, #12
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d11c      	bne.n	8001018 <HAL_RCC_OscConfig+0x18c>
 8000fde:	4b46      	ldr	r3, [pc, #280]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d116      	bne.n	8001018 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fea:	4b43      	ldr	r3, [pc, #268]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d005      	beq.n	8001002 <HAL_RCC_OscConfig+0x176>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d001      	beq.n	8001002 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e1ba      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001002:	4b3d      	ldr	r3, [pc, #244]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	4939      	ldr	r1, [pc, #228]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8001012:	4313      	orrs	r3, r2
 8001014:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001016:	e03a      	b.n	800108e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d020      	beq.n	8001062 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001020:	4b36      	ldr	r3, [pc, #216]	; (80010fc <HAL_RCC_OscConfig+0x270>)
 8001022:	2201      	movs	r2, #1
 8001024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001026:	f7ff fcaf 	bl	8000988 <HAL_GetTick>
 800102a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800102c:	e008      	b.n	8001040 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800102e:	f7ff fcab 	bl	8000988 <HAL_GetTick>
 8001032:	4602      	mov	r2, r0
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b02      	cmp	r3, #2
 800103a:	d901      	bls.n	8001040 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e19b      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001040:	4b2d      	ldr	r3, [pc, #180]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d0f0      	beq.n	800102e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104c:	4b2a      	ldr	r3, [pc, #168]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4927      	ldr	r1, [pc, #156]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 800105c:	4313      	orrs	r3, r2
 800105e:	600b      	str	r3, [r1, #0]
 8001060:	e015      	b.n	800108e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001062:	4b26      	ldr	r3, [pc, #152]	; (80010fc <HAL_RCC_OscConfig+0x270>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001068:	f7ff fc8e 	bl	8000988 <HAL_GetTick>
 800106c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001070:	f7ff fc8a 	bl	8000988 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e17a      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d1f0      	bne.n	8001070 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d03a      	beq.n	8001110 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d019      	beq.n	80010d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010a2:	4b17      	ldr	r3, [pc, #92]	; (8001100 <HAL_RCC_OscConfig+0x274>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a8:	f7ff fc6e 	bl	8000988 <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ae:	e008      	b.n	80010c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b0:	f7ff fc6a 	bl	8000988 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e15a      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <HAL_RCC_OscConfig+0x26c>)
 80010c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d0f0      	beq.n	80010b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010ce:	2001      	movs	r0, #1
 80010d0:	f000 fab2 	bl	8001638 <RCC_Delay>
 80010d4:	e01c      	b.n	8001110 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <HAL_RCC_OscConfig+0x274>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010dc:	f7ff fc54 	bl	8000988 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010e2:	e00f      	b.n	8001104 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e4:	f7ff fc50 	bl	8000988 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d908      	bls.n	8001104 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e140      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	42420000 	.word	0x42420000
 8001100:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001104:	4b9e      	ldr	r3, [pc, #632]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1e9      	bne.n	80010e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0304 	and.w	r3, r3, #4
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 80a6 	beq.w	800126a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800111e:	2300      	movs	r3, #0
 8001120:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001122:	4b97      	ldr	r3, [pc, #604]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10d      	bne.n	800114a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800112e:	4b94      	ldr	r3, [pc, #592]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	4a93      	ldr	r2, [pc, #588]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001138:	61d3      	str	r3, [r2, #28]
 800113a:	4b91      	ldr	r3, [pc, #580]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 800113c:	69db      	ldr	r3, [r3, #28]
 800113e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001146:	2301      	movs	r3, #1
 8001148:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800114a:	4b8e      	ldr	r3, [pc, #568]	; (8001384 <HAL_RCC_OscConfig+0x4f8>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001152:	2b00      	cmp	r3, #0
 8001154:	d118      	bne.n	8001188 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001156:	4b8b      	ldr	r3, [pc, #556]	; (8001384 <HAL_RCC_OscConfig+0x4f8>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a8a      	ldr	r2, [pc, #552]	; (8001384 <HAL_RCC_OscConfig+0x4f8>)
 800115c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001160:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001162:	f7ff fc11 	bl	8000988 <HAL_GetTick>
 8001166:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800116a:	f7ff fc0d 	bl	8000988 <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b64      	cmp	r3, #100	; 0x64
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e0fd      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800117c:	4b81      	ldr	r3, [pc, #516]	; (8001384 <HAL_RCC_OscConfig+0x4f8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f0      	beq.n	800116a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d106      	bne.n	800119e <HAL_RCC_OscConfig+0x312>
 8001190:	4b7b      	ldr	r3, [pc, #492]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	4a7a      	ldr	r2, [pc, #488]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6213      	str	r3, [r2, #32]
 800119c:	e02d      	b.n	80011fa <HAL_RCC_OscConfig+0x36e>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x334>
 80011a6:	4b76      	ldr	r3, [pc, #472]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011a8:	6a1b      	ldr	r3, [r3, #32]
 80011aa:	4a75      	ldr	r2, [pc, #468]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011ac:	f023 0301 	bic.w	r3, r3, #1
 80011b0:	6213      	str	r3, [r2, #32]
 80011b2:	4b73      	ldr	r3, [pc, #460]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011b4:	6a1b      	ldr	r3, [r3, #32]
 80011b6:	4a72      	ldr	r2, [pc, #456]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011b8:	f023 0304 	bic.w	r3, r3, #4
 80011bc:	6213      	str	r3, [r2, #32]
 80011be:	e01c      	b.n	80011fa <HAL_RCC_OscConfig+0x36e>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	2b05      	cmp	r3, #5
 80011c6:	d10c      	bne.n	80011e2 <HAL_RCC_OscConfig+0x356>
 80011c8:	4b6d      	ldr	r3, [pc, #436]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	4a6c      	ldr	r2, [pc, #432]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011ce:	f043 0304 	orr.w	r3, r3, #4
 80011d2:	6213      	str	r3, [r2, #32]
 80011d4:	4b6a      	ldr	r3, [pc, #424]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	4a69      	ldr	r2, [pc, #420]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6213      	str	r3, [r2, #32]
 80011e0:	e00b      	b.n	80011fa <HAL_RCC_OscConfig+0x36e>
 80011e2:	4b67      	ldr	r3, [pc, #412]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	4a66      	ldr	r2, [pc, #408]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011e8:	f023 0301 	bic.w	r3, r3, #1
 80011ec:	6213      	str	r3, [r2, #32]
 80011ee:	4b64      	ldr	r3, [pc, #400]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	4a63      	ldr	r2, [pc, #396]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80011f4:	f023 0304 	bic.w	r3, r3, #4
 80011f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d015      	beq.n	800122e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001202:	f7ff fbc1 	bl	8000988 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001208:	e00a      	b.n	8001220 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800120a:	f7ff fbbd 	bl	8000988 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	f241 3288 	movw	r2, #5000	; 0x1388
 8001218:	4293      	cmp	r3, r2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e0ab      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001220:	4b57      	ldr	r3, [pc, #348]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0ee      	beq.n	800120a <HAL_RCC_OscConfig+0x37e>
 800122c:	e014      	b.n	8001258 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800122e:	f7ff fbab 	bl	8000988 <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001234:	e00a      	b.n	800124c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001236:	f7ff fba7 	bl	8000988 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	f241 3288 	movw	r2, #5000	; 0x1388
 8001244:	4293      	cmp	r3, r2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e095      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800124c:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 800124e:	6a1b      	ldr	r3, [r3, #32]
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1ee      	bne.n	8001236 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d105      	bne.n	800126a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800125e:	4b48      	ldr	r3, [pc, #288]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4a47      	ldr	r2, [pc, #284]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001264:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001268:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 8081 	beq.w	8001376 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001274:	4b42      	ldr	r3, [pc, #264]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 030c 	and.w	r3, r3, #12
 800127c:	2b08      	cmp	r3, #8
 800127e:	d061      	beq.n	8001344 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d146      	bne.n	8001316 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001288:	4b3f      	ldr	r3, [pc, #252]	; (8001388 <HAL_RCC_OscConfig+0x4fc>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128e:	f7ff fb7b 	bl	8000988 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001296:	f7ff fb77 	bl	8000988 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e067      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a8:	4b35      	ldr	r3, [pc, #212]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1f0      	bne.n	8001296 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012bc:	d108      	bne.n	80012d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012be:	4b30      	ldr	r3, [pc, #192]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	492d      	ldr	r1, [pc, #180]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d0:	4b2b      	ldr	r3, [pc, #172]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a19      	ldr	r1, [r3, #32]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e0:	430b      	orrs	r3, r1
 80012e2:	4927      	ldr	r1, [pc, #156]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012e8:	4b27      	ldr	r3, [pc, #156]	; (8001388 <HAL_RCC_OscConfig+0x4fc>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ee:	f7ff fb4b 	bl	8000988 <HAL_GetTick>
 80012f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012f4:	e008      	b.n	8001308 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f6:	f7ff fb47 	bl	8000988 <HAL_GetTick>
 80012fa:	4602      	mov	r2, r0
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b02      	cmp	r3, #2
 8001302:	d901      	bls.n	8001308 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e037      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0f0      	beq.n	80012f6 <HAL_RCC_OscConfig+0x46a>
 8001314:	e02f      	b.n	8001376 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <HAL_RCC_OscConfig+0x4fc>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7ff fb34 	bl	8000988 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001324:	f7ff fb30 	bl	8000988 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e020      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001336:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x498>
 8001342:	e018      	b.n	8001376 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69db      	ldr	r3, [r3, #28]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d101      	bne.n	8001350 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e013      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001350:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <HAL_RCC_OscConfig+0x4f4>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	429a      	cmp	r2, r3
 8001362:	d106      	bne.n	8001372 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136e:	429a      	cmp	r2, r3
 8001370:	d001      	beq.n	8001376 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000
 8001384:	40007000 	.word	0x40007000
 8001388:	42420060 	.word	0x42420060

0800138c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e0d0      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013a0:	4b6a      	ldr	r3, [pc, #424]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d910      	bls.n	80013d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ae:	4b67      	ldr	r3, [pc, #412]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f023 0207 	bic.w	r2, r3, #7
 80013b6:	4965      	ldr	r1, [pc, #404]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013be:	4b63      	ldr	r3, [pc, #396]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d001      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e0b8      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d020      	beq.n	800141e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013e8:	4b59      	ldr	r3, [pc, #356]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	4a58      	ldr	r2, [pc, #352]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 80013ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0308 	and.w	r3, r3, #8
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d005      	beq.n	800140c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001400:	4b53      	ldr	r3, [pc, #332]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	4a52      	ldr	r2, [pc, #328]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001406:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800140a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800140c:	4b50      	ldr	r3, [pc, #320]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	494d      	ldr	r1, [pc, #308]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800141a:	4313      	orrs	r3, r2
 800141c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d040      	beq.n	80014ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d107      	bne.n	8001442 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001432:	4b47      	ldr	r3, [pc, #284]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d115      	bne.n	800146a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e07f      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d107      	bne.n	800145a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800144a:	4b41      	ldr	r3, [pc, #260]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d109      	bne.n	800146a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e073      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145a:	4b3d      	ldr	r3, [pc, #244]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e06b      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800146a:	4b39      	ldr	r3, [pc, #228]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f023 0203 	bic.w	r2, r3, #3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	4936      	ldr	r1, [pc, #216]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800147c:	f7ff fa84 	bl	8000988 <HAL_GetTick>
 8001480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001482:	e00a      	b.n	800149a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001484:	f7ff fa80 	bl	8000988 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001492:	4293      	cmp	r3, r2
 8001494:	d901      	bls.n	800149a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e053      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149a:	4b2d      	ldr	r3, [pc, #180]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f003 020c 	and.w	r2, r3, #12
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d1eb      	bne.n	8001484 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014ac:	4b27      	ldr	r3, [pc, #156]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0307 	and.w	r3, r3, #7
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d210      	bcs.n	80014dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ba:	4b24      	ldr	r3, [pc, #144]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 0207 	bic.w	r2, r3, #7
 80014c2:	4922      	ldr	r1, [pc, #136]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ca:	4b20      	ldr	r3, [pc, #128]	; (800154c <HAL_RCC_ClockConfig+0x1c0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d001      	beq.n	80014dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e032      	b.n	8001542 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d008      	beq.n	80014fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	4916      	ldr	r1, [pc, #88]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0308 	and.w	r3, r3, #8
 8001502:	2b00      	cmp	r3, #0
 8001504:	d009      	beq.n	800151a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	490e      	ldr	r1, [pc, #56]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001516:	4313      	orrs	r3, r2
 8001518:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800151a:	f000 f821 	bl	8001560 <HAL_RCC_GetSysClockFreq>
 800151e:	4601      	mov	r1, r0
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <HAL_RCC_ClockConfig+0x1c4>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	091b      	lsrs	r3, r3, #4
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <HAL_RCC_ClockConfig+0x1c8>)
 800152c:	5cd3      	ldrb	r3, [r2, r3]
 800152e:	fa21 f303 	lsr.w	r3, r1, r3
 8001532:	4a09      	ldr	r2, [pc, #36]	; (8001558 <HAL_RCC_ClockConfig+0x1cc>)
 8001534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <HAL_RCC_ClockConfig+0x1d0>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f9e2 	bl	8000904 <HAL_InitTick>

  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40022000 	.word	0x40022000
 8001550:	40021000 	.word	0x40021000
 8001554:	08001f34 	.word	0x08001f34
 8001558:	20000004 	.word	0x20000004
 800155c:	20000008 	.word	0x20000008

08001560 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001560:	b490      	push	{r4, r7}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001566:	4b2a      	ldr	r3, [pc, #168]	; (8001610 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001568:	1d3c      	adds	r4, r7, #4
 800156a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800156c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001570:	4b28      	ldr	r3, [pc, #160]	; (8001614 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	2300      	movs	r3, #0
 800157c:	61bb      	str	r3, [r7, #24]
 800157e:	2300      	movs	r3, #0
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800158a:	4b23      	ldr	r3, [pc, #140]	; (8001618 <HAL_RCC_GetSysClockFreq+0xb8>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b04      	cmp	r3, #4
 8001598:	d002      	beq.n	80015a0 <HAL_RCC_GetSysClockFreq+0x40>
 800159a:	2b08      	cmp	r3, #8
 800159c:	d003      	beq.n	80015a6 <HAL_RCC_GetSysClockFreq+0x46>
 800159e:	e02d      	b.n	80015fc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015a0:	4b1e      	ldr	r3, [pc, #120]	; (800161c <HAL_RCC_GetSysClockFreq+0xbc>)
 80015a2:	623b      	str	r3, [r7, #32]
      break;
 80015a4:	e02d      	b.n	8001602 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	0c9b      	lsrs	r3, r3, #18
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015b2:	4413      	add	r3, r2
 80015b4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015b8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d013      	beq.n	80015ec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	0c5b      	lsrs	r3, r3, #17
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015d2:	4413      	add	r3, r2
 80015d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80015d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	4a0f      	ldr	r2, [pc, #60]	; (800161c <HAL_RCC_GetSysClockFreq+0xbc>)
 80015de:	fb02 f203 	mul.w	r2, r2, r3
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
 80015ea:	e004      	b.n	80015f6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4a0c      	ldr	r2, [pc, #48]	; (8001620 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015f0:	fb02 f303 	mul.w	r3, r2, r3
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80015f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f8:	623b      	str	r3, [r7, #32]
      break;
 80015fa:	e002      	b.n	8001602 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <HAL_RCC_GetSysClockFreq+0xbc>)
 80015fe:	623b      	str	r3, [r7, #32]
      break;
 8001600:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001602:	6a3b      	ldr	r3, [r7, #32]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3728      	adds	r7, #40	; 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bc90      	pop	{r4, r7}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	08001f20 	.word	0x08001f20
 8001614:	08001f30 	.word	0x08001f30
 8001618:	40021000 	.word	0x40021000
 800161c:	007a1200 	.word	0x007a1200
 8001620:	003d0900 	.word	0x003d0900

08001624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001628:	4b02      	ldr	r3, [pc, #8]	; (8001634 <HAL_RCC_GetHCLKFreq+0x10>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	20000004 	.word	0x20000004

08001638 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <RCC_Delay+0x34>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <RCC_Delay+0x38>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0a5b      	lsrs	r3, r3, #9
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	fb02 f303 	mul.w	r3, r2, r3
 8001652:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001654:	bf00      	nop
  }
  while (Delay --);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	60fa      	str	r2, [r7, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f9      	bne.n	8001654 <RCC_Delay+0x1c>
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000004 	.word	0x20000004
 8001670:	10624dd3 	.word	0x10624dd3

08001674 <__errno>:
 8001674:	4b01      	ldr	r3, [pc, #4]	; (800167c <__errno+0x8>)
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000010 	.word	0x20000010

08001680 <__libc_init_array>:
 8001680:	b570      	push	{r4, r5, r6, lr}
 8001682:	2500      	movs	r5, #0
 8001684:	4e0c      	ldr	r6, [pc, #48]	; (80016b8 <__libc_init_array+0x38>)
 8001686:	4c0d      	ldr	r4, [pc, #52]	; (80016bc <__libc_init_array+0x3c>)
 8001688:	1ba4      	subs	r4, r4, r6
 800168a:	10a4      	asrs	r4, r4, #2
 800168c:	42a5      	cmp	r5, r4
 800168e:	d109      	bne.n	80016a4 <__libc_init_array+0x24>
 8001690:	f000 fc34 	bl	8001efc <_init>
 8001694:	2500      	movs	r5, #0
 8001696:	4e0a      	ldr	r6, [pc, #40]	; (80016c0 <__libc_init_array+0x40>)
 8001698:	4c0a      	ldr	r4, [pc, #40]	; (80016c4 <__libc_init_array+0x44>)
 800169a:	1ba4      	subs	r4, r4, r6
 800169c:	10a4      	asrs	r4, r4, #2
 800169e:	42a5      	cmp	r5, r4
 80016a0:	d105      	bne.n	80016ae <__libc_init_array+0x2e>
 80016a2:	bd70      	pop	{r4, r5, r6, pc}
 80016a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016a8:	4798      	blx	r3
 80016aa:	3501      	adds	r5, #1
 80016ac:	e7ee      	b.n	800168c <__libc_init_array+0xc>
 80016ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016b2:	4798      	blx	r3
 80016b4:	3501      	adds	r5, #1
 80016b6:	e7f2      	b.n	800169e <__libc_init_array+0x1e>
 80016b8:	08001f78 	.word	0x08001f78
 80016bc:	08001f78 	.word	0x08001f78
 80016c0:	08001f78 	.word	0x08001f78
 80016c4:	08001f7c 	.word	0x08001f7c

080016c8 <memset>:
 80016c8:	4603      	mov	r3, r0
 80016ca:	4402      	add	r2, r0
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d100      	bne.n	80016d2 <memset+0xa>
 80016d0:	4770      	bx	lr
 80016d2:	f803 1b01 	strb.w	r1, [r3], #1
 80016d6:	e7f9      	b.n	80016cc <memset+0x4>

080016d8 <_vsiprintf_r>:
 80016d8:	b500      	push	{lr}
 80016da:	b09b      	sub	sp, #108	; 0x6c
 80016dc:	9100      	str	r1, [sp, #0]
 80016de:	9104      	str	r1, [sp, #16]
 80016e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80016e4:	9105      	str	r1, [sp, #20]
 80016e6:	9102      	str	r1, [sp, #8]
 80016e8:	4905      	ldr	r1, [pc, #20]	; (8001700 <_vsiprintf_r+0x28>)
 80016ea:	9103      	str	r1, [sp, #12]
 80016ec:	4669      	mov	r1, sp
 80016ee:	f000 f86d 	bl	80017cc <_svfiprintf_r>
 80016f2:	2200      	movs	r2, #0
 80016f4:	9b00      	ldr	r3, [sp, #0]
 80016f6:	701a      	strb	r2, [r3, #0]
 80016f8:	b01b      	add	sp, #108	; 0x6c
 80016fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80016fe:	bf00      	nop
 8001700:	ffff0208 	.word	0xffff0208

08001704 <vsiprintf>:
 8001704:	4613      	mov	r3, r2
 8001706:	460a      	mov	r2, r1
 8001708:	4601      	mov	r1, r0
 800170a:	4802      	ldr	r0, [pc, #8]	; (8001714 <vsiprintf+0x10>)
 800170c:	6800      	ldr	r0, [r0, #0]
 800170e:	f7ff bfe3 	b.w	80016d8 <_vsiprintf_r>
 8001712:	bf00      	nop
 8001714:	20000010 	.word	0x20000010

08001718 <__ssputs_r>:
 8001718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800171c:	688e      	ldr	r6, [r1, #8]
 800171e:	4682      	mov	sl, r0
 8001720:	429e      	cmp	r6, r3
 8001722:	460c      	mov	r4, r1
 8001724:	4690      	mov	r8, r2
 8001726:	4699      	mov	r9, r3
 8001728:	d837      	bhi.n	800179a <__ssputs_r+0x82>
 800172a:	898a      	ldrh	r2, [r1, #12]
 800172c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001730:	d031      	beq.n	8001796 <__ssputs_r+0x7e>
 8001732:	2302      	movs	r3, #2
 8001734:	6825      	ldr	r5, [r4, #0]
 8001736:	6909      	ldr	r1, [r1, #16]
 8001738:	1a6f      	subs	r7, r5, r1
 800173a:	6965      	ldr	r5, [r4, #20]
 800173c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001740:	fb95 f5f3 	sdiv	r5, r5, r3
 8001744:	f109 0301 	add.w	r3, r9, #1
 8001748:	443b      	add	r3, r7
 800174a:	429d      	cmp	r5, r3
 800174c:	bf38      	it	cc
 800174e:	461d      	movcc	r5, r3
 8001750:	0553      	lsls	r3, r2, #21
 8001752:	d530      	bpl.n	80017b6 <__ssputs_r+0x9e>
 8001754:	4629      	mov	r1, r5
 8001756:	f000 fb37 	bl	8001dc8 <_malloc_r>
 800175a:	4606      	mov	r6, r0
 800175c:	b950      	cbnz	r0, 8001774 <__ssputs_r+0x5c>
 800175e:	230c      	movs	r3, #12
 8001760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001764:	f8ca 3000 	str.w	r3, [sl]
 8001768:	89a3      	ldrh	r3, [r4, #12]
 800176a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800176e:	81a3      	strh	r3, [r4, #12]
 8001770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001774:	463a      	mov	r2, r7
 8001776:	6921      	ldr	r1, [r4, #16]
 8001778:	f000 fab6 	bl	8001ce8 <memcpy>
 800177c:	89a3      	ldrh	r3, [r4, #12]
 800177e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001786:	81a3      	strh	r3, [r4, #12]
 8001788:	6126      	str	r6, [r4, #16]
 800178a:	443e      	add	r6, r7
 800178c:	6026      	str	r6, [r4, #0]
 800178e:	464e      	mov	r6, r9
 8001790:	6165      	str	r5, [r4, #20]
 8001792:	1bed      	subs	r5, r5, r7
 8001794:	60a5      	str	r5, [r4, #8]
 8001796:	454e      	cmp	r6, r9
 8001798:	d900      	bls.n	800179c <__ssputs_r+0x84>
 800179a:	464e      	mov	r6, r9
 800179c:	4632      	mov	r2, r6
 800179e:	4641      	mov	r1, r8
 80017a0:	6820      	ldr	r0, [r4, #0]
 80017a2:	f000 faac 	bl	8001cfe <memmove>
 80017a6:	68a3      	ldr	r3, [r4, #8]
 80017a8:	2000      	movs	r0, #0
 80017aa:	1b9b      	subs	r3, r3, r6
 80017ac:	60a3      	str	r3, [r4, #8]
 80017ae:	6823      	ldr	r3, [r4, #0]
 80017b0:	441e      	add	r6, r3
 80017b2:	6026      	str	r6, [r4, #0]
 80017b4:	e7dc      	b.n	8001770 <__ssputs_r+0x58>
 80017b6:	462a      	mov	r2, r5
 80017b8:	f000 fb60 	bl	8001e7c <_realloc_r>
 80017bc:	4606      	mov	r6, r0
 80017be:	2800      	cmp	r0, #0
 80017c0:	d1e2      	bne.n	8001788 <__ssputs_r+0x70>
 80017c2:	6921      	ldr	r1, [r4, #16]
 80017c4:	4650      	mov	r0, sl
 80017c6:	f000 fab3 	bl	8001d30 <_free_r>
 80017ca:	e7c8      	b.n	800175e <__ssputs_r+0x46>

080017cc <_svfiprintf_r>:
 80017cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017d0:	461d      	mov	r5, r3
 80017d2:	898b      	ldrh	r3, [r1, #12]
 80017d4:	b09d      	sub	sp, #116	; 0x74
 80017d6:	061f      	lsls	r7, r3, #24
 80017d8:	4680      	mov	r8, r0
 80017da:	460c      	mov	r4, r1
 80017dc:	4616      	mov	r6, r2
 80017de:	d50f      	bpl.n	8001800 <_svfiprintf_r+0x34>
 80017e0:	690b      	ldr	r3, [r1, #16]
 80017e2:	b96b      	cbnz	r3, 8001800 <_svfiprintf_r+0x34>
 80017e4:	2140      	movs	r1, #64	; 0x40
 80017e6:	f000 faef 	bl	8001dc8 <_malloc_r>
 80017ea:	6020      	str	r0, [r4, #0]
 80017ec:	6120      	str	r0, [r4, #16]
 80017ee:	b928      	cbnz	r0, 80017fc <_svfiprintf_r+0x30>
 80017f0:	230c      	movs	r3, #12
 80017f2:	f8c8 3000 	str.w	r3, [r8]
 80017f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017fa:	e0c8      	b.n	800198e <_svfiprintf_r+0x1c2>
 80017fc:	2340      	movs	r3, #64	; 0x40
 80017fe:	6163      	str	r3, [r4, #20]
 8001800:	2300      	movs	r3, #0
 8001802:	9309      	str	r3, [sp, #36]	; 0x24
 8001804:	2320      	movs	r3, #32
 8001806:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800180a:	2330      	movs	r3, #48	; 0x30
 800180c:	f04f 0b01 	mov.w	fp, #1
 8001810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001814:	9503      	str	r5, [sp, #12]
 8001816:	4637      	mov	r7, r6
 8001818:	463d      	mov	r5, r7
 800181a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800181e:	b10b      	cbz	r3, 8001824 <_svfiprintf_r+0x58>
 8001820:	2b25      	cmp	r3, #37	; 0x25
 8001822:	d13e      	bne.n	80018a2 <_svfiprintf_r+0xd6>
 8001824:	ebb7 0a06 	subs.w	sl, r7, r6
 8001828:	d00b      	beq.n	8001842 <_svfiprintf_r+0x76>
 800182a:	4653      	mov	r3, sl
 800182c:	4632      	mov	r2, r6
 800182e:	4621      	mov	r1, r4
 8001830:	4640      	mov	r0, r8
 8001832:	f7ff ff71 	bl	8001718 <__ssputs_r>
 8001836:	3001      	adds	r0, #1
 8001838:	f000 80a4 	beq.w	8001984 <_svfiprintf_r+0x1b8>
 800183c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800183e:	4453      	add	r3, sl
 8001840:	9309      	str	r3, [sp, #36]	; 0x24
 8001842:	783b      	ldrb	r3, [r7, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 809d 	beq.w	8001984 <_svfiprintf_r+0x1b8>
 800184a:	2300      	movs	r3, #0
 800184c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001854:	9304      	str	r3, [sp, #16]
 8001856:	9307      	str	r3, [sp, #28]
 8001858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800185c:	931a      	str	r3, [sp, #104]	; 0x68
 800185e:	462f      	mov	r7, r5
 8001860:	2205      	movs	r2, #5
 8001862:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001866:	4850      	ldr	r0, [pc, #320]	; (80019a8 <_svfiprintf_r+0x1dc>)
 8001868:	f000 fa30 	bl	8001ccc <memchr>
 800186c:	9b04      	ldr	r3, [sp, #16]
 800186e:	b9d0      	cbnz	r0, 80018a6 <_svfiprintf_r+0xda>
 8001870:	06d9      	lsls	r1, r3, #27
 8001872:	bf44      	itt	mi
 8001874:	2220      	movmi	r2, #32
 8001876:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800187a:	071a      	lsls	r2, r3, #28
 800187c:	bf44      	itt	mi
 800187e:	222b      	movmi	r2, #43	; 0x2b
 8001880:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001884:	782a      	ldrb	r2, [r5, #0]
 8001886:	2a2a      	cmp	r2, #42	; 0x2a
 8001888:	d015      	beq.n	80018b6 <_svfiprintf_r+0xea>
 800188a:	462f      	mov	r7, r5
 800188c:	2000      	movs	r0, #0
 800188e:	250a      	movs	r5, #10
 8001890:	9a07      	ldr	r2, [sp, #28]
 8001892:	4639      	mov	r1, r7
 8001894:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001898:	3b30      	subs	r3, #48	; 0x30
 800189a:	2b09      	cmp	r3, #9
 800189c:	d94d      	bls.n	800193a <_svfiprintf_r+0x16e>
 800189e:	b1b8      	cbz	r0, 80018d0 <_svfiprintf_r+0x104>
 80018a0:	e00f      	b.n	80018c2 <_svfiprintf_r+0xf6>
 80018a2:	462f      	mov	r7, r5
 80018a4:	e7b8      	b.n	8001818 <_svfiprintf_r+0x4c>
 80018a6:	4a40      	ldr	r2, [pc, #256]	; (80019a8 <_svfiprintf_r+0x1dc>)
 80018a8:	463d      	mov	r5, r7
 80018aa:	1a80      	subs	r0, r0, r2
 80018ac:	fa0b f000 	lsl.w	r0, fp, r0
 80018b0:	4318      	orrs	r0, r3
 80018b2:	9004      	str	r0, [sp, #16]
 80018b4:	e7d3      	b.n	800185e <_svfiprintf_r+0x92>
 80018b6:	9a03      	ldr	r2, [sp, #12]
 80018b8:	1d11      	adds	r1, r2, #4
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	9103      	str	r1, [sp, #12]
 80018be:	2a00      	cmp	r2, #0
 80018c0:	db01      	blt.n	80018c6 <_svfiprintf_r+0xfa>
 80018c2:	9207      	str	r2, [sp, #28]
 80018c4:	e004      	b.n	80018d0 <_svfiprintf_r+0x104>
 80018c6:	4252      	negs	r2, r2
 80018c8:	f043 0302 	orr.w	r3, r3, #2
 80018cc:	9207      	str	r2, [sp, #28]
 80018ce:	9304      	str	r3, [sp, #16]
 80018d0:	783b      	ldrb	r3, [r7, #0]
 80018d2:	2b2e      	cmp	r3, #46	; 0x2e
 80018d4:	d10c      	bne.n	80018f0 <_svfiprintf_r+0x124>
 80018d6:	787b      	ldrb	r3, [r7, #1]
 80018d8:	2b2a      	cmp	r3, #42	; 0x2a
 80018da:	d133      	bne.n	8001944 <_svfiprintf_r+0x178>
 80018dc:	9b03      	ldr	r3, [sp, #12]
 80018de:	3702      	adds	r7, #2
 80018e0:	1d1a      	adds	r2, r3, #4
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	9203      	str	r2, [sp, #12]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	bfb8      	it	lt
 80018ea:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80018ee:	9305      	str	r3, [sp, #20]
 80018f0:	4d2e      	ldr	r5, [pc, #184]	; (80019ac <_svfiprintf_r+0x1e0>)
 80018f2:	2203      	movs	r2, #3
 80018f4:	7839      	ldrb	r1, [r7, #0]
 80018f6:	4628      	mov	r0, r5
 80018f8:	f000 f9e8 	bl	8001ccc <memchr>
 80018fc:	b138      	cbz	r0, 800190e <_svfiprintf_r+0x142>
 80018fe:	2340      	movs	r3, #64	; 0x40
 8001900:	1b40      	subs	r0, r0, r5
 8001902:	fa03 f000 	lsl.w	r0, r3, r0
 8001906:	9b04      	ldr	r3, [sp, #16]
 8001908:	3701      	adds	r7, #1
 800190a:	4303      	orrs	r3, r0
 800190c:	9304      	str	r3, [sp, #16]
 800190e:	7839      	ldrb	r1, [r7, #0]
 8001910:	2206      	movs	r2, #6
 8001912:	4827      	ldr	r0, [pc, #156]	; (80019b0 <_svfiprintf_r+0x1e4>)
 8001914:	1c7e      	adds	r6, r7, #1
 8001916:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800191a:	f000 f9d7 	bl	8001ccc <memchr>
 800191e:	2800      	cmp	r0, #0
 8001920:	d038      	beq.n	8001994 <_svfiprintf_r+0x1c8>
 8001922:	4b24      	ldr	r3, [pc, #144]	; (80019b4 <_svfiprintf_r+0x1e8>)
 8001924:	bb13      	cbnz	r3, 800196c <_svfiprintf_r+0x1a0>
 8001926:	9b03      	ldr	r3, [sp, #12]
 8001928:	3307      	adds	r3, #7
 800192a:	f023 0307 	bic.w	r3, r3, #7
 800192e:	3308      	adds	r3, #8
 8001930:	9303      	str	r3, [sp, #12]
 8001932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001934:	444b      	add	r3, r9
 8001936:	9309      	str	r3, [sp, #36]	; 0x24
 8001938:	e76d      	b.n	8001816 <_svfiprintf_r+0x4a>
 800193a:	fb05 3202 	mla	r2, r5, r2, r3
 800193e:	2001      	movs	r0, #1
 8001940:	460f      	mov	r7, r1
 8001942:	e7a6      	b.n	8001892 <_svfiprintf_r+0xc6>
 8001944:	2300      	movs	r3, #0
 8001946:	250a      	movs	r5, #10
 8001948:	4619      	mov	r1, r3
 800194a:	3701      	adds	r7, #1
 800194c:	9305      	str	r3, [sp, #20]
 800194e:	4638      	mov	r0, r7
 8001950:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001954:	3a30      	subs	r2, #48	; 0x30
 8001956:	2a09      	cmp	r2, #9
 8001958:	d903      	bls.n	8001962 <_svfiprintf_r+0x196>
 800195a:	2b00      	cmp	r3, #0
 800195c:	d0c8      	beq.n	80018f0 <_svfiprintf_r+0x124>
 800195e:	9105      	str	r1, [sp, #20]
 8001960:	e7c6      	b.n	80018f0 <_svfiprintf_r+0x124>
 8001962:	fb05 2101 	mla	r1, r5, r1, r2
 8001966:	2301      	movs	r3, #1
 8001968:	4607      	mov	r7, r0
 800196a:	e7f0      	b.n	800194e <_svfiprintf_r+0x182>
 800196c:	ab03      	add	r3, sp, #12
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	4622      	mov	r2, r4
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <_svfiprintf_r+0x1ec>)
 8001974:	a904      	add	r1, sp, #16
 8001976:	4640      	mov	r0, r8
 8001978:	f3af 8000 	nop.w
 800197c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001980:	4681      	mov	r9, r0
 8001982:	d1d6      	bne.n	8001932 <_svfiprintf_r+0x166>
 8001984:	89a3      	ldrh	r3, [r4, #12]
 8001986:	065b      	lsls	r3, r3, #25
 8001988:	f53f af35 	bmi.w	80017f6 <_svfiprintf_r+0x2a>
 800198c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800198e:	b01d      	add	sp, #116	; 0x74
 8001990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001994:	ab03      	add	r3, sp, #12
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4622      	mov	r2, r4
 800199a:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <_svfiprintf_r+0x1ec>)
 800199c:	a904      	add	r1, sp, #16
 800199e:	4640      	mov	r0, r8
 80019a0:	f000 f882 	bl	8001aa8 <_printf_i>
 80019a4:	e7ea      	b.n	800197c <_svfiprintf_r+0x1b0>
 80019a6:	bf00      	nop
 80019a8:	08001f44 	.word	0x08001f44
 80019ac:	08001f4a 	.word	0x08001f4a
 80019b0:	08001f4e 	.word	0x08001f4e
 80019b4:	00000000 	.word	0x00000000
 80019b8:	08001719 	.word	0x08001719

080019bc <_printf_common>:
 80019bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019c0:	4691      	mov	r9, r2
 80019c2:	461f      	mov	r7, r3
 80019c4:	688a      	ldr	r2, [r1, #8]
 80019c6:	690b      	ldr	r3, [r1, #16]
 80019c8:	4606      	mov	r6, r0
 80019ca:	4293      	cmp	r3, r2
 80019cc:	bfb8      	it	lt
 80019ce:	4613      	movlt	r3, r2
 80019d0:	f8c9 3000 	str.w	r3, [r9]
 80019d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80019d8:	460c      	mov	r4, r1
 80019da:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80019de:	b112      	cbz	r2, 80019e6 <_printf_common+0x2a>
 80019e0:	3301      	adds	r3, #1
 80019e2:	f8c9 3000 	str.w	r3, [r9]
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	0699      	lsls	r1, r3, #26
 80019ea:	bf42      	ittt	mi
 80019ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80019f0:	3302      	addmi	r3, #2
 80019f2:	f8c9 3000 	strmi.w	r3, [r9]
 80019f6:	6825      	ldr	r5, [r4, #0]
 80019f8:	f015 0506 	ands.w	r5, r5, #6
 80019fc:	d107      	bne.n	8001a0e <_printf_common+0x52>
 80019fe:	f104 0a19 	add.w	sl, r4, #25
 8001a02:	68e3      	ldr	r3, [r4, #12]
 8001a04:	f8d9 2000 	ldr.w	r2, [r9]
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	42ab      	cmp	r3, r5
 8001a0c:	dc29      	bgt.n	8001a62 <_printf_common+0xa6>
 8001a0e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001a12:	6822      	ldr	r2, [r4, #0]
 8001a14:	3300      	adds	r3, #0
 8001a16:	bf18      	it	ne
 8001a18:	2301      	movne	r3, #1
 8001a1a:	0692      	lsls	r2, r2, #26
 8001a1c:	d42e      	bmi.n	8001a7c <_printf_common+0xc0>
 8001a1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a22:	4639      	mov	r1, r7
 8001a24:	4630      	mov	r0, r6
 8001a26:	47c0      	blx	r8
 8001a28:	3001      	adds	r0, #1
 8001a2a:	d021      	beq.n	8001a70 <_printf_common+0xb4>
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	68e5      	ldr	r5, [r4, #12]
 8001a30:	f003 0306 	and.w	r3, r3, #6
 8001a34:	2b04      	cmp	r3, #4
 8001a36:	bf18      	it	ne
 8001a38:	2500      	movne	r5, #0
 8001a3a:	f8d9 2000 	ldr.w	r2, [r9]
 8001a3e:	f04f 0900 	mov.w	r9, #0
 8001a42:	bf08      	it	eq
 8001a44:	1aad      	subeq	r5, r5, r2
 8001a46:	68a3      	ldr	r3, [r4, #8]
 8001a48:	6922      	ldr	r2, [r4, #16]
 8001a4a:	bf08      	it	eq
 8001a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001a50:	4293      	cmp	r3, r2
 8001a52:	bfc4      	itt	gt
 8001a54:	1a9b      	subgt	r3, r3, r2
 8001a56:	18ed      	addgt	r5, r5, r3
 8001a58:	341a      	adds	r4, #26
 8001a5a:	454d      	cmp	r5, r9
 8001a5c:	d11a      	bne.n	8001a94 <_printf_common+0xd8>
 8001a5e:	2000      	movs	r0, #0
 8001a60:	e008      	b.n	8001a74 <_printf_common+0xb8>
 8001a62:	2301      	movs	r3, #1
 8001a64:	4652      	mov	r2, sl
 8001a66:	4639      	mov	r1, r7
 8001a68:	4630      	mov	r0, r6
 8001a6a:	47c0      	blx	r8
 8001a6c:	3001      	adds	r0, #1
 8001a6e:	d103      	bne.n	8001a78 <_printf_common+0xbc>
 8001a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a78:	3501      	adds	r5, #1
 8001a7a:	e7c2      	b.n	8001a02 <_printf_common+0x46>
 8001a7c:	2030      	movs	r0, #48	; 0x30
 8001a7e:	18e1      	adds	r1, r4, r3
 8001a80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a8a:	4422      	add	r2, r4
 8001a8c:	3302      	adds	r3, #2
 8001a8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a92:	e7c4      	b.n	8001a1e <_printf_common+0x62>
 8001a94:	2301      	movs	r3, #1
 8001a96:	4622      	mov	r2, r4
 8001a98:	4639      	mov	r1, r7
 8001a9a:	4630      	mov	r0, r6
 8001a9c:	47c0      	blx	r8
 8001a9e:	3001      	adds	r0, #1
 8001aa0:	d0e6      	beq.n	8001a70 <_printf_common+0xb4>
 8001aa2:	f109 0901 	add.w	r9, r9, #1
 8001aa6:	e7d8      	b.n	8001a5a <_printf_common+0x9e>

08001aa8 <_printf_i>:
 8001aa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001aac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001ab0:	460c      	mov	r4, r1
 8001ab2:	7e09      	ldrb	r1, [r1, #24]
 8001ab4:	b085      	sub	sp, #20
 8001ab6:	296e      	cmp	r1, #110	; 0x6e
 8001ab8:	4617      	mov	r7, r2
 8001aba:	4606      	mov	r6, r0
 8001abc:	4698      	mov	r8, r3
 8001abe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001ac0:	f000 80b3 	beq.w	8001c2a <_printf_i+0x182>
 8001ac4:	d822      	bhi.n	8001b0c <_printf_i+0x64>
 8001ac6:	2963      	cmp	r1, #99	; 0x63
 8001ac8:	d036      	beq.n	8001b38 <_printf_i+0x90>
 8001aca:	d80a      	bhi.n	8001ae2 <_printf_i+0x3a>
 8001acc:	2900      	cmp	r1, #0
 8001ace:	f000 80b9 	beq.w	8001c44 <_printf_i+0x19c>
 8001ad2:	2958      	cmp	r1, #88	; 0x58
 8001ad4:	f000 8083 	beq.w	8001bde <_printf_i+0x136>
 8001ad8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001adc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001ae0:	e032      	b.n	8001b48 <_printf_i+0xa0>
 8001ae2:	2964      	cmp	r1, #100	; 0x64
 8001ae4:	d001      	beq.n	8001aea <_printf_i+0x42>
 8001ae6:	2969      	cmp	r1, #105	; 0x69
 8001ae8:	d1f6      	bne.n	8001ad8 <_printf_i+0x30>
 8001aea:	6820      	ldr	r0, [r4, #0]
 8001aec:	6813      	ldr	r3, [r2, #0]
 8001aee:	0605      	lsls	r5, r0, #24
 8001af0:	f103 0104 	add.w	r1, r3, #4
 8001af4:	d52a      	bpl.n	8001b4c <_printf_i+0xa4>
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6011      	str	r1, [r2, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	da03      	bge.n	8001b06 <_printf_i+0x5e>
 8001afe:	222d      	movs	r2, #45	; 0x2d
 8001b00:	425b      	negs	r3, r3
 8001b02:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001b06:	486f      	ldr	r0, [pc, #444]	; (8001cc4 <_printf_i+0x21c>)
 8001b08:	220a      	movs	r2, #10
 8001b0a:	e039      	b.n	8001b80 <_printf_i+0xd8>
 8001b0c:	2973      	cmp	r1, #115	; 0x73
 8001b0e:	f000 809d 	beq.w	8001c4c <_printf_i+0x1a4>
 8001b12:	d808      	bhi.n	8001b26 <_printf_i+0x7e>
 8001b14:	296f      	cmp	r1, #111	; 0x6f
 8001b16:	d020      	beq.n	8001b5a <_printf_i+0xb2>
 8001b18:	2970      	cmp	r1, #112	; 0x70
 8001b1a:	d1dd      	bne.n	8001ad8 <_printf_i+0x30>
 8001b1c:	6823      	ldr	r3, [r4, #0]
 8001b1e:	f043 0320 	orr.w	r3, r3, #32
 8001b22:	6023      	str	r3, [r4, #0]
 8001b24:	e003      	b.n	8001b2e <_printf_i+0x86>
 8001b26:	2975      	cmp	r1, #117	; 0x75
 8001b28:	d017      	beq.n	8001b5a <_printf_i+0xb2>
 8001b2a:	2978      	cmp	r1, #120	; 0x78
 8001b2c:	d1d4      	bne.n	8001ad8 <_printf_i+0x30>
 8001b2e:	2378      	movs	r3, #120	; 0x78
 8001b30:	4865      	ldr	r0, [pc, #404]	; (8001cc8 <_printf_i+0x220>)
 8001b32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001b36:	e055      	b.n	8001be4 <_printf_i+0x13c>
 8001b38:	6813      	ldr	r3, [r2, #0]
 8001b3a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b3e:	1d19      	adds	r1, r3, #4
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6011      	str	r1, [r2, #0]
 8001b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e08c      	b.n	8001c66 <_printf_i+0x1be>
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001b52:	6011      	str	r1, [r2, #0]
 8001b54:	bf18      	it	ne
 8001b56:	b21b      	sxthne	r3, r3
 8001b58:	e7cf      	b.n	8001afa <_printf_i+0x52>
 8001b5a:	6813      	ldr	r3, [r2, #0]
 8001b5c:	6825      	ldr	r5, [r4, #0]
 8001b5e:	1d18      	adds	r0, r3, #4
 8001b60:	6010      	str	r0, [r2, #0]
 8001b62:	0628      	lsls	r0, r5, #24
 8001b64:	d501      	bpl.n	8001b6a <_printf_i+0xc2>
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	e002      	b.n	8001b70 <_printf_i+0xc8>
 8001b6a:	0668      	lsls	r0, r5, #25
 8001b6c:	d5fb      	bpl.n	8001b66 <_printf_i+0xbe>
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	296f      	cmp	r1, #111	; 0x6f
 8001b72:	bf14      	ite	ne
 8001b74:	220a      	movne	r2, #10
 8001b76:	2208      	moveq	r2, #8
 8001b78:	4852      	ldr	r0, [pc, #328]	; (8001cc4 <_printf_i+0x21c>)
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b80:	6865      	ldr	r5, [r4, #4]
 8001b82:	2d00      	cmp	r5, #0
 8001b84:	60a5      	str	r5, [r4, #8]
 8001b86:	f2c0 8095 	blt.w	8001cb4 <_printf_i+0x20c>
 8001b8a:	6821      	ldr	r1, [r4, #0]
 8001b8c:	f021 0104 	bic.w	r1, r1, #4
 8001b90:	6021      	str	r1, [r4, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d13d      	bne.n	8001c12 <_printf_i+0x16a>
 8001b96:	2d00      	cmp	r5, #0
 8001b98:	f040 808e 	bne.w	8001cb8 <_printf_i+0x210>
 8001b9c:	4665      	mov	r5, ip
 8001b9e:	2a08      	cmp	r2, #8
 8001ba0:	d10b      	bne.n	8001bba <_printf_i+0x112>
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	07db      	lsls	r3, r3, #31
 8001ba6:	d508      	bpl.n	8001bba <_printf_i+0x112>
 8001ba8:	6923      	ldr	r3, [r4, #16]
 8001baa:	6862      	ldr	r2, [r4, #4]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	bfde      	ittt	le
 8001bb0:	2330      	movle	r3, #48	; 0x30
 8001bb2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001bb6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001bba:	ebac 0305 	sub.w	r3, ip, r5
 8001bbe:	6123      	str	r3, [r4, #16]
 8001bc0:	f8cd 8000 	str.w	r8, [sp]
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	aa03      	add	r2, sp, #12
 8001bc8:	4621      	mov	r1, r4
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f7ff fef6 	bl	80019bc <_printf_common>
 8001bd0:	3001      	adds	r0, #1
 8001bd2:	d14d      	bne.n	8001c70 <_printf_i+0x1c8>
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bd8:	b005      	add	sp, #20
 8001bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001bde:	4839      	ldr	r0, [pc, #228]	; (8001cc4 <_printf_i+0x21c>)
 8001be0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001be4:	6813      	ldr	r3, [r2, #0]
 8001be6:	6821      	ldr	r1, [r4, #0]
 8001be8:	1d1d      	adds	r5, r3, #4
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6015      	str	r5, [r2, #0]
 8001bee:	060a      	lsls	r2, r1, #24
 8001bf0:	d50b      	bpl.n	8001c0a <_printf_i+0x162>
 8001bf2:	07ca      	lsls	r2, r1, #31
 8001bf4:	bf44      	itt	mi
 8001bf6:	f041 0120 	orrmi.w	r1, r1, #32
 8001bfa:	6021      	strmi	r1, [r4, #0]
 8001bfc:	b91b      	cbnz	r3, 8001c06 <_printf_i+0x15e>
 8001bfe:	6822      	ldr	r2, [r4, #0]
 8001c00:	f022 0220 	bic.w	r2, r2, #32
 8001c04:	6022      	str	r2, [r4, #0]
 8001c06:	2210      	movs	r2, #16
 8001c08:	e7b7      	b.n	8001b7a <_printf_i+0xd2>
 8001c0a:	064d      	lsls	r5, r1, #25
 8001c0c:	bf48      	it	mi
 8001c0e:	b29b      	uxthmi	r3, r3
 8001c10:	e7ef      	b.n	8001bf2 <_printf_i+0x14a>
 8001c12:	4665      	mov	r5, ip
 8001c14:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c18:	fb02 3311 	mls	r3, r2, r1, r3
 8001c1c:	5cc3      	ldrb	r3, [r0, r3]
 8001c1e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001c22:	460b      	mov	r3, r1
 8001c24:	2900      	cmp	r1, #0
 8001c26:	d1f5      	bne.n	8001c14 <_printf_i+0x16c>
 8001c28:	e7b9      	b.n	8001b9e <_printf_i+0xf6>
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	6825      	ldr	r5, [r4, #0]
 8001c2e:	1d18      	adds	r0, r3, #4
 8001c30:	6961      	ldr	r1, [r4, #20]
 8001c32:	6010      	str	r0, [r2, #0]
 8001c34:	0628      	lsls	r0, r5, #24
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	d501      	bpl.n	8001c3e <_printf_i+0x196>
 8001c3a:	6019      	str	r1, [r3, #0]
 8001c3c:	e002      	b.n	8001c44 <_printf_i+0x19c>
 8001c3e:	066a      	lsls	r2, r5, #25
 8001c40:	d5fb      	bpl.n	8001c3a <_printf_i+0x192>
 8001c42:	8019      	strh	r1, [r3, #0]
 8001c44:	2300      	movs	r3, #0
 8001c46:	4665      	mov	r5, ip
 8001c48:	6123      	str	r3, [r4, #16]
 8001c4a:	e7b9      	b.n	8001bc0 <_printf_i+0x118>
 8001c4c:	6813      	ldr	r3, [r2, #0]
 8001c4e:	1d19      	adds	r1, r3, #4
 8001c50:	6011      	str	r1, [r2, #0]
 8001c52:	681d      	ldr	r5, [r3, #0]
 8001c54:	6862      	ldr	r2, [r4, #4]
 8001c56:	2100      	movs	r1, #0
 8001c58:	4628      	mov	r0, r5
 8001c5a:	f000 f837 	bl	8001ccc <memchr>
 8001c5e:	b108      	cbz	r0, 8001c64 <_printf_i+0x1bc>
 8001c60:	1b40      	subs	r0, r0, r5
 8001c62:	6060      	str	r0, [r4, #4]
 8001c64:	6863      	ldr	r3, [r4, #4]
 8001c66:	6123      	str	r3, [r4, #16]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c6e:	e7a7      	b.n	8001bc0 <_printf_i+0x118>
 8001c70:	6923      	ldr	r3, [r4, #16]
 8001c72:	462a      	mov	r2, r5
 8001c74:	4639      	mov	r1, r7
 8001c76:	4630      	mov	r0, r6
 8001c78:	47c0      	blx	r8
 8001c7a:	3001      	adds	r0, #1
 8001c7c:	d0aa      	beq.n	8001bd4 <_printf_i+0x12c>
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	079b      	lsls	r3, r3, #30
 8001c82:	d413      	bmi.n	8001cac <_printf_i+0x204>
 8001c84:	68e0      	ldr	r0, [r4, #12]
 8001c86:	9b03      	ldr	r3, [sp, #12]
 8001c88:	4298      	cmp	r0, r3
 8001c8a:	bfb8      	it	lt
 8001c8c:	4618      	movlt	r0, r3
 8001c8e:	e7a3      	b.n	8001bd8 <_printf_i+0x130>
 8001c90:	2301      	movs	r3, #1
 8001c92:	464a      	mov	r2, r9
 8001c94:	4639      	mov	r1, r7
 8001c96:	4630      	mov	r0, r6
 8001c98:	47c0      	blx	r8
 8001c9a:	3001      	adds	r0, #1
 8001c9c:	d09a      	beq.n	8001bd4 <_printf_i+0x12c>
 8001c9e:	3501      	adds	r5, #1
 8001ca0:	68e3      	ldr	r3, [r4, #12]
 8001ca2:	9a03      	ldr	r2, [sp, #12]
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	42ab      	cmp	r3, r5
 8001ca8:	dcf2      	bgt.n	8001c90 <_printf_i+0x1e8>
 8001caa:	e7eb      	b.n	8001c84 <_printf_i+0x1dc>
 8001cac:	2500      	movs	r5, #0
 8001cae:	f104 0919 	add.w	r9, r4, #25
 8001cb2:	e7f5      	b.n	8001ca0 <_printf_i+0x1f8>
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1ac      	bne.n	8001c12 <_printf_i+0x16a>
 8001cb8:	7803      	ldrb	r3, [r0, #0]
 8001cba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001cbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001cc2:	e76c      	b.n	8001b9e <_printf_i+0xf6>
 8001cc4:	08001f55 	.word	0x08001f55
 8001cc8:	08001f66 	.word	0x08001f66

08001ccc <memchr>:
 8001ccc:	b510      	push	{r4, lr}
 8001cce:	b2c9      	uxtb	r1, r1
 8001cd0:	4402      	add	r2, r0
 8001cd2:	4290      	cmp	r0, r2
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	d101      	bne.n	8001cdc <memchr+0x10>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	e003      	b.n	8001ce4 <memchr+0x18>
 8001cdc:	781c      	ldrb	r4, [r3, #0]
 8001cde:	3001      	adds	r0, #1
 8001ce0:	428c      	cmp	r4, r1
 8001ce2:	d1f6      	bne.n	8001cd2 <memchr+0x6>
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	bd10      	pop	{r4, pc}

08001ce8 <memcpy>:
 8001ce8:	b510      	push	{r4, lr}
 8001cea:	1e43      	subs	r3, r0, #1
 8001cec:	440a      	add	r2, r1
 8001cee:	4291      	cmp	r1, r2
 8001cf0:	d100      	bne.n	8001cf4 <memcpy+0xc>
 8001cf2:	bd10      	pop	{r4, pc}
 8001cf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001cf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001cfc:	e7f7      	b.n	8001cee <memcpy+0x6>

08001cfe <memmove>:
 8001cfe:	4288      	cmp	r0, r1
 8001d00:	b510      	push	{r4, lr}
 8001d02:	eb01 0302 	add.w	r3, r1, r2
 8001d06:	d807      	bhi.n	8001d18 <memmove+0x1a>
 8001d08:	1e42      	subs	r2, r0, #1
 8001d0a:	4299      	cmp	r1, r3
 8001d0c:	d00a      	beq.n	8001d24 <memmove+0x26>
 8001d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001d12:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001d16:	e7f8      	b.n	8001d0a <memmove+0xc>
 8001d18:	4283      	cmp	r3, r0
 8001d1a:	d9f5      	bls.n	8001d08 <memmove+0xa>
 8001d1c:	1881      	adds	r1, r0, r2
 8001d1e:	1ad2      	subs	r2, r2, r3
 8001d20:	42d3      	cmn	r3, r2
 8001d22:	d100      	bne.n	8001d26 <memmove+0x28>
 8001d24:	bd10      	pop	{r4, pc}
 8001d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001d2a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001d2e:	e7f7      	b.n	8001d20 <memmove+0x22>

08001d30 <_free_r>:
 8001d30:	b538      	push	{r3, r4, r5, lr}
 8001d32:	4605      	mov	r5, r0
 8001d34:	2900      	cmp	r1, #0
 8001d36:	d043      	beq.n	8001dc0 <_free_r+0x90>
 8001d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d3c:	1f0c      	subs	r4, r1, #4
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bfb8      	it	lt
 8001d42:	18e4      	addlt	r4, r4, r3
 8001d44:	f000 f8d0 	bl	8001ee8 <__malloc_lock>
 8001d48:	4a1e      	ldr	r2, [pc, #120]	; (8001dc4 <_free_r+0x94>)
 8001d4a:	6813      	ldr	r3, [r2, #0]
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	b933      	cbnz	r3, 8001d5e <_free_r+0x2e>
 8001d50:	6063      	str	r3, [r4, #4]
 8001d52:	6014      	str	r4, [r2, #0]
 8001d54:	4628      	mov	r0, r5
 8001d56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d5a:	f000 b8c6 	b.w	8001eea <__malloc_unlock>
 8001d5e:	42a3      	cmp	r3, r4
 8001d60:	d90b      	bls.n	8001d7a <_free_r+0x4a>
 8001d62:	6821      	ldr	r1, [r4, #0]
 8001d64:	1862      	adds	r2, r4, r1
 8001d66:	4293      	cmp	r3, r2
 8001d68:	bf01      	itttt	eq
 8001d6a:	681a      	ldreq	r2, [r3, #0]
 8001d6c:	685b      	ldreq	r3, [r3, #4]
 8001d6e:	1852      	addeq	r2, r2, r1
 8001d70:	6022      	streq	r2, [r4, #0]
 8001d72:	6063      	str	r3, [r4, #4]
 8001d74:	6004      	str	r4, [r0, #0]
 8001d76:	e7ed      	b.n	8001d54 <_free_r+0x24>
 8001d78:	4613      	mov	r3, r2
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	b10a      	cbz	r2, 8001d82 <_free_r+0x52>
 8001d7e:	42a2      	cmp	r2, r4
 8001d80:	d9fa      	bls.n	8001d78 <_free_r+0x48>
 8001d82:	6819      	ldr	r1, [r3, #0]
 8001d84:	1858      	adds	r0, r3, r1
 8001d86:	42a0      	cmp	r0, r4
 8001d88:	d10b      	bne.n	8001da2 <_free_r+0x72>
 8001d8a:	6820      	ldr	r0, [r4, #0]
 8001d8c:	4401      	add	r1, r0
 8001d8e:	1858      	adds	r0, r3, r1
 8001d90:	4282      	cmp	r2, r0
 8001d92:	6019      	str	r1, [r3, #0]
 8001d94:	d1de      	bne.n	8001d54 <_free_r+0x24>
 8001d96:	6810      	ldr	r0, [r2, #0]
 8001d98:	6852      	ldr	r2, [r2, #4]
 8001d9a:	4401      	add	r1, r0
 8001d9c:	6019      	str	r1, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	e7d8      	b.n	8001d54 <_free_r+0x24>
 8001da2:	d902      	bls.n	8001daa <_free_r+0x7a>
 8001da4:	230c      	movs	r3, #12
 8001da6:	602b      	str	r3, [r5, #0]
 8001da8:	e7d4      	b.n	8001d54 <_free_r+0x24>
 8001daa:	6820      	ldr	r0, [r4, #0]
 8001dac:	1821      	adds	r1, r4, r0
 8001dae:	428a      	cmp	r2, r1
 8001db0:	bf01      	itttt	eq
 8001db2:	6811      	ldreq	r1, [r2, #0]
 8001db4:	6852      	ldreq	r2, [r2, #4]
 8001db6:	1809      	addeq	r1, r1, r0
 8001db8:	6021      	streq	r1, [r4, #0]
 8001dba:	6062      	str	r2, [r4, #4]
 8001dbc:	605c      	str	r4, [r3, #4]
 8001dbe:	e7c9      	b.n	8001d54 <_free_r+0x24>
 8001dc0:	bd38      	pop	{r3, r4, r5, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200000b4 	.word	0x200000b4

08001dc8 <_malloc_r>:
 8001dc8:	b570      	push	{r4, r5, r6, lr}
 8001dca:	1ccd      	adds	r5, r1, #3
 8001dcc:	f025 0503 	bic.w	r5, r5, #3
 8001dd0:	3508      	adds	r5, #8
 8001dd2:	2d0c      	cmp	r5, #12
 8001dd4:	bf38      	it	cc
 8001dd6:	250c      	movcc	r5, #12
 8001dd8:	2d00      	cmp	r5, #0
 8001dda:	4606      	mov	r6, r0
 8001ddc:	db01      	blt.n	8001de2 <_malloc_r+0x1a>
 8001dde:	42a9      	cmp	r1, r5
 8001de0:	d903      	bls.n	8001dea <_malloc_r+0x22>
 8001de2:	230c      	movs	r3, #12
 8001de4:	6033      	str	r3, [r6, #0]
 8001de6:	2000      	movs	r0, #0
 8001de8:	bd70      	pop	{r4, r5, r6, pc}
 8001dea:	f000 f87d 	bl	8001ee8 <__malloc_lock>
 8001dee:	4a21      	ldr	r2, [pc, #132]	; (8001e74 <_malloc_r+0xac>)
 8001df0:	6814      	ldr	r4, [r2, #0]
 8001df2:	4621      	mov	r1, r4
 8001df4:	b991      	cbnz	r1, 8001e1c <_malloc_r+0x54>
 8001df6:	4c20      	ldr	r4, [pc, #128]	; (8001e78 <_malloc_r+0xb0>)
 8001df8:	6823      	ldr	r3, [r4, #0]
 8001dfa:	b91b      	cbnz	r3, 8001e04 <_malloc_r+0x3c>
 8001dfc:	4630      	mov	r0, r6
 8001dfe:	f000 f863 	bl	8001ec8 <_sbrk_r>
 8001e02:	6020      	str	r0, [r4, #0]
 8001e04:	4629      	mov	r1, r5
 8001e06:	4630      	mov	r0, r6
 8001e08:	f000 f85e 	bl	8001ec8 <_sbrk_r>
 8001e0c:	1c43      	adds	r3, r0, #1
 8001e0e:	d124      	bne.n	8001e5a <_malloc_r+0x92>
 8001e10:	230c      	movs	r3, #12
 8001e12:	4630      	mov	r0, r6
 8001e14:	6033      	str	r3, [r6, #0]
 8001e16:	f000 f868 	bl	8001eea <__malloc_unlock>
 8001e1a:	e7e4      	b.n	8001de6 <_malloc_r+0x1e>
 8001e1c:	680b      	ldr	r3, [r1, #0]
 8001e1e:	1b5b      	subs	r3, r3, r5
 8001e20:	d418      	bmi.n	8001e54 <_malloc_r+0x8c>
 8001e22:	2b0b      	cmp	r3, #11
 8001e24:	d90f      	bls.n	8001e46 <_malloc_r+0x7e>
 8001e26:	600b      	str	r3, [r1, #0]
 8001e28:	18cc      	adds	r4, r1, r3
 8001e2a:	50cd      	str	r5, [r1, r3]
 8001e2c:	4630      	mov	r0, r6
 8001e2e:	f000 f85c 	bl	8001eea <__malloc_unlock>
 8001e32:	f104 000b 	add.w	r0, r4, #11
 8001e36:	1d23      	adds	r3, r4, #4
 8001e38:	f020 0007 	bic.w	r0, r0, #7
 8001e3c:	1ac3      	subs	r3, r0, r3
 8001e3e:	d0d3      	beq.n	8001de8 <_malloc_r+0x20>
 8001e40:	425a      	negs	r2, r3
 8001e42:	50e2      	str	r2, [r4, r3]
 8001e44:	e7d0      	b.n	8001de8 <_malloc_r+0x20>
 8001e46:	684b      	ldr	r3, [r1, #4]
 8001e48:	428c      	cmp	r4, r1
 8001e4a:	bf16      	itet	ne
 8001e4c:	6063      	strne	r3, [r4, #4]
 8001e4e:	6013      	streq	r3, [r2, #0]
 8001e50:	460c      	movne	r4, r1
 8001e52:	e7eb      	b.n	8001e2c <_malloc_r+0x64>
 8001e54:	460c      	mov	r4, r1
 8001e56:	6849      	ldr	r1, [r1, #4]
 8001e58:	e7cc      	b.n	8001df4 <_malloc_r+0x2c>
 8001e5a:	1cc4      	adds	r4, r0, #3
 8001e5c:	f024 0403 	bic.w	r4, r4, #3
 8001e60:	42a0      	cmp	r0, r4
 8001e62:	d005      	beq.n	8001e70 <_malloc_r+0xa8>
 8001e64:	1a21      	subs	r1, r4, r0
 8001e66:	4630      	mov	r0, r6
 8001e68:	f000 f82e 	bl	8001ec8 <_sbrk_r>
 8001e6c:	3001      	adds	r0, #1
 8001e6e:	d0cf      	beq.n	8001e10 <_malloc_r+0x48>
 8001e70:	6025      	str	r5, [r4, #0]
 8001e72:	e7db      	b.n	8001e2c <_malloc_r+0x64>
 8001e74:	200000b4 	.word	0x200000b4
 8001e78:	200000b8 	.word	0x200000b8

08001e7c <_realloc_r>:
 8001e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7e:	4607      	mov	r7, r0
 8001e80:	4614      	mov	r4, r2
 8001e82:	460e      	mov	r6, r1
 8001e84:	b921      	cbnz	r1, 8001e90 <_realloc_r+0x14>
 8001e86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	f7ff bf9c 	b.w	8001dc8 <_malloc_r>
 8001e90:	b922      	cbnz	r2, 8001e9c <_realloc_r+0x20>
 8001e92:	f7ff ff4d 	bl	8001d30 <_free_r>
 8001e96:	4625      	mov	r5, r4
 8001e98:	4628      	mov	r0, r5
 8001e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e9c:	f000 f826 	bl	8001eec <_malloc_usable_size_r>
 8001ea0:	42a0      	cmp	r0, r4
 8001ea2:	d20f      	bcs.n	8001ec4 <_realloc_r+0x48>
 8001ea4:	4621      	mov	r1, r4
 8001ea6:	4638      	mov	r0, r7
 8001ea8:	f7ff ff8e 	bl	8001dc8 <_malloc_r>
 8001eac:	4605      	mov	r5, r0
 8001eae:	2800      	cmp	r0, #0
 8001eb0:	d0f2      	beq.n	8001e98 <_realloc_r+0x1c>
 8001eb2:	4631      	mov	r1, r6
 8001eb4:	4622      	mov	r2, r4
 8001eb6:	f7ff ff17 	bl	8001ce8 <memcpy>
 8001eba:	4631      	mov	r1, r6
 8001ebc:	4638      	mov	r0, r7
 8001ebe:	f7ff ff37 	bl	8001d30 <_free_r>
 8001ec2:	e7e9      	b.n	8001e98 <_realloc_r+0x1c>
 8001ec4:	4635      	mov	r5, r6
 8001ec6:	e7e7      	b.n	8001e98 <_realloc_r+0x1c>

08001ec8 <_sbrk_r>:
 8001ec8:	b538      	push	{r3, r4, r5, lr}
 8001eca:	2300      	movs	r3, #0
 8001ecc:	4c05      	ldr	r4, [pc, #20]	; (8001ee4 <_sbrk_r+0x1c>)
 8001ece:	4605      	mov	r5, r0
 8001ed0:	4608      	mov	r0, r1
 8001ed2:	6023      	str	r3, [r4, #0]
 8001ed4:	f7fe fca8 	bl	8000828 <_sbrk>
 8001ed8:	1c43      	adds	r3, r0, #1
 8001eda:	d102      	bne.n	8001ee2 <_sbrk_r+0x1a>
 8001edc:	6823      	ldr	r3, [r4, #0]
 8001ede:	b103      	cbz	r3, 8001ee2 <_sbrk_r+0x1a>
 8001ee0:	602b      	str	r3, [r5, #0]
 8001ee2:	bd38      	pop	{r3, r4, r5, pc}
 8001ee4:	200000c0 	.word	0x200000c0

08001ee8 <__malloc_lock>:
 8001ee8:	4770      	bx	lr

08001eea <__malloc_unlock>:
 8001eea:	4770      	bx	lr

08001eec <_malloc_usable_size_r>:
 8001eec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ef0:	1f18      	subs	r0, r3, #4
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	bfbc      	itt	lt
 8001ef6:	580b      	ldrlt	r3, [r1, r0]
 8001ef8:	18c0      	addlt	r0, r0, r3
 8001efa:	4770      	bx	lr

08001efc <_init>:
 8001efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001efe:	bf00      	nop
 8001f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f02:	bc08      	pop	{r3}
 8001f04:	469e      	mov	lr, r3
 8001f06:	4770      	bx	lr

08001f08 <_fini>:
 8001f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f0a:	bf00      	nop
 8001f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f0e:	bc08      	pop	{r3}
 8001f10:	469e      	mov	lr, r3
 8001f12:	4770      	bx	lr
