#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 14 17:18:50 2023
# Process ID: 63457
# Current directory: /home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.runs/design_1_mic_test_0_0_synth_1
# Command line: vivado -log design_1_mic_test_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mic_test_0_0.tcl
# Log file: /home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.runs/design_1_mic_test_0_0_synth_1/design_1_mic_test_0_0.vds
# Journal file: /home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.runs/design_1_mic_test_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_mic_test_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_mic_test_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63502
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.281 ; gain = 0.000 ; free physical = 2111 ; free virtual = 4161
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mic_test_0_0' [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.gen/sources_1/bd/design_1/ip/design_1_mic_test_0_0/synth/design_1_mic_test_0_0.vhd:65]
INFO: [Synth 8-3491] module 'mic_test' declared at '/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.srcs/sources_1/new/MIC_Read.vhd:5' bound to instance 'U0' of component 'mic_test' [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.gen/sources_1/bd/design_1/ip/design_1_mic_test_0_0/synth/design_1_mic_test_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mic_test' [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.srcs/sources_1/new/MIC_Read.vhd:13]
WARNING: [Synth 8-614] signal 'PDMclk' is read in the process but is not in the sensitivity list [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.srcs/sources_1/new/MIC_Read.vhd:19]
WARNING: [Synth 8-614] signal 'temp_mic' is read in the process but is not in the sensitivity list [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.srcs/sources_1/new/MIC_Read.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mic_test' (1#1) [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.srcs/sources_1/new/MIC_Read.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_mic_test_0_0' (2#1) [/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.gen/sources_1/bd/design_1/ip/design_1_mic_test_0_0/synth/design_1_mic_test_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.281 ; gain = 0.000 ; free physical = 2120 ; free virtual = 4170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.281 ; gain = 0.000 ; free physical = 1704 ; free virtual = 3754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.281 ; gain = 0.000 ; free physical = 1703 ; free virtual = 3753
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.281 ; gain = 0.000 ; free physical = 1682 ; free virtual = 3732
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.180 ; gain = 0.000 ; free physical = 1145 ; free virtual = 3195
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.180 ; gain = 0.000 ; free physical = 1145 ; free virtual = 3195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 2038 ; free virtual = 4087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 2038 ; free virtual = 4087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 2038 ; free virtual = 4087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 2032 ; free virtual = 4082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 2018 ; free virtual = 4071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1902 ; free virtual = 3956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1902 ; free virtual = 3956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     3|
|6     |LUT6 |     5|
|7     |FDRE |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.180 ; gain = 31.898 ; free physical = 1894 ; free virtual = 3948
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2508.180 ; gain = 0.000 ; free physical = 1959 ; free virtual = 4012
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.188 ; gain = 31.898 ; free physical = 1959 ; free virtual = 4012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.188 ; gain = 0.000 ; free physical = 1945 ; free virtual = 3999
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.188 ; gain = 0.000 ; free physical = 1974 ; free virtual = 4028
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bca932a9
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2508.188 ; gain = 32.023 ; free physical = 2115 ; free virtual = 4169
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.runs/design_1_mic_test_0_0_synth_1/design_1_mic_test_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mic_test_0_0, cache-ID = febc50d147b12c1c
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/MIC_Read_Test/MIC_Read_Test.runs/design_1_mic_test_0_0_synth_1/design_1_mic_test_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mic_test_0_0_utilization_synth.rpt -pb design_1_mic_test_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 17:19:16 2023...
