// Seed: 1964348565
module module_0 (
    output wor id_0,
    output wire id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    output tri id_9,
    input tri0 id_10,
    input wire id_11,
    input wand id_12,
    input wor id_13,
    output wor id_14,
    output supply0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output tri id_18,
    input supply1 id_19
    , id_21
);
  assign id_17 = 1'b0;
  wire id_22;
  initial @(1'b0 or negedge 1);
  assign id_21 = id_8;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  supply1 id_3;
  assign id_0 = 1;
  module_0(
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign id_3 = 1;
endmodule
