00100228 T ad7768_evb_clear_status
001002e8 T ad7768_evb_verify_status
001018c4 T ad7768_get_ch_mode
001016bc T ad7768_get_ch_state
0010156c T ad7768_get_conv_op
001015fc T ad7768_get_crc_sel
0010140c T ad7768_get_dclk_div
001012c4 T ad7768_get_mclk_div
001017d8 T ad7768_get_mode_config
0010123c T ad7768_get_power_mode
00100fa0 T ad7768_get_sleep_mode
001003e0 t ad7768_if_gpio_setup
0010183c T ad7768_set_ch_mode
00101634 T ad7768_set_ch_state
00101444 T ad7768_set_conv_op
001015a4 T ad7768_set_crc_sel
001012fc T ad7768_set_dclk_div
00101274 T ad7768_set_mclk_div
00101704 T ad7768_set_mode_config
00100fd8 T ad7768_set_mode_pins
00101124 T ad7768_set_power_mode
00100f44 T ad7768_set_sleep_mode
0010190c T ad7768_setup
00100cdc T ad7768_spi_read
00100e28 T ad7768_spi_read_mask
00100dac T ad7768_spi_write
00100e8c T ad7768_spi_write_mask
0011c984 T __aeabi_idiv
00113764 W __aeabi_idiv0
0011cba4 T __aeabi_idivmod
00113764 W __aeabi_ldiv0
00113558 T __aeabi_uidiv
00113744 T __aeabi_uidivmod
00113768 T __aeabi_uldivmod
001117c0 T align_malloc
00110dc0 T alt_acp_id_map_dynamic_read_options_set
00110a98 T alt_acp_id_map_dynamic_read_set
00110e14 T alt_acp_id_map_dynamic_write_options_set
00110c2c T alt_acp_id_map_dynamic_write_set
001106c0 T alt_acp_id_map_fixed_read_set
001108ac T alt_acp_id_map_fixed_write_set
00110e68 T alt_acp_id_map_read_options_get
001111c8 T alt_acp_id_map_write_options_get
00110438 T alt_addr_space_remap
00112624 T alt_cache_l1_branch_disable
001125d8 T alt_cache_l1_branch_enable
00112670 T alt_cache_l1_branch_invalidate
001126a4 T alt_cache_l1_branch_is_enabled
001120a0 T alt_cache_l1_data_clean
00112134 T alt_cache_l1_data_clean_all
00112030 t alt_cache_l1_data_clean_helper
00111db0 T alt_cache_l1_data_disable
00111d54 T alt_cache_l1_data_enable
00111ec4 T alt_cache_l1_data_invalidate
00111f38 T alt_cache_l1_data_invalidate_all
00111e54 t alt_cache_l1_data_invalidate_helper
00111e0c T alt_cache_l1_data_is_enabled
001122bc T alt_cache_l1_data_purge
00112350 T alt_cache_l1_data_purge_all
0011224c t alt_cache_l1_data_purge_helper
00111c0c T alt_cache_l1_disable_all
00111be0 T alt_cache_l1_enable_all
00111c90 T alt_cache_l1_instruction_disable
00111c34 T alt_cache_l1_instruction_enable
00111d24 T alt_cache_l1_instruction_invalidate
00111cdc T alt_cache_l1_instruction_is_enabled
00112544 T alt_cache_l1_parity_disable
00112468 T alt_cache_l1_parity_enable
00112590 T alt_cache_l1_parity_is_enabled
00112738 T alt_cache_l1_prefetch_disable
001126ec T alt_cache_l1_prefetch_enable
00112784 T alt_cache_l1_prefetch_is_enabled
00112de8 T alt_cache_l2_clean
00112e60 T alt_cache_l2_clean_all
00112d14 t alt_cache_l2_clean_helper
00112a4c T alt_cache_l2_disable
00113260 T alt_cache_l2_ecc_start
00112a0c T alt_cache_l2_enable
001127cc T alt_cache_l2_init
00113110 T alt_cache_l2_int_disable
001130b4 T alt_cache_l2_int_enable
00113194 T alt_cache_l2_int_raw_status_get
001131b8 T alt_cache_l2_int_status_clear
00113170 T alt_cache_l2_int_status_get
00112c18 T alt_cache_l2_invalidate
00112c90 T alt_cache_l2_invalidate_all
00112b48 t alt_cache_l2_invalidate_helper
00112a84 T alt_cache_l2_is_enabled
0011298c T alt_cache_l2_parity_disable
00112928 T alt_cache_l2_parity_enable
001129c4 T alt_cache_l2_parity_is_enabled
001128a8 T alt_cache_l2_prefetch_disable
00112870 T alt_cache_l2_prefetch_enable
001128e0 T alt_cache_l2_prefetch_is_enabled
00112fb8 T alt_cache_l2_purge
00113030 T alt_cache_l2_purge_all
00112ee4 t alt_cache_l2_purge_helper
00112acc T alt_cache_l2_sync
00112854 T alt_cache_l2_uninit
001280e0 d alt_cache_l2_waymask
00111984 T alt_cache_system_clean
001118b4 T alt_cache_system_disable
0011188c T alt_cache_system_enable
001118dc T alt_cache_system_invalidate
00111a18 T alt_cache_system_purge
0010f768 T alt_clk_clkmgr_reinit
0010fa0c T alt_clk_clkmgr_uninit
00106644 T alt_clk_clock_disable
00106ac0 T alt_clk_clock_enable
0010a24c T alt_clk_divider_get
0010aeac T alt_clk_divider_set
00108338 T alt_clk_ext_clk_freq_get
00108160 T alt_clk_ext_clk_freq_set
0010d078 T alt_clk_freq_get
0010ec7c T alt_clk_group_cfg_raw_get
0010f010 T alt_clk_group_cfg_raw_set
0010ebb8 T alt_clk_irq_disable
0010ec1c T alt_clk_irq_enable
00106f7c T alt_clk_is_enabled
00105c28 T alt_clk_is_in_safe_mode
00105a44 T alt_clk_lock_status_clear
00105aa4 T alt_clk_lock_status_get
0010ae04 t alt_clkmgr_is_val_modulo_n
00105820 t alt_clk_mgr_wait
00105cf0 T alt_clk_pll_bypass_disable
001060ac T alt_clk_pll_bypass_enable
001083f0 T alt_clk_pll_cfg_get
00108904 T alt_clk_pll_cfg_set
0010f3e8 T alt_clk_pll_cntr_maxfreq_recalc
001059a8 t alt_clk_pllcounter_write
0010a0a4 T alt_clk_pll_guard_band_get
0010a148 T alt_clk_pll_guard_band_set
0010640c T alt_clk_pll_is_bypassed
00105acc T alt_clk_pll_is_locked
001058e4 t alt_clk_pll_lock_wait
00106528 T alt_clk_pll_source_get
00105868 T alt_clk_plls_settle_wait
00108e60 T alt_clk_pll_vco_cfg_get
00109738 T alt_clk_pll_vco_cfg_set
00108fb0 t alt_clk_pll_vco_chg_methods_get
00109b40 T alt_clk_pll_vco_freq_get
00105b94 T alt_clk_safe_mode_clear
001074ec T alt_clk_source_get
00107c74 T alt_clk_source_set
0010a948 t alt_clk_within_freq_limits
001026a4 T altera_gpio_direction_input
001026c8 T altera_gpio_direction_output
00102524 T altera_gpio_get
00102700 T altera_gpio_get_direction
00102610 T altera_gpio_get_optional
00102818 T altera_gpio_get_value
0011d358 R altera_gpio_platform_ops
00102660 T altera_gpio_remove
00102728 T altera_gpio_set_value
0011d378 R altera_platform_ops
001028d8 T altera_spi_init
001029d0 T altera_spi_remove
001029f4 T altera_spi_write_and_read
00128000 d alt_ext_clk_paramblok
001101c0 T alt_globaltmr_autoinc_get
001101e4 T alt_globaltmr_autoinc_mode_start
0011021c T alt_globaltmr_autoinc_mode_stop
00110130 T alt_globaltmr_autoinc_set
0010feec T alt_globaltmr_comp_get
0010ff5c T alt_globaltmr_comp_get64
0010fff4 T alt_globaltmr_comp_mode_start
0011002c T alt_globaltmr_comp_mode_stop
0010fd9c T alt_globaltmr_comp_set
0010fe40 T alt_globaltmr_comp_set64
0010fd78 T alt_globaltmr_counter_get_hi32
0010fd54 T alt_globaltmr_counter_get_low32
0010fba0 T alt_globaltmr_get
0010fc84 T alt_globaltmr_get64
0010fae4 T alt_globaltmr_init
00110378 T alt_globaltmr_int_clear_pending
001102a8 T alt_globaltmr_int_disable
001102e0 T alt_globaltmr_int_enable
001103dc T alt_globaltmr_int_if_pending_clear
00110340 T alt_globaltmr_int_is_enabled
001103a4 T alt_globaltmr_int_is_pending
00110254 T alt_globaltmr_is_autoinc_mode
00110064 T alt_globaltmr_is_comp_mode
0010fa34 T alt_globaltmr_is_running
0011028c T alt_globaltmr_maxcounter_get
0011009c T alt_globaltmr_prescaler_get
001100c8 T alt_globaltmr_prescaler_set
0010ffc0 T alt_globaltmr_remain_get
0010fb5c T alt_globaltmr_start
0010fb18 T alt_globaltmr_stop
0010fa6c T alt_globaltmr_uninit
00113204 W alt_int_dist_pending_clear
001105a0 T alt_l2_addr_filter_cfg_get
00110630 T alt_l2_addr_filter_cfg_set
00110560 T alt_mpu_addr_space_remap_0_to_sdram
00128040 d alt_pll_clk_paramblok
001280a0 d alt_pll_cntr_maxfreq
00105694 T alt_reset_cold_reset
00105660 T alt_reset_event_clear
0010563c T alt_reset_event_get
001056c0 T alt_reset_warm_reset
0011a294 T __any_on
001193f4 T __ascii_mbtowc
0011c224 T __ascii_wctomb
001031a0 T axi_adc_delay_calibrate
001030a8 T axi_adc_delay_set
00103a3c T axi_adc_get_calib_bias
001038d8 T axi_adc_get_calib_phase
00103708 T axi_adc_get_calib_phase_scale
00103968 T axi_adc_get_calib_scale
00102fb4 T axi_adc_get_sampling_freq
00103068 T axi_adc_idelay_set
00103b94 T axi_adc_init
00102e4c T axi_adc_pn_mon
00102d3c T axi_adc_read
00103d68 T axi_adc_remove
001039b0 T axi_adc_set_calib_bias
00103890 T axi_adc_set_calib_phase
00103570 T axi_adc_set_calib_phase_scale
00103920 T axi_adc_set_calib_scale
00102dbc T axi_adc_set_pnsel
00103a9c T axi_adc_update_active_channels
00102d7c T axi_adc_write
00102070 T axi_dmac_init
00101d9c T axi_dmac_read
00102174 T axi_dmac_remove
00101e1c T axi_dmac_transfer
00101ddc T axi_dmac_write
001021b0 T axi_io_read
001021f4 T axi_io_write
00102104 T axi_wait
00119f90 T __b2d
00119628 T _Balloc
001196b0 T _Bfree
0011db80 r blanks.8400
0011d9d0 r blanks.8421
00100a18 T cache_configuration
00100a00 T cache_fun
001138c0 T calloc
001138e0 T _calloc_r
00118518 T _cleanup
0011a880 T cleanup_glue
001183dc T _cleanup_r
0010530c T clear_irq
00102b7c T _close
0011c290 T _close_r
00128aa0 b completed.7622
00104b7c T construct_extended_mm_to_mm_descriptor
00104c34 T construct_extended_mm_to_mm_descriptor_64
00104a0c T construct_extended_mm_to_st_descriptor
00104ac4 T construct_extended_mm_to_st_descriptor_64
0010489c T construct_extended_st_to_mm_descriptor
00104954 T construct_extended_st_to_mm_descriptor_64
00104838 T construct_standard_mm_to_mm_descriptor
001047d4 T construct_standard_mm_to_st_descriptor
00104770 T construct_standard_st_to_mm_descriptor
0011a228 T __copybits
         w __cs3_argc
         w __cs3_argv
01100040 A __cs3_heap_end
00128a98 D __cs3_heap_limit
00128b08 B __cs3_heap_start
00100040 T __cs3_interrupt_vector
00100040 T __cs3_interrupt_vector_arm
0011cd60 T __cs3_isr_dabort
0011cd68 T __cs3_isr_fiq
0011cd50 T __cs3_isr_interrupt
0011cd64 T __cs3_isr_irq
0011cd5c T __cs3_isr_pabort
0011cd50 W __cs3_isr_reserved
0011cd58 T __cs3_isr_swi
0011cd54 T __cs3_isr_undef
0011cc1c T __cs3_premain
fffe0000 ? __cs3_region_end_boot_rom
00000000 ? __cs3_region_end_oc_ram
01100040 T __cs3_region_end_ram
fffd0000 A __cs3_region_init_boot_rom
ffff0000 A __cs3_region_init_oc_ram
00100040 A __cs3_region_init_ram
00000000 A __cs3_region_init_size_boot_rom
00000000 A __cs3_region_init_size_oc_ram
00028a60 A __cs3_region_init_size_ram
00000002 A __cs3_region_num
0011dcec R __cs3_regions
0011dd14 R __cs3_regions_end
00010000 A __cs3_region_size_boot_rom
00010000 A __cs3_region_size_oc_ram
01000000 A __cs3_region_size_ram
fffd0000 ? __cs3_region_start_boot_rom
ffff0000 ? __cs3_region_start_oc_ram
00100040 T __cs3_region_start_ram
00000000 A __cs3_region_zero_size_boot_rom
00000000 A __cs3_region_zero_size_oc_ram
00000068 A __cs3_region_zero_size_ram
00100080 T __cs3_reset
00100080 T __cs3_reset_cycloneV_dk_ram
01100040 A __cs3_stack
         U __cs3_start_asm
00100084 T __cs3_start_c
00111ab8 t cssidr_decode_helper
0011dba0 R _ctype_
0011a068 T __d2b
         w __deregister_frame_info
0010011c t deregister_tm_clones
00105564 T disable_global_interrupt_mask
001054d4 T disable_stop_on_early_termination
00105444 T disable_stop_on_error
00104234 T div64_u64_rem
0011c984 T __divsi3
0011c98c t .divsi3_skip_div0_test
001042d4 T div_u64
00104280 T div_u64_rem
001041d0 T do_div
00100184 t __do_global_dtors_aux
0011dce8 r __do_global_dtors_aux_fini_array_entry
00120004 D __dso_handle
00116f10 T _dtoa_r
00128aa0 D _edata
0011cdf0 r __EH_FRAME_BEGIN__
001043b0 T enable_all_caches
001045a8 T enable_branch_prediction
00104564 T enable_caches
001045ec T enable_early_BRESP
00104660 T enable_exclusive_caching
0010551c T enable_global_interrupt_mask
00104588 T enable_L1_D
00104640 T enable_L1_D_side_prefetch
00104598 T enable_L1_I
001045b8 T enable_L2
00104650 T enable_L2_prefetch_hint
001046a4 T enable_L2_speculative_linefill
001043d0 T enable_MMU
00104690 T enable_SCU
0010548c T enable_stop_on_early_termination
001053fc T enable_stop_on_error
001045c8 T enable_store_buffer_device_limitation
00104610 T enable_write_full_line_zeros
00128b08 B _end
00128b08 B __end
00128b00 B errno
0011cd6c T __errno
0011dd18 R _etext
         w exit
0011c424 T fclose
0011c2c8 T _fclose_r
001183a4 T fflush
00118310 T _fflush_r
00103f84 T field_get
00103f48 T field_prep
00103e70 T find_closest
00103d90 T find_first_set_bit
00103dfc T find_last_set_bit
0011dcd0 R _fini
0011dcec R __fini_array_end
0011dce8 R __fini_array_start
00104490 t Finished
001116a0 T fpga_dma_config_transfer
00111670 T fpga_dma_init
001115a0 T fpga_dma_read_bit
00111528 T fpga_dma_read_reg
00111760 T fpga_dma_start_transfer
00111790 T fpga_dma_transfer_done
001115dc T fpga_dma_write_bit
00111560 T fpga_dma_write_reg
00118468 t __fp_lock
00118708 T __fp_lock_all
0011849c t __fp_unlock
0011872c T __fp_unlock_all
0011c5e8 T fputwc
0011c43c T __fputwc
0011c540 T _fputwc_r
001001c8 t frame_dummy
0011dccc r __frame_dummy_init_array_entry
0011cdf0 r __FRAME_END__
00113998 T free
00118864 T _free_r
00102bb4 T _fstat
0011c624 T _fstat_r
00100040 T _ftext
0011d480 r __func__.6790
00118ff4 T _fwalk
0011906c T _fwalk_reent
0011cbc4 W __generic_gxx_active_p
0011cbe0 W __generic_gxx_getspecific
0011cbcc W __generic_gxx_key_create
0011cbcc t __generic_gxx_key_create.localalias.2
0011cbd8 W __generic_gxx_key_delete
0011cc18 W __generic_gxx_mutex_destroy
0011cbf4 W __generic_gxx_mutex_init_function
0011cc14 W __generic_gxx_mutex_lock
0011cc10 W __generic_gxx_mutex_trylock
0011cc0c W __generic_gxx_mutex_unlock
0011cbd4 W __generic_gxx_once
0011cbf8 W __generic_gxx_recursive_mutex_destroy
0011cbf8 t __generic_gxx_recursive_mutex_destroy.localalias.1
0011cbf0 W __generic_gxx_recursive_mutex_init_function
0011cbf0 t __generic_gxx_recursive_mutex_init_function.localalias.0
0011cc08 W __generic_gxx_recursive_mutex_lock
0011cc04 W __generic_gxx_recursive_mutex_trylock
0011cc00 W __generic_gxx_recursive_mutex_unlock
0011cbe8 W __generic_gxx_setspecific
0011322c t get_current_cpu_num
001190ec t __get_current_locale
00113970 T __getreent
0011d9c8 R _global_impure_ptr
00128928 D __global_locale
0010238c T gpio_direction_input
001023d4 T gpio_direction_output
00102238 T gpio_get
0010242c T gpio_get_direction
001022b0 T gpio_get_optional
001024d4 T gpio_get_value
00102344 T gpio_remove
0010247c T gpio_set_value
00103fe8 T greatest_common_divisor
00128a94 d heap.5522
00119884 T __hi0bits
0010416c T hweight8
00119974 T __i2b
001280f0 d impure_data
001280e8 D _impure_ptr
0011dca4 R _init
0011dcd0 R __init_array_end
0011dcc0 R __init_array_start
00104500 T initialize_L2C
00114358 t __init___malloc_lock_object
00118750 t __init___sfp_lock
0011875c t __init___sinit_lock
001044bc t init_ttb_1
001046b8 T invalidate_and_flush
00102bf0 T _isatty
0011c664 T _isatty_r
         w _ITM_deregisterTMCloneTable
         w _ITM_registerTMCloneTable
00120000 d __JCR_END__
00120000 d __JCR_LIST__
         w _Jv_RegisterClasses
00002c02 a L1_DEVICE_010_00
00000c0a a L1_NORMAL_000_10
00000c0e a L1_NORMAL_000_11
00001c0e a L1_NORMAL_001_11
00005c06 a L1_NORMAL_101_01
00005c0e a L1_NORMAL_101_11
00006c0a a L1_NORMAL_110_10
00006c0e a L1_NORMAL_110_11
00007c06 a L1_NORMAL_111_01
00007c0a a L1_NORMAL_111_10
00017c0e a L1_NORMAL_111_11
00124000 d L1_TTB
fffef000 a L2CC_PL310
0011cd78 T __libc_init_array
001198dc T __lo0bits
00119200 T localeconv
001191d4 T __localeconv_l
001191dc T _localeconv_r
001191a0 T __locale_ctype_ptr
00119198 T __locale_ctype_ptr_l
00119174 T __locale_mb_cur_max
00103fc0 T log_base_2
00104428 t Loop1
00104464 t Loop2
00104468 t Loop3
00102c28 T _lseek
0011c69c T _lseek_r
00119c44 T __lshift
001004a4 T main
00113980 T malloc
00128518 D __malloc_av_
00128ac0 B __malloc_current_mallinfo
00114340 T __malloc_lock
00128af0 b __malloc_lock_object
00128ae8 B __malloc_max_sbrked_mem
00128aec B __malloc_max_total_mem
001139b0 T _malloc_r
00128920 D __malloc_sbrk_base
00128abc B __malloc_top_pad
00118768 T _malloc_trim_r
00128924 D __malloc_trim_threshold
0011434c T __malloc_unlock
001193a0 T _mbtowc_r
00119d30 T __mcmp
00119d90 T __mdiff
00119440 T memchr
0011411c T memcpy
001194e0 T memmove
00114230 T memset
0011db58 R __mprec_bigtens
0011a1ec T _mprec_log10
0011da68 R __mprec_tens
0011db30 R __mprec_tinytens
001196cc T __multadd
00119994 T __multiply
00111868 t null_printf
00128aa4 b object.7627
0011d218 R one_shot_pin_ctrl_mode_sel
0011da58 r p05.7236
00128afc B _PathLocale
00104534 t poll_invalidate
00119b48 T __pow5mult
0011dcc0 R __preinit_array_end
0011dcbc R __preinit_array_start
00114398 T printf
00114364 T _printf_r
001144d0 T puts
001143d0 T _puts_r
00116d38 t quorem
0011a16c T __ratio
001040bc T rational_best_approximation
00102c68 T _read
001050b4 T read_busy
00104f90 T read_csr_control
00104fbc T read_csr_read_descriptor_buffer_fill_level
00105050 T read_csr_read_sequence_number
00105020 T read_csr_response_buffer_fill_level
00104f68 T read_csr_status
00104fec T read_csr_write_descriptor_buffer_fill_level
00105080 T read_csr_write_sequence_number
001050f0 T read_descriptor_buffer_empty
0010512c T read_descriptor_buffer_full
001052d0 T read_irq
00104ed4 T read_mm_response
0011c6e0 T _read_r
0010521c T read_resetting
00105168 T read_response_buffer_empty
001051a4 T read_response_buffer_full
001051e0 T read_stopped
00105294 T read_stopped_on_early_termination
00105258 T read_stopped_on_error
0011a314 T _realloc_r
0011a8ac T _reclaim_reent
         w __register_frame_info
0010014c t register_tm_clones
001053c8 T reset_dispatcher
0011979c T __s2b
00116b28 t __sbprintf
0011c10c t __sbprintf
0011cce4 T _sbrk
001144e8 T _sbrk_r
0011aa54 T __sclose
0011a9cc T __seofread
001191b4 T setlocale
0011910c T _setlocale_r
001180e8 T __sflush_r
001184d0 T __sfmoreglue
001185c4 T __sfp
00128af8 b __sfp_lock
001186d8 T __sfp_lock_acquire
001186e4 T __sfp_lock_release
00118b44 T __sfvwrite_r
00000000 a shift
00000000 a shift
00118530 T __sinit
00128af4 b __sinit_lock
001186f0 T __sinit_lock_acquire
001186fc T __sinit_lock_release
00104484 t Skip
001192b8 T __smakebuf_r
00101ca8 T spi_init
00101d20 T spi_remove
00101d54 T spi_write_and_read
0011ade4 T __sprint_r
0011ad3c t __sprint_r.part.0
0011a99c T __sread
00104360 T srt_to_uint32
0011aa28 T __sseek
0011d20c R standard_pin_ctrl_mode_sel
00100110 T _start
001055f4 T start_descriptors
00105380 T start_dispatcher
001183e8 t std.isra.0
001055ac T stop_descriptors
00105338 T stop_dispatcher
0011aa68 T strcmp
00114540 T strlen
00104310 T str_to_int32
001148c0 T strtol
00114888 T strtol_l
0011461c t _strtol_l.isra.0
00114838 T _strtol_r
00114b78 T strtoul
00114b40 T strtoul_l
00114914 t _strtoul_l.isra.0
00114af0 T _strtoul_r
0011c84c T __swbuf
0011c724 T __swbuf_r
00119224 T __swhatbuf_r
0011a9d4 T __swrite
00116bf4 T __swsetup_r
00128aa0 D __TMC_END__
001137a8 T __udivmoddi4
00113558 T __udivsi3
00113558 t .udivsi3_skip_div0_test
00119f28 T __ulp
0011c0e4 T vfiprintf
0011ae00 T _vfiprintf_r
0011cc6c t __vfp_init
00116b00 T vfprintf
00114bd0 T _vfprintf_r
0011c8f4 T wcrtomb
0011c86c T _wcrtomb_r
0011c1d8 T _wctomb_r
00102c94 T _write
00104d8c T write_extended_descriptor
0011c24c T _write_r
00104cec T write_standard_descriptor
0011db90 r zeroes.8401
0011d9e0 r zeroes.8422
