{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"comment","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Comment","preciseIdentifier":"s:11VHDLParsing7CommentV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"]}]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/statement\/comment(value:)"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","sections":[],"metadata":{"roleHeading":"Case","externalID":"s:11VHDLParsing9StatementO7commentyAcA7CommentV_tcACmF","symbolKind":"case","modules":[{"name":"VHDLParsing"}],"role":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"comment"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing7CommentV","kind":"typeIdentifier","text":"Comment"},{"kind":"text","text":")"}],"title":"Statement.comment(value:)"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Statement"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"abstract":[{"text":"A comment, e.g. ","type":"text"},{"code":"-- This is a comment.","type":"codeVoice"},{"text":".","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Statement\/comment(value:)"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/Comment":{"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Comment","kind":"identifier"}],"title":"Comment","kind":"symbol","navigatorTitle":[{"text":"Comment","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","role":"symbol","type":"topic","abstract":[{"text":"A single-lined VHDL comment.","type":"text"}],"url":"\/documentation\/vhdlparsing\/comment"},"doc://VHDLParsing/documentation/VHDLParsing/Statement/comment(value:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Statement\/comment(value:)","title":"Statement.comment(value:)","url":"\/documentation\/vhdlparsing\/statement\/comment(value:)","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"comment"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing7CommentV","kind":"typeIdentifier","text":"Comment"},{"kind":"text","text":")"}],"abstract":[{"text":"A comment, e.g. ","type":"text"},{"code":"-- This is a comment.","type":"codeVoice"},{"type":"text","text":"."}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Statement":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Statement","title":"Statement","url":"\/documentation\/vhdlparsing\/statement","type":"topic","role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Statement","kind":"identifier"}],"navigatorTitle":[{"text":"Statement","kind":"identifier"}],"abstract":[{"type":"text","text":"A statement is a a full operation that contains expressions that resolve to some value or logic that is"},{"text":" ","type":"text"},{"type":"text","text":"performed."}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}