Protel Design System Design Rule Check
PCB File : E:\githubLib\switch485\switch485\DXP\home_Project\home.PcbDoc
Date     : 2018/11/5
Time     : 23:05:17

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (0.236mil < 10mil) Between Track (2826.968mil,1905.354mil)(4952.835mil,1905.354mil) on Keep-Out Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (3294.41mil,2067.008mil)(3295mil,2067.598mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (3295mil,2067.598mil)(3295mil,2080mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (3283.78mil,2091.22mil)(3295mil,2080mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (0.236mil < 10mil) Between Track (2826.968mil,1905.354mil)(4952.835mil,1905.354mil) on Keep-Out Layer And Pad P3-1(4081.811mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (4040mil,2190mil)(4060mil,2190mil) on Bottom Layer And Pad P3-1(4081.811mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (0.236mil < 10mil) Between Track (2826.968mil,1905.354mil)(4952.835mil,1905.354mil) on Keep-Out Layer And Pad P4-1(4475.512mil,2067.008mil) on Multi-Layer 
   Violation between Clearance Constraint: (0.236mil < 10mil) Between Track (2826.968mil,1905.354mil)(4952.835mil,1905.354mil) on Keep-Out Layer And Pad P1-1(3688.11mil,2067.008mil) on Multi-Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (3294.41mil,2067.008mil)(3295mil,2067.598mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer Location : [X = 3294.705mil][Y = 2067.303mil]
   Violation between Short-Circuit Constraint: Between Track (3295mil,2067.598mil)(3295mil,2080mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer Location : [X = 3295mil][Y = 2073.799mil]
   Violation between Short-Circuit Constraint: Between Track (3283.78mil,2091.22mil)(3295mil,2080mil) on Bottom Layer And Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer Location : [X = 3289.39mil][Y = 2085.61mil]
   Violation between Short-Circuit Constraint: Between Track (4040mil,2190mil)(4060mil,2190mil) on Bottom Layer And Pad P3-1(4081.811mil,2067.008mil) on Multi-Layer Location : [X = 4050mil][Y = 2190mil]
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(4834.724mil,2035.512mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(4834.724mil,3925.276mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(2944.961mil,2035.512mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(2944.961mil,3925.276mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad P2-1(3294.41mil,2067.008mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad P3-1(4081.811mil,2067.008mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad P4-1(4475.512mil,2067.008mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
   Violation between Hole Size Constraint: (216.535mil > 100mil) Pad P1-1(3688.11mil,2067.008mil) on Multi-Layer Actual Rectangular Hole Width = 216.535mil
Rule Violations :8

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.27mil < 10mil) Between Via (3765mil,3360mil) from Top Layer to Bottom Layer And Pad C14-2(3724.936mil,3335.5mil) on Top Layer [Top Solder] Mask Sliver [5.27mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.207mil < 10mil) Between Via (3765mil,3360mil) from Top Layer to Bottom Layer And Pad C14-1(3725mil,3390mil) on Top Layer [Top Solder] Mask Sliver [7.207mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad L2-2(3949.685mil,3700mil) on Top Layer And Pad L2-1(3910.315mil,3700mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad L1-2(3950mil,3650mil) on Top Layer And Pad L1-1(3910.63mil,3650mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-12(3644.631mil,3376.705mil) on Top Layer And Pad U4-11(3670.222mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.778mil < 10mil) Between Via (3675mil,3415mil) from Top Layer to Bottom Layer And Pad U4-12(3644.631mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [6.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-13(3619.041mil,3376.705mil) on Top Layer And Pad U4-12(3644.631mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-14(3593.45mil,3376.705mil) on Top Layer And Pad U4-13(3619.041mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-15(3567.859mil,3376.705mil) on Top Layer And Pad U4-14(3593.45mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-16(3542.269mil,3376.705mil) on Top Layer And Pad U4-15(3567.859mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-17(3516.678mil,3376.705mil) on Top Layer And Pad U4-16(3542.269mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-18(3491.088mil,3376.705mil) on Top Layer And Pad U4-17(3516.678mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-19(3465.497mil,3376.705mil) on Top Layer And Pad U4-18(3491.088mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-20(3439.907mil,3376.705mil) on Top Layer And Pad U4-19(3465.497mil,3376.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-9(3644.631mil,3152.295mil) on Top Layer And Pad U4-10(3670.222mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-8(3619.041mil,3152.295mil) on Top Layer And Pad U4-9(3644.631mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-7(3593.45mil,3152.295mil) on Top Layer And Pad U4-8(3619.041mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-6(3567.859mil,3152.295mil) on Top Layer And Pad U4-7(3593.45mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-5(3542.269mil,3152.295mil) on Top Layer And Pad U4-6(3567.859mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-4(3516.678mil,3152.295mil) on Top Layer And Pad U4-5(3542.269mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-3(3491.088mil,3152.295mil) on Top Layer And Pad U4-4(3516.678mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-2(3465.497mil,3152.295mil) on Top Layer And Pad U4-3(3491.088mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-1(3439.907mil,3152.295mil) on Top Layer And Pad U4-2(3465.497mil,3152.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.347mil < 10mil) Between Via (3765mil,3045mil) from Top Layer to Bottom Layer And Pad R19-1(3737mil,3085mil) on Top Layer [Top Solder] Mask Sliver [6.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.972mil < 10mil) Between Via (3895mil,3280mil) from Top Layer to Bottom Layer And Pad R2-1(3855mil,3253mil) on Top Layer [Top Solder] Mask Sliver [5.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.096mil < 10mil) Between Via (3895mil,3280mil) from Top Layer to Bottom Layer And Pad R2-2(3855.064mil,3307.5mil) on Top Layer [Top Solder] Mask Sliver [6.096mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.079mil < 10mil) Between Via (3405mil,3520mil) from Top Layer to Bottom Layer And Via (3440mil,3505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.079mil] / [Bottom Solder] Mask Sliver [5.079mil]
Rule Violations :27

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Arc (3413.332mil,3142.453mil) on Top Overlay And Pad U4-1(3439.907mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Arc (4144.173mil,3144.764mil) on Top Overlay And Pad U1-1(4124.488mil,3180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.639mil < 10mil) Between Arc (4424.764mil,3080.827mil) on Top Overlay And Pad U5-1(4460mil,3100.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.118mil < 10mil) Between Arc (4377.74mil,2780.481mil) on Top Overlay And Pad Q3-2(4377.48mil,2744.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.118mil < 10mil) Between Arc (3835.26mil,2785.481mil) on Top Overlay And Pad Q2-2(3835mil,2749.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.118mil < 10mil) Between Arc (3215.26mil,2780.481mil) on Top Overlay And Pad Q1-2(3215mil,2744.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3704.936mil,3313mil)(3704.936mil,3338mil) on Top Overlay And Pad C14-2(3724.936mil,3335.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3704.936mil,3313mil)(3744.936mil,3313mil) on Top Overlay And Pad C14-2(3724.936mil,3335.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3744.936mil,3313mil)(3744.936mil,3338mil) on Top Overlay And Pad C14-2(3724.936mil,3335.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3709.936mil,3357.978mil) (3739.936mil,3367.978mil) on Top Overlay And Pad C14-2(3724.936mil,3335.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3744.936mil,3388mil)(3744.936mil,3413mil) on Top Overlay And Pad C14-1(3725mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3704.936mil,3413mil)(3744.936mil,3413mil) on Top Overlay And Pad C14-1(3725mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3704.936mil,3388mil)(3704.936mil,3413mil) on Top Overlay And Pad C14-1(3725mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3709.936mil,3357.978mil) (3739.936mil,3367.978mil) on Top Overlay And Pad C14-1(3725mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3572.978mil,3470.064mil) (3602.978mil,3480.064mil) on Top Overlay And Pad C15-1(3615mil,3475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3613mil,3495.064mil)(3638mil,3495.064mil) on Top Overlay And Pad C15-1(3615mil,3475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3638mil,3455.064mil)(3638mil,3495.064mil) on Top Overlay And Pad C15-1(3615mil,3475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3613mil,3455.064mil)(3638mil,3455.064mil) on Top Overlay And Pad C15-1(3615mil,3475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3538mil,3455.064mil)(3563mil,3455.064mil) on Top Overlay And Pad C15-2(3560.5mil,3475.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3538mil,3455.064mil)(3538mil,3495.064mil) on Top Overlay And Pad C15-2(3560.5mil,3475.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3538mil,3495.064mil)(3563mil,3495.064mil) on Top Overlay And Pad C15-2(3560.5mil,3475.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3572.978mil,3470.064mil) (3602.978mil,3480.064mil) on Top Overlay And Pad C15-2(3560.5mil,3475.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3819mil,3697mil)(3819mil,3722mil) on Top Overlay And Pad C3-1(3839.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3859mil,3697mil)(3859mil,3722mil) on Top Overlay And Pad C3-1(3839.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3824mil,3666.978mil) (3854mil,3676.978mil) on Top Overlay And Pad C3-1(3839.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3819mil,3722mil)(3859mil,3722mil) on Top Overlay And Pad C3-1(3839.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3819mil,3622mil)(3819mil,3647mil) on Top Overlay And Pad C3-2(3839mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3859mil,3622mil)(3859mil,3647mil) on Top Overlay And Pad C3-2(3839mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3819mil,3622mil)(3859mil,3622mil) on Top Overlay And Pad C3-2(3839mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3824mil,3666.978mil) (3854mil,3676.978mil) on Top Overlay And Pad C3-2(3839mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3654.646mil,3653.189mil)(3654.646mil,3676.811mil) on Top Overlay And Pad U2-3(3668.425mil,3702.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3654.646mil,3653.189mil)(3654.646mil,3676.811mil) on Top Overlay And Pad U2-1(3668.425mil,3627.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Track (4642.323mil,3614.488mil)(4807.677mil,3614.488mil) on Top Overlay And Pad T1-2(4725mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Track (4791.929mil,3681.417mil)(4807.677mil,3681.417mil) on Top Overlay And Pad T1-2(4725mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Track (4642.323mil,3681.417mil)(4658.071mil,3681.417mil) on Top Overlay And Pad T1-2(4725mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Track (4791.929mil,3484.567mil)(4807.677mil,3484.567mil) on Top Overlay And Pad T1-1(4725mil,3495.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Track (4642.323mil,3484.567mil)(4658.071mil,3484.567mil) on Top Overlay And Pad T1-1(4725mil,3495.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3886.693mil,3694.095mil)(3886.693mil,3705.906mil) on Top Overlay And Pad L2-1(3910.315mil,3700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3753mil,3697mil)(3753mil,3722mil) on Top Overlay And Pad C4-1(3773.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3793mil,3697mil)(3793mil,3722mil) on Top Overlay And Pad C4-1(3773.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3758mil,3666.978mil) (3788mil,3676.978mil) on Top Overlay And Pad C4-1(3773.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3753mil,3722mil)(3793mil,3722mil) on Top Overlay And Pad C4-1(3773.064mil,3699mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3753mil,3622mil)(3753mil,3647mil) on Top Overlay And Pad C4-2(3773mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3793mil,3622mil)(3793mil,3647mil) on Top Overlay And Pad C4-2(3773mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3753mil,3622mil)(3793mil,3622mil) on Top Overlay And Pad C4-2(3773mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3758mil,3666.978mil) (3788mil,3676.978mil) on Top Overlay And Pad C4-2(3773mil,3644.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3887.008mil,3644.095mil)(3887.008mil,3655.905mil) on Top Overlay And Pad L1-1(3910.63mil,3650mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.099mil < 10mil) Between Track (3677.111mil,3193.634mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-11(3670.222mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-11(3670.222mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-12(3644.631mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-13(3619.041mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-14(3593.45mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-15(3567.859mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-16(3542.269mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-17(3516.678mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-18(3491.088mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-19(3465.497mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.099mil < 10mil) Between Track (3433.017mil,3193.634mil)(3433.017mil,3335.366mil) on Top Overlay And Pad U4-20(3439.907mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3335.366mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-20(3439.907mil,3376.705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.099mil < 10mil) Between Track (3677.111mil,3193.634mil)(3677.111mil,3335.366mil) on Top Overlay And Pad U4-10(3670.222mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-10(3670.222mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-9(3644.631mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-8(3619.041mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-7(3593.45mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-6(3567.859mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-5(3542.269mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-4(3516.678mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-3(3491.088mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R9" (3462.5mil,3134.936mil) on Top Overlay And Pad U4-2(3465.497mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-2(3465.497mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.099mil < 10mil) Between Track (3433.017mil,3193.634mil)(3433.017mil,3335.366mil) on Top Overlay And Pad U4-1(3439.907mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R9" (3462.5mil,3134.936mil) on Top Overlay And Pad U4-1(3439.907mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (3433.017mil,3193.634mil)(3677.111mil,3193.634mil) on Top Overlay And Pad U4-1(3439.907mil,3152.295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (3990.63mil,3160.512mil)(3990.63mil,3349.488mil) on Top Overlay And Pad U1-5(3935.512mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (3990.63mil,3160.512mil)(3990.63mil,3349.488mil) on Top Overlay And Pad U1-6(3935.512mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (3990.63mil,3160.512mil)(3990.63mil,3349.488mil) on Top Overlay And Pad U1-7(3935.512mil,3230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (3990.63mil,3160.512mil)(3990.63mil,3349.488mil) on Top Overlay And Pad U1-8(3935.512mil,3180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4069.37mil,3160.512mil)(4069.37mil,3349.488mil) on Top Overlay And Pad U1-4(4124.488mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4069.37mil,3160.512mil)(4069.37mil,3349.488mil) on Top Overlay And Pad U1-3(4124.488mil,3280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4069.37mil,3160.512mil)(4069.37mil,3349.488mil) on Top Overlay And Pad U1-2(4124.488mil,3230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4069.37mil,3160.512mil)(4069.37mil,3349.488mil) on Top Overlay And Pad U1-1(4124.488mil,3180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3234.37mil)(4629.488mil,3234.37mil) on Top Overlay And Pad U5-5(4610mil,3289.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3234.37mil)(4629.488mil,3234.37mil) on Top Overlay And Pad U5-6(4560mil,3289.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3234.37mil)(4629.488mil,3234.37mil) on Top Overlay And Pad U5-7(4510mil,3289.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3234.37mil)(4629.488mil,3234.37mil) on Top Overlay And Pad U5-8(4460mil,3289.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3155.63mil)(4629.488mil,3155.63mil) on Top Overlay And Pad U5-4(4610mil,3100.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3155.63mil)(4629.488mil,3155.63mil) on Top Overlay And Pad U5-3(4560mil,3100.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3155.63mil)(4629.488mil,3155.63mil) on Top Overlay And Pad U5-2(4510mil,3100.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Track (4440.512mil,3155.63mil)(4629.488mil,3155.63mil) on Top Overlay And Pad U5-1(4460mil,3100.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4502.5mil,2870mil)(4527.5mil,2870mil) on Top Overlay And Pad R27-1(4504.5mil,2849.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4527.5mil,2830mil)(4527.5mil,2870mil) on Top Overlay And Pad R27-1(4504.5mil,2849.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4502.5mil,2830mil)(4527.5mil,2830mil) on Top Overlay And Pad R27-1(4504.5mil,2849.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4462.478mil,2845mil) (4492.478mil,2855mil) on Top Overlay And Pad R27-1(4504.5mil,2849.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4427.5mil,2830mil)(4452.5mil,2830mil) on Top Overlay And Pad R27-2(4450mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4427.5mil,2830mil)(4427.5mil,2870mil) on Top Overlay And Pad R27-2(4450mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4427.5mil,2870mil)(4452.5mil,2870mil) on Top Overlay And Pad R27-2(4450mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4462.478mil,2845mil) (4492.478mil,2855mil) on Top Overlay And Pad R27-2(4450mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3959.978mil,2845.064mil) (3989.978mil,2855.064mil) on Top Overlay And Pad R26-1(4002mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4025mil,2830.064mil)(4025mil,2870.064mil) on Top Overlay And Pad R26-1(4002mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4000mil,2870.064mil)(4025mil,2870.064mil) on Top Overlay And Pad R26-1(4002mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4000mil,2830.064mil)(4025mil,2830.064mil) on Top Overlay And Pad R26-1(4002mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3925mil,2830.064mil)(3950mil,2830.064mil) on Top Overlay And Pad R26-2(3947.5mil,2850.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3925mil,2830.064mil)(3925mil,2870.064mil) on Top Overlay And Pad R26-2(3947.5mil,2850.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3925mil,2870.064mil)(3950mil,2870.064mil) on Top Overlay And Pad R26-2(3947.5mil,2850.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3959.978mil,2845.064mil) (3989.978mil,2855.064mil) on Top Overlay And Pad R26-2(3947.5mil,2850.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3290mil,2907.5mil)(3290mil,2932.5mil) on Top Overlay And Pad R25-1(3310.064mil,2909.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3290mil,2932.5mil)(3330mil,2932.5mil) on Top Overlay And Pad R25-1(3310.064mil,2909.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3330mil,2907.5mil)(3330mil,2932.5mil) on Top Overlay And Pad R25-1(3310.064mil,2909.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3295mil,2877.478mil) (3325mil,2887.478mil) on Top Overlay And Pad R25-1(3310.064mil,2909.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3330mil,2832.5mil)(3330mil,2857.5mil) on Top Overlay And Pad R25-2(3310mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3290mil,2832.5mil)(3330mil,2832.5mil) on Top Overlay And Pad R25-2(3310mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3290mil,2832.5mil)(3290mil,2857.5mil) on Top Overlay And Pad R25-2(3310mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3295mil,2877.478mil) (3325mil,2887.478mil) on Top Overlay And Pad R25-2(3310mil,2855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4355mil,2902.5mil)(4355mil,2927.5mil) on Top Overlay And Pad R24-1(4375.064mil,2904.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4355mil,2927.5mil)(4395mil,2927.5mil) on Top Overlay And Pad R24-1(4375.064mil,2904.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4395mil,2902.5mil)(4395mil,2927.5mil) on Top Overlay And Pad R24-1(4375.064mil,2904.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4360mil,2872.478mil) (4390mil,2882.478mil) on Top Overlay And Pad R24-1(4375.064mil,2904.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4395mil,2827.5mil)(4395mil,2852.5mil) on Top Overlay And Pad R24-2(4375mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4355mil,2827.5mil)(4395mil,2827.5mil) on Top Overlay And Pad R24-2(4375mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4355mil,2827.5mil)(4355mil,2852.5mil) on Top Overlay And Pad R24-2(4375mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4360mil,2872.478mil) (4390mil,2882.478mil) on Top Overlay And Pad R24-2(4375mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3814.936mil,2900mil)(3814.936mil,2925mil) on Top Overlay And Pad R23-1(3835mil,2902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3854.936mil,2900mil)(3854.936mil,2925mil) on Top Overlay And Pad R23-1(3835mil,2902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3819.936mil,2869.978mil) (3849.936mil,2879.978mil) on Top Overlay And Pad R23-1(3835mil,2902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3814.936mil,2925mil)(3854.936mil,2925mil) on Top Overlay And Pad R23-1(3835mil,2902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3814.936mil,2825mil)(3814.936mil,2850mil) on Top Overlay And Pad R23-2(3834.936mil,2847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3854.936mil,2825mil)(3854.936mil,2850mil) on Top Overlay And Pad R23-2(3834.936mil,2847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3814.936mil,2825mil)(3854.936mil,2825mil) on Top Overlay And Pad R23-2(3834.936mil,2847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3819.936mil,2869.978mil) (3849.936mil,2879.978mil) on Top Overlay And Pad R23-2(3834.936mil,2847.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3194.936mil,2905mil)(3194.936mil,2930mil) on Top Overlay And Pad R22-1(3215mil,2907mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3234.936mil,2905mil)(3234.936mil,2930mil) on Top Overlay And Pad R22-1(3215mil,2907mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3194.936mil,2930mil)(3234.936mil,2930mil) on Top Overlay And Pad R22-1(3215mil,2907mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3199.936mil,2874.978mil) (3229.936mil,2884.978mil) on Top Overlay And Pad R22-1(3215mil,2907mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3194.936mil,2830mil)(3194.936mil,2855mil) on Top Overlay And Pad R22-2(3214.936mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3234.936mil,2830mil)(3234.936mil,2855mil) on Top Overlay And Pad R22-2(3214.936mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3194.936mil,2830mil)(3234.936mil,2830mil) on Top Overlay And Pad R22-2(3214.936mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3199.936mil,2874.978mil) (3229.936mil,2884.978mil) on Top Overlay And Pad R22-2(3214.936mil,2852.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3694.978mil,3080.064mil) (3724.978mil,3090.064mil) on Top Overlay And Pad R19-1(3737mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3735mil,3105.064mil)(3760mil,3105.064mil) on Top Overlay And Pad R19-1(3737mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3760mil,3065.064mil)(3760mil,3105.064mil) on Top Overlay And Pad R19-1(3737mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3735mil,3065.064mil)(3760mil,3065.064mil) on Top Overlay And Pad R19-1(3737mil,3085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3660mil,3065.064mil)(3660mil,3105.064mil) on Top Overlay And Pad R19-2(3682.5mil,3085.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3694.978mil,3080.064mil) (3724.978mil,3090.064mil) on Top Overlay And Pad R19-2(3682.5mil,3085.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3660mil,3065.064mil)(3685mil,3065.064mil) on Top Overlay And Pad R19-2(3682.5mil,3085.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3660mil,3105.064mil)(3685mil,3105.064mil) on Top Overlay And Pad R19-2(3682.5mil,3085.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3345mil,3592.5mil)(3345mil,3617.5mil) on Top Overlay And Pad R16-1(3364.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3385mil,3592.5mil)(3385mil,3617.5mil) on Top Overlay And Pad R16-1(3364.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3345mil,3592.5mil)(3385mil,3592.5mil) on Top Overlay And Pad R16-1(3364.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3350mil,3637.522mil) (3380mil,3647.522mil) on Top Overlay And Pad R16-1(3364.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3345mil,3667.5mil)(3345mil,3692.5mil) on Top Overlay And Pad R16-2(3365mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3385mil,3667.5mil)(3385mil,3692.5mil) on Top Overlay And Pad R16-2(3365mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3350mil,3637.522mil) (3380mil,3647.522mil) on Top Overlay And Pad R16-2(3365mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3345mil,3692.5mil)(3385mil,3692.5mil) on Top Overlay And Pad R16-2(3365mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3280mil,3637.522mil) (3310mil,3647.522mil) on Top Overlay And Pad R15-1(3294.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3275mil,3592.5mil)(3275mil,3617.5mil) on Top Overlay And Pad R15-1(3294.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3315mil,3592.5mil)(3315mil,3617.5mil) on Top Overlay And Pad R15-1(3294.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3275mil,3592.5mil)(3315mil,3592.5mil) on Top Overlay And Pad R15-1(3294.936mil,3615.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3280mil,3637.522mil) (3310mil,3647.522mil) on Top Overlay And Pad R15-2(3295mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3275mil,3667.5mil)(3275mil,3692.5mil) on Top Overlay And Pad R15-2(3295mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3315mil,3667.5mil)(3315mil,3692.5mil) on Top Overlay And Pad R15-2(3295mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3275mil,3692.5mil)(3315mil,3692.5mil) on Top Overlay And Pad R15-2(3295mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4605mil,3405.064mil)(4630mil,3405.064mil) on Top Overlay And Pad R21-1(4607mil,3425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4605mil,3445.064mil)(4630mil,3445.064mil) on Top Overlay And Pad R21-1(4607mil,3425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4630mil,3405.064mil)(4630mil,3445.064mil) on Top Overlay And Pad R21-1(4607mil,3425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4564.978mil,3420.064mil) (4594.978mil,3430.064mil) on Top Overlay And Pad R21-1(4607mil,3425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4530mil,3405.064mil)(4555mil,3405.064mil) on Top Overlay And Pad R21-2(4552.5mil,3425.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4530mil,3445.064mil)(4555mil,3445.064mil) on Top Overlay And Pad R21-2(4552.5mil,3425.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4530mil,3405.064mil)(4530mil,3445.064mil) on Top Overlay And Pad R21-2(4552.5mil,3425.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4564.978mil,3420.064mil) (4594.978mil,3430.064mil) on Top Overlay And Pad R21-2(4552.5mil,3425.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4603mil,3505.064mil)(4628mil,3505.064mil) on Top Overlay And Pad R20-1(4605mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4628mil,3465.064mil)(4628mil,3505.064mil) on Top Overlay And Pad R20-1(4605mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4603mil,3465.064mil)(4628mil,3465.064mil) on Top Overlay And Pad R20-1(4605mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4562.978mil,3480.064mil) (4592.978mil,3490.064mil) on Top Overlay And Pad R20-1(4605mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4528mil,3465.064mil)(4553mil,3465.064mil) on Top Overlay And Pad R20-2(4550.5mil,3485.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4528mil,3465.064mil)(4528mil,3505.064mil) on Top Overlay And Pad R20-2(4550.5mil,3485.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4528mil,3505.064mil)(4553mil,3505.064mil) on Top Overlay And Pad R20-2(4550.5mil,3485.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4562.978mil,3480.064mil) (4592.978mil,3490.064mil) on Top Overlay And Pad R20-2(4550.5mil,3485.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4262.5mil,3335mil)(4287.5mil,3335mil) on Top Overlay And Pad R14-1(4264.5mil,3354.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4262.5mil,3375mil)(4287.5mil,3375mil) on Top Overlay And Pad R14-1(4264.5mil,3354.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4287.5mil,3335mil)(4287.5mil,3375mil) on Top Overlay And Pad R14-1(4264.5mil,3354.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4222.478mil,3350mil) (4252.478mil,3360mil) on Top Overlay And Pad R14-1(4264.5mil,3354.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4187.5mil,3335mil)(4212.5mil,3335mil) on Top Overlay And Pad R14-2(4210mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4187.5mil,3375mil)(4212.5mil,3375mil) on Top Overlay And Pad R14-2(4210mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4187.5mil,3335mil)(4187.5mil,3375mil) on Top Overlay And Pad R14-2(4210mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4222.478mil,3350mil) (4252.478mil,3360mil) on Top Overlay And Pad R14-2(4210mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4602.5mil,3570mil)(4627.5mil,3570mil) on Top Overlay And Pad R18-1(4604.5mil,3549.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4627.5mil,3530mil)(4627.5mil,3570mil) on Top Overlay And Pad R18-1(4604.5mil,3549.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4602.5mil,3530mil)(4627.5mil,3530mil) on Top Overlay And Pad R18-1(4604.5mil,3549.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4562.478mil,3545mil) (4592.478mil,3555mil) on Top Overlay And Pad R18-1(4604.5mil,3549.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4527.5mil,3530mil)(4552.5mil,3530mil) on Top Overlay And Pad R18-2(4550mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4527.5mil,3530mil)(4527.5mil,3570mil) on Top Overlay And Pad R18-2(4550mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4527.5mil,3570mil)(4552.5mil,3570mil) on Top Overlay And Pad R18-2(4550mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4562.478mil,3545mil) (4592.478mil,3555mil) on Top Overlay And Pad R18-2(4550mil,3550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4433mil,3410.064mil)(4458mil,3410.064mil) on Top Overlay And Pad R17-1(4435mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4433mil,3450.064mil)(4458mil,3450.064mil) on Top Overlay And Pad R17-1(4435mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4458mil,3410.064mil)(4458mil,3450.064mil) on Top Overlay And Pad R17-1(4435mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4392.978mil,3425.064mil) (4422.978mil,3435.064mil) on Top Overlay And Pad R17-1(4435mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4358mil,3410.064mil)(4383mil,3410.064mil) on Top Overlay And Pad R17-2(4380.5mil,3430.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4358mil,3450.064mil)(4383mil,3450.064mil) on Top Overlay And Pad R17-2(4380.5mil,3430.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4358mil,3410.064mil)(4358mil,3450.064mil) on Top Overlay And Pad R17-2(4380.5mil,3430.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4392.978mil,3425.064mil) (4422.978mil,3435.064mil) on Top Overlay And Pad R17-2(4380.5mil,3430.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3472.478mil,3075mil) (3502.478mil,3085mil) on Top Overlay And Pad R9-1(3514.5mil,3079.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3537.5mil,3060mil)(3537.5mil,3100mil) on Top Overlay And Pad R9-1(3514.5mil,3079.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3512.5mil,3100mil)(3537.5mil,3100mil) on Top Overlay And Pad R9-1(3514.5mil,3079.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3512.5mil,3060mil)(3537.5mil,3060mil) on Top Overlay And Pad R9-1(3514.5mil,3079.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3472.478mil,3075mil) (3502.478mil,3085mil) on Top Overlay And Pad R9-2(3460mil,3080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3437.5mil,3060mil)(3462.5mil,3060mil) on Top Overlay And Pad R9-2(3460mil,3080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3437.5mil,3060mil)(3437.5mil,3100mil) on Top Overlay And Pad R9-2(3460mil,3080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3437.5mil,3100mil)(3462.5mil,3100mil) on Top Overlay And Pad R9-2(3460mil,3080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3835.064mil,3230mil)(3835.064mil,3255mil) on Top Overlay And Pad R2-1(3855mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3875.064mil,3230mil)(3875.064mil,3255mil) on Top Overlay And Pad R2-1(3855mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3840.064mil,3275.022mil) (3870.064mil,3285.022mil) on Top Overlay And Pad R2-1(3855mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3835.064mil,3230mil)(3875.064mil,3230mil) on Top Overlay And Pad R2-1(3855mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3835.064mil,3305mil)(3835.064mil,3330mil) on Top Overlay And Pad R2-2(3855.064mil,3307.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3875.064mil,3305mil)(3875.064mil,3330mil) on Top Overlay And Pad R2-2(3855.064mil,3307.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3840.064mil,3275.022mil) (3870.064mil,3285.022mil) on Top Overlay And Pad R2-2(3855.064mil,3307.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3835.064mil,3330mil)(3875.064mil,3330mil) on Top Overlay And Pad R2-2(3855.064mil,3307.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4580.197mil,2420.945mil)(4580.197mil,2428.819mil) on Top Overlay And Pad D3-2(4570.354mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4580.197mil,2531.181mil)(4580.197mil,2539.055mil) on Top Overlay And Pad D3-2(4570.354mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (4517.205mil,2420.945mil)(4517.205mil,2539.055mil) on Top Overlay And Pad D3-2(4570.354mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4395.158mil,2420.945mil)(4395.158mil,2428.819mil) on Top Overlay And Pad D3-1(4405mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (4395.158mil,2531.181mil)(4395.158mil,2539.055mil) on Top Overlay And Pad D3-1(4405mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3986.358mil,2420.945mil)(3986.358mil,2428.819mil) on Top Overlay And Pad D2-2(3976.516mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3986.358mil,2531.181mil)(3986.358mil,2539.055mil) on Top Overlay And Pad D2-2(3976.516mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3923.366mil,2420.945mil)(3923.366mil,2539.055mil) on Top Overlay And Pad D2-2(3976.516mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3801.319mil,2420.945mil)(3801.319mil,2428.819mil) on Top Overlay And Pad D2-1(3811.161mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3801.319mil,2531.181mil)(3801.319mil,2539.055mil) on Top Overlay And Pad D2-1(3811.161mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3392.52mil,2420.945mil)(3392.52mil,2428.819mil) on Top Overlay And Pad D1-2(3382.677mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3392.52mil,2531.181mil)(3392.52mil,2539.055mil) on Top Overlay And Pad D1-2(3382.677mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3329.528mil,2420.945mil)(3329.528mil,2539.055mil) on Top Overlay And Pad D1-2(3382.677mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3207.48mil,2420.945mil)(3207.48mil,2428.819mil) on Top Overlay And Pad D1-1(3217.323mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (3207.48mil,2531.181mil)(3207.48mil,2539.055mil) on Top Overlay And Pad D1-1(3217.323mil,2480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3067.978mil,3160.064mil) (3097.978mil,3170.064mil) on Top Overlay And Pad C17-1(3110mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3133mil,3145.064mil)(3133mil,3185.064mil) on Top Overlay And Pad C17-1(3110mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3108mil,3185.064mil)(3133mil,3185.064mil) on Top Overlay And Pad C17-1(3110mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3108mil,3145.064mil)(3133mil,3145.064mil) on Top Overlay And Pad C17-1(3110mil,3165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3033mil,3145.064mil)(3033mil,3185.064mil) on Top Overlay And Pad C17-2(3055.5mil,3165.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3067.978mil,3160.064mil) (3097.978mil,3170.064mil) on Top Overlay And Pad C17-2(3055.5mil,3165.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3033mil,3145.064mil)(3058mil,3145.064mil) on Top Overlay And Pad C17-2(3055.5mil,3165.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3033mil,3185.064mil)(3058mil,3185.064mil) on Top Overlay And Pad C17-2(3055.5mil,3165.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3067.978mil,3350.064mil) (3097.978mil,3360.064mil) on Top Overlay And Pad C16-1(3110mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3133mil,3335.064mil)(3133mil,3375.064mil) on Top Overlay And Pad C16-1(3110mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3108mil,3335.064mil)(3133mil,3335.064mil) on Top Overlay And Pad C16-1(3110mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3108mil,3375.064mil)(3133mil,3375.064mil) on Top Overlay And Pad C16-1(3110mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3033mil,3335.064mil)(3033mil,3375.064mil) on Top Overlay And Pad C16-2(3055.5mil,3355.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3067.978mil,3350.064mil) (3097.978mil,3360.064mil) on Top Overlay And Pad C16-2(3055.5mil,3355.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3033mil,3335.064mil)(3058mil,3335.064mil) on Top Overlay And Pad C16-2(3055.5mil,3355.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3033mil,3375.064mil)(3058mil,3375.064mil) on Top Overlay And Pad C16-2(3055.5mil,3355.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3952mil,3089.936mil)(3977mil,3089.936mil) on Top Overlay And Pad C10-1(3975mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3952mil,3129.936mil)(3977mil,3129.936mil) on Top Overlay And Pad C10-1(3975mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3952mil,3089.936mil)(3952mil,3129.936mil) on Top Overlay And Pad C10-1(3975mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3987.022mil,3104.936mil) (4017.022mil,3114.936mil) on Top Overlay And Pad C10-1(3975mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4027mil,3089.936mil)(4052mil,3089.936mil) on Top Overlay And Pad C10-2(4029.5mil,3109.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4027mil,3129.936mil)(4052mil,3129.936mil) on Top Overlay And Pad C10-2(4029.5mil,3109.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4052mil,3089.936mil)(4052mil,3129.936mil) on Top Overlay And Pad C10-2(4029.5mil,3109.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3987.022mil,3104.936mil) (4017.022mil,3114.936mil) on Top Overlay And Pad C10-2(4029.5mil,3109.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4215.064mil,3205mil)(4215.064mil,3230mil) on Top Overlay And Pad C5-1(4235mil,3228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4255.064mil,3205mil)(4255.064mil,3230mil) on Top Overlay And Pad C5-1(4235mil,3228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4215.064mil,3205mil)(4255.064mil,3205mil) on Top Overlay And Pad C5-1(4235mil,3228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4220.064mil,3250.022mil) (4250.064mil,3260.022mil) on Top Overlay And Pad C5-1(4235mil,3228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4215.064mil,3280mil)(4215.064mil,3305mil) on Top Overlay And Pad C5-2(4235.064mil,3282.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4255.064mil,3280mil)(4255.064mil,3305mil) on Top Overlay And Pad C5-2(4235.064mil,3282.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4220.064mil,3250.022mil) (4250.064mil,3260.022mil) on Top Overlay And Pad C5-2(4235.064mil,3282.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4215.064mil,3305mil)(4255.064mil,3305mil) on Top Overlay And Pad C5-2(4235.064mil,3282.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3622.978mil,3820.064mil) (3652.978mil,3830.064mil) on Top Overlay And Pad C2-1(3665mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3688mil,3805.064mil)(3688mil,3845.064mil) on Top Overlay And Pad C2-1(3665mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3663mil,3805.064mil)(3688mil,3805.064mil) on Top Overlay And Pad C2-1(3665mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3663mil,3845.064mil)(3688mil,3845.064mil) on Top Overlay And Pad C2-1(3665mil,3825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3588mil,3805.064mil)(3588mil,3845.064mil) on Top Overlay And Pad C2-2(3610.5mil,3825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3622.978mil,3820.064mil) (3652.978mil,3830.064mil) on Top Overlay And Pad C2-2(3610.5mil,3825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3588mil,3805.064mil)(3613mil,3805.064mil) on Top Overlay And Pad C2-2(3610.5mil,3825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3588mil,3845.064mil)(3613mil,3845.064mil) on Top Overlay And Pad C2-2(3610.5mil,3825.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3622.978mil,3755.064mil) (3652.978mil,3765.064mil) on Top Overlay And Pad C1-1(3665mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3688mil,3740.064mil)(3688mil,3780.064mil) on Top Overlay And Pad C1-1(3665mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3663mil,3740.064mil)(3688mil,3740.064mil) on Top Overlay And Pad C1-1(3665mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3663mil,3780.064mil)(3688mil,3780.064mil) on Top Overlay And Pad C1-1(3665mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3588mil,3740.064mil)(3588mil,3780.064mil) on Top Overlay And Pad C1-2(3610.5mil,3760.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3622.978mil,3755.064mil) (3652.978mil,3765.064mil) on Top Overlay And Pad C1-2(3610.5mil,3760.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3588mil,3740.064mil)(3613mil,3740.064mil) on Top Overlay And Pad C1-2(3610.5mil,3760.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3588mil,3780.064mil)(3613mil,3780.064mil) on Top Overlay And Pad C1-2(3610.5mil,3760.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4390.064mil,3147mil)(4390.064mil,3172mil) on Top Overlay And Pad C13-1(4370mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4350.064mil,3147mil)(4390.064mil,3147mil) on Top Overlay And Pad C13-1(4370mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4350.064mil,3147mil)(4350.064mil,3172mil) on Top Overlay And Pad C13-1(4370mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4355.064mil,3192.022mil) (4385.064mil,3202.022mil) on Top Overlay And Pad C13-1(4370mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4350.064mil,3222mil)(4350.064mil,3247mil) on Top Overlay And Pad C13-2(4370.064mil,3224.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4350.064mil,3247mil)(4390.064mil,3247mil) on Top Overlay And Pad C13-2(4370.064mil,3224.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4390.064mil,3222mil)(4390.064mil,3247mil) on Top Overlay And Pad C13-2(4370.064mil,3224.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4355.064mil,3192.022mil) (4385.064mil,3202.022mil) on Top Overlay And Pad C13-2(4370.064mil,3224.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4385.064mil,3088mil)(4385.064mil,3113mil) on Bottom Overlay And Pad R5-2(4405.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4425.064mil,3088mil)(4425.064mil,3113mil) on Bottom Overlay And Pad R5-2(4405.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4385.064mil,3088mil)(4425.064mil,3088mil) on Bottom Overlay And Pad R5-2(4405.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4390.064mil,3132.978mil) (4420.064mil,3142.978mil) on Bottom Overlay And Pad R5-2(4405.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4385.064mil,3163mil)(4385.064mil,3188mil) on Bottom Overlay And Pad R5-1(4405mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4425.064mil,3163mil)(4425.064mil,3188mil) on Bottom Overlay And Pad R5-1(4405mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4385.064mil,3188mil)(4425.064mil,3188mil) on Bottom Overlay And Pad R5-1(4405mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4390.064mil,3132.978mil) (4420.064mil,3142.978mil) on Bottom Overlay And Pad R5-1(4405mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4305.064mil,3163mil)(4305.064mil,3188mil) on Bottom Overlay And Pad R7-1(4325mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4345.064mil,3163mil)(4345.064mil,3188mil) on Bottom Overlay And Pad R7-1(4325mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4305.064mil,3188mil)(4345.064mil,3188mil) on Bottom Overlay And Pad R7-1(4325mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4310.064mil,3132.978mil) (4340.064mil,3142.978mil) on Bottom Overlay And Pad R7-1(4325mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4305.064mil,3088mil)(4305.064mil,3113mil) on Bottom Overlay And Pad R7-2(4325.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4345.064mil,3088mil)(4345.064mil,3113mil) on Bottom Overlay And Pad R7-2(4325.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4305.064mil,3088mil)(4345.064mil,3088mil) on Bottom Overlay And Pad R7-2(4325.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4310.064mil,3132.978mil) (4340.064mil,3142.978mil) on Bottom Overlay And Pad R7-2(4325.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4150.064mil,3160mil)(4150.064mil,3185mil) on Bottom Overlay And Pad R12-1(4170mil,3162mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4190.064mil,3160mil)(4190.064mil,3185mil) on Bottom Overlay And Pad R12-1(4170mil,3162mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4150.064mil,3185mil)(4190.064mil,3185mil) on Bottom Overlay And Pad R12-1(4170mil,3162mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4155.064mil,3129.978mil) (4185.064mil,3139.978mil) on Bottom Overlay And Pad R12-1(4170mil,3162mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4150.064mil,3085mil)(4150.064mil,3110mil) on Bottom Overlay And Pad R12-2(4170.064mil,3107.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4190.064mil,3085mil)(4190.064mil,3110mil) on Bottom Overlay And Pad R12-2(4170.064mil,3107.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4150.064mil,3085mil)(4190.064mil,3085mil) on Bottom Overlay And Pad R12-2(4170.064mil,3107.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4155.064mil,3129.978mil) (4185.064mil,3139.978mil) on Bottom Overlay And Pad R12-2(4170.064mil,3107.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-1(4641.221mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-2(4561.984mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-3(4483.74mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-4(4405mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-5(4326.26mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-6(4247.52mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-7(4168.779mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3294.371mil)(4700.276mil,3294.371mil) on Bottom Overlay And Pad M1-8(4090.039mil,3306.182mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-9(4090.039mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-10(4168.779mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-11(4247.52mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-12(4326.26mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-13(4405mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-14(4483.74mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-15(4562.48mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4030.984mil,3924.292mil)(4700.276mil,3924.292mil) on Bottom Overlay And Pad M1-16(4640.984mil,3912.481mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3828mil,3618.269mil)(3828mil,3658.269mil) on Bottom Overlay And Pad C9-2(3850.5mil,3638.269mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3862.978mil,3633.269mil) (3892.978mil,3643.269mil) on Bottom Overlay And Pad C9-2(3850.5mil,3638.269mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3618.269mil)(3853mil,3618.269mil) on Bottom Overlay And Pad C9-2(3850.5mil,3638.269mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3658.269mil)(3853mil,3658.269mil) on Bottom Overlay And Pad C9-2(3850.5mil,3638.269mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3862.978mil,3633.269mil) (3892.978mil,3643.269mil) on Bottom Overlay And Pad C9-1(3905mil,3638.333mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3928mil,3618.269mil)(3928mil,3658.269mil) on Bottom Overlay And Pad C9-1(3905mil,3638.333mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3903mil,3658.269mil)(3928mil,3658.269mil) on Bottom Overlay And Pad C9-1(3905mil,3638.333mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3903mil,3618.269mil)(3928mil,3618.269mil) on Bottom Overlay And Pad C9-1(3905mil,3638.333mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3631.09mil,3613.353mil)(3654.712mil,3613.353mil) on Bottom Overlay And Pad U3-1(3605.5mil,3627.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3631.09mil,3613.353mil)(3654.712mil,3613.353mil) on Bottom Overlay And Pad U3-3(3680.303mil,3627.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3828mil,3694.936mil)(3828mil,3734.936mil) on Bottom Overlay And Pad C8-2(3850.5mil,3714.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3862.978mil,3709.936mil) (3892.978mil,3719.936mil) on Bottom Overlay And Pad C8-2(3850.5mil,3714.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3694.936mil)(3853mil,3694.936mil) on Bottom Overlay And Pad C8-2(3850.5mil,3714.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3734.936mil)(3853mil,3734.936mil) on Bottom Overlay And Pad C8-2(3850.5mil,3714.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3862.978mil,3709.936mil) (3892.978mil,3719.936mil) on Bottom Overlay And Pad C8-1(3905mil,3715mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3928mil,3694.936mil)(3928mil,3734.936mil) on Bottom Overlay And Pad C8-1(3905mil,3715mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3903mil,3734.936mil)(3928mil,3734.936mil) on Bottom Overlay And Pad C8-1(3905mil,3715mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3903mil,3694.936mil)(3928mil,3694.936mil) on Bottom Overlay And Pad C8-1(3905mil,3715mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3828mil,3464.936mil)(3828mil,3504.936mil) on Bottom Overlay And Pad C12-2(3850.5mil,3484.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3862.978mil,3479.936mil) (3892.978mil,3489.936mil) on Bottom Overlay And Pad C12-2(3850.5mil,3484.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3464.936mil)(3853mil,3464.936mil) on Bottom Overlay And Pad C12-2(3850.5mil,3484.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3504.936mil)(3853mil,3504.936mil) on Bottom Overlay And Pad C12-2(3850.5mil,3484.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3862.978mil,3479.936mil) (3892.978mil,3489.936mil) on Bottom Overlay And Pad C12-1(3905mil,3485mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3928mil,3464.936mil)(3928mil,3504.936mil) on Bottom Overlay And Pad C12-1(3905mil,3485mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3903mil,3504.936mil)(3928mil,3504.936mil) on Bottom Overlay And Pad C12-1(3905mil,3485mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3903mil,3464.936mil)(3928mil,3464.936mil) on Bottom Overlay And Pad C12-1(3905mil,3485mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3828mil,3541.603mil)(3828mil,3581.603mil) on Bottom Overlay And Pad C11-2(3850.5mil,3561.603mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3862.978mil,3556.603mil) (3892.978mil,3566.603mil) on Bottom Overlay And Pad C11-2(3850.5mil,3561.603mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3541.603mil)(3853mil,3541.603mil) on Bottom Overlay And Pad C11-2(3850.5mil,3561.603mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3828mil,3581.603mil)(3853mil,3581.603mil) on Bottom Overlay And Pad C11-2(3850.5mil,3561.603mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3862.978mil,3556.603mil) (3892.978mil,3566.603mil) on Bottom Overlay And Pad C11-1(3905mil,3561.667mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3928mil,3541.603mil)(3928mil,3581.603mil) on Bottom Overlay And Pad C11-1(3905mil,3561.667mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3903mil,3581.603mil)(3928mil,3581.603mil) on Bottom Overlay And Pad C11-1(3905mil,3561.667mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3903mil,3541.603mil)(3928mil,3541.603mil) on Bottom Overlay And Pad C11-1(3905mil,3561.667mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4385.064mil,4017.5mil)(4385.064mil,4042.5mil) on Bottom Overlay And Pad R6-2(4405.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4425.064mil,4017.5mil)(4425.064mil,4042.5mil) on Bottom Overlay And Pad R6-2(4405.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4385.064mil,4017.5mil)(4425.064mil,4017.5mil) on Bottom Overlay And Pad R6-2(4405.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4390.064mil,4062.478mil) (4420.064mil,4072.478mil) on Bottom Overlay And Pad R6-2(4405.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4385.064mil,4092.5mil)(4385.064mil,4117.5mil) on Bottom Overlay And Pad R6-1(4405mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4425.064mil,4092.5mil)(4425.064mil,4117.5mil) on Bottom Overlay And Pad R6-1(4405mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4390.064mil,4062.478mil) (4420.064mil,4072.478mil) on Bottom Overlay And Pad R6-1(4405mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4385.064mil,4117.5mil)(4425.064mil,4117.5mil) on Bottom Overlay And Pad R6-1(4405mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4460.064mil,4017.5mil)(4460.064mil,4042.5mil) on Bottom Overlay And Pad R4-2(4480.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4500.064mil,4017.5mil)(4500.064mil,4042.5mil) on Bottom Overlay And Pad R4-2(4480.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4460.064mil,4017.5mil)(4500.064mil,4017.5mil) on Bottom Overlay And Pad R4-2(4480.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4465.064mil,4062.478mil) (4495.064mil,4072.478mil) on Bottom Overlay And Pad R4-2(4480.064mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4460.064mil,4092.5mil)(4460.064mil,4117.5mil) on Bottom Overlay And Pad R4-1(4480mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4500.064mil,4092.5mil)(4500.064mil,4117.5mil) on Bottom Overlay And Pad R4-1(4480mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4465.064mil,4062.478mil) (4495.064mil,4072.478mil) on Bottom Overlay And Pad R4-1(4480mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4460.064mil,4117.5mil)(4500.064mil,4117.5mil) on Bottom Overlay And Pad R4-1(4480mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4150mil,4092.5mil)(4150mil,4117.5mil) on Bottom Overlay And Pad R13-1(4169.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4190mil,4092.5mil)(4190mil,4117.5mil) on Bottom Overlay And Pad R13-1(4169.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4155mil,4062.478mil) (4185mil,4072.478mil) on Bottom Overlay And Pad R13-1(4169.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4150mil,4117.5mil)(4190mil,4117.5mil) on Bottom Overlay And Pad R13-1(4169.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4150mil,4017.5mil)(4150mil,4042.5mil) on Bottom Overlay And Pad R13-2(4170mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4190mil,4017.5mil)(4190mil,4042.5mil) on Bottom Overlay And Pad R13-2(4170mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4150mil,4017.5mil)(4190mil,4017.5mil) on Bottom Overlay And Pad R13-2(4170mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4155mil,4062.478mil) (4185mil,4072.478mil) on Bottom Overlay And Pad R13-2(4170mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4230mil,3162.5mil)(4230mil,3187.5mil) on Bottom Overlay And Pad R10-1(4249.936mil,3164.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4270mil,3162.5mil)(4270mil,3187.5mil) on Bottom Overlay And Pad R10-1(4249.936mil,3164.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4230mil,3187.5mil)(4270mil,3187.5mil) on Bottom Overlay And Pad R10-1(4249.936mil,3164.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4235mil,3132.478mil) (4265mil,3142.478mil) on Bottom Overlay And Pad R10-1(4249.936mil,3164.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4230mil,3087.5mil)(4230mil,3112.5mil) on Bottom Overlay And Pad R10-2(4250mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4270mil,3087.5mil)(4270mil,3112.5mil) on Bottom Overlay And Pad R10-2(4250mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4230mil,3087.5mil)(4270mil,3087.5mil) on Bottom Overlay And Pad R10-2(4250mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4235mil,3132.478mil) (4265mil,3142.478mil) on Bottom Overlay And Pad R10-2(4250mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4305.064mil,4090mil)(4305.064mil,4115mil) on Bottom Overlay And Pad R8-1(4325mil,4092mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4345.064mil,4090mil)(4345.064mil,4115mil) on Bottom Overlay And Pad R8-1(4325mil,4092mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4310.064mil,4059.978mil) (4340.064mil,4069.978mil) on Bottom Overlay And Pad R8-1(4325mil,4092mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4305.064mil,4115mil)(4345.064mil,4115mil) on Bottom Overlay And Pad R8-1(4325mil,4092mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4305.064mil,4015mil)(4305.064mil,4040mil) on Bottom Overlay And Pad R8-2(4325.064mil,4037.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4345.064mil,4015mil)(4345.064mil,4040mil) on Bottom Overlay And Pad R8-2(4325.064mil,4037.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4305.064mil,4015mil)(4345.064mil,4015mil) on Bottom Overlay And Pad R8-2(4325.064mil,4037.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4310.064mil,4059.978mil) (4340.064mil,4069.978mil) on Bottom Overlay And Pad R8-2(4325.064mil,4037.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4465.064mil,3163mil)(4465.064mil,3188mil) on Bottom Overlay And Pad R3-1(4485mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4505.064mil,3163mil)(4505.064mil,3188mil) on Bottom Overlay And Pad R3-1(4485mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4465.064mil,3188mil)(4505.064mil,3188mil) on Bottom Overlay And Pad R3-1(4485mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4470.064mil,3132.978mil) (4500.064mil,3142.978mil) on Bottom Overlay And Pad R3-1(4485mil,3165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4465.064mil,3088mil)(4465.064mil,3113mil) on Bottom Overlay And Pad R3-2(4485.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4505.064mil,3088mil)(4505.064mil,3113mil) on Bottom Overlay And Pad R3-2(4485.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4465.064mil,3088mil)(4505.064mil,3088mil) on Bottom Overlay And Pad R3-2(4485.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4470.064mil,3132.978mil) (4500.064mil,3142.978mil) on Bottom Overlay And Pad R3-2(4485.064mil,3110.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4625.064mil,3165mil)(4625.064mil,3190mil) on Bottom Overlay And Pad R1-1(4645mil,3167mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4665.064mil,3165mil)(4665.064mil,3190mil) on Bottom Overlay And Pad R1-1(4645mil,3167mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4625.064mil,3190mil)(4665.064mil,3190mil) on Bottom Overlay And Pad R1-1(4645mil,3167mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4630.064mil,3134.978mil) (4660.064mil,3144.978mil) on Bottom Overlay And Pad R1-1(4645mil,3167mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4625.064mil,3090mil)(4625.064mil,3115mil) on Bottom Overlay And Pad R1-2(4645.064mil,3112.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4665.064mil,3090mil)(4665.064mil,3115mil) on Bottom Overlay And Pad R1-2(4645.064mil,3112.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4625.064mil,3090mil)(4665.064mil,3090mil) on Bottom Overlay And Pad R1-2(4645.064mil,3112.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4630.064mil,3134.978mil) (4660.064mil,3144.978mil) on Bottom Overlay And Pad R1-2(4645.064mil,3112.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3593mil,3772.133mil)(3593mil,3812.133mil) on Bottom Overlay And Pad C6-2(3615.5mil,3792.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3627.978mil,3787.133mil) (3657.978mil,3797.133mil) on Bottom Overlay And Pad C6-2(3615.5mil,3792.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3593mil,3772.133mil)(3618mil,3772.133mil) on Bottom Overlay And Pad C6-2(3615.5mil,3792.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3593mil,3812.133mil)(3618mil,3812.133mil) on Bottom Overlay And Pad C6-2(3615.5mil,3792.133mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3627.978mil,3787.133mil) (3657.978mil,3797.133mil) on Bottom Overlay And Pad C6-1(3670mil,3792.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3693mil,3772.133mil)(3693mil,3812.133mil) on Bottom Overlay And Pad C6-1(3670mil,3792.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3668mil,3812.133mil)(3693mil,3812.133mil) on Bottom Overlay And Pad C6-1(3670mil,3792.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3668mil,3772.133mil)(3693mil,3772.133mil) on Bottom Overlay And Pad C6-1(3670mil,3792.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (3593mil,3684.936mil)(3593mil,3724.936mil) on Bottom Overlay And Pad C7-2(3615.5mil,3704.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (3627.978mil,3699.936mil) (3657.978mil,3709.936mil) on Bottom Overlay And Pad C7-2(3615.5mil,3704.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3593mil,3684.936mil)(3618mil,3684.936mil) on Bottom Overlay And Pad C7-2(3615.5mil,3704.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3593mil,3724.936mil)(3618mil,3724.936mil) on Bottom Overlay And Pad C7-2(3615.5mil,3704.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (3627.978mil,3699.936mil) (3657.978mil,3709.936mil) on Bottom Overlay And Pad C7-1(3670mil,3705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3693mil,3684.936mil)(3693mil,3724.936mil) on Bottom Overlay And Pad C7-1(3670mil,3705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (3668mil,3724.936mil)(3693mil,3724.936mil) on Bottom Overlay And Pad C7-1(3670mil,3705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (3668mil,3684.936mil)(3693mil,3684.936mil) on Bottom Overlay And Pad C7-1(3670mil,3705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4220mil,4017.5mil)(4220mil,4042.5mil) on Bottom Overlay And Pad R11-2(4240mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4260mil,4017.5mil)(4260mil,4042.5mil) on Bottom Overlay And Pad R11-2(4240mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4220mil,4017.5mil)(4260mil,4017.5mil) on Bottom Overlay And Pad R11-2(4240mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.478mil < 10mil) Between Area Fill (4225mil,4062.478mil) (4255mil,4072.478mil) on Bottom Overlay And Pad R11-2(4240mil,4040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4220mil,4092.5mil)(4220mil,4117.5mil) on Bottom Overlay And Pad R11-1(4239.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4260mil,4092.5mil)(4260mil,4117.5mil) on Bottom Overlay And Pad R11-1(4239.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.022mil < 10mil) Between Area Fill (4225mil,4062.478mil) (4255mil,4072.478mil) on Bottom Overlay And Pad R11-1(4239.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4220mil,4117.5mil)(4260mil,4117.5mil) on Bottom Overlay And Pad R11-1(4239.936mil,4094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
Rule Violations :442

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.393mil < 10mil) Between Text "R9" (3462.5mil,3134.936mil) on Top Overlay And Arc (3413.332mil,3142.453mil) on Top Overlay Silk Text to Silk Clearance [5.393mil]
   Violation between Silk To Silk Clearance Constraint: (9.943mil < 10mil) Between Text "R9" (3462.5mil,3134.936mil) on Top Overlay And Track (3437.5mil,3100mil)(3462.5mil,3100mil) on Top Overlay Silk Text to Silk Clearance [9.943mil]
   Violation between Silk To Silk Clearance Constraint: (9.943mil < 10mil) Between Text "R9" (3462.5mil,3134.936mil) on Top Overlay And Track (3437.5mil,3060mil)(3437.5mil,3100mil) on Top Overlay Silk Text to Silk Clearance [9.943mil]
   Violation between Silk To Silk Clearance Constraint: (4.063mil < 10mil) Between Text "4" (3345mil,3855mil) on Top Overlay And Track (3335mil,3725mil)(3335mil,3925mil) on Top Overlay Silk Text to Silk Clearance [4.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.063mil < 10mil) Between Text "3" (3345mil,3755mil) on Top Overlay And Track (3335mil,3725mil)(3335mil,3925mil) on Top Overlay Silk Text to Silk Clearance [4.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.508mil < 10mil) Between Text "C12" (3820mil,3480mil) on Bottom Overlay And Track (3828mil,3504.936mil)(3853mil,3504.936mil) on Bottom Overlay Silk Text to Silk Clearance [6.508mil]
   Violation between Silk To Silk Clearance Constraint: (3mil < 10mil) Between Text "C12" (3820mil,3480mil) on Bottom Overlay And Track (3828mil,3464.936mil)(3828mil,3504.936mil) on Bottom Overlay Silk Text to Silk Clearance [3mil]
   Violation between Silk To Silk Clearance Constraint: (8.007mil < 10mil) Between Text "K3" (4755mil,2985mil) on Bottom Overlay And Track (4189.567mil,3020mil)(4787.992mil,3020mil) on Bottom Overlay Silk Text to Silk Clearance [8.007mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (4240mil,3020mil) on Bottom Overlay And Track (4189.567mil,3020mil)(4787.992mil,3020mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.007mil < 10mil) Between Text "R3" (4505mil,3055mil) on Bottom Overlay And Track (4505.064mil,3088mil)(4505.064mil,3113mil) on Bottom Overlay Silk Text to Silk Clearance [8.007mil]
   Violation between Silk To Silk Clearance Constraint: (8.007mil < 10mil) Between Text "R3" (4505mil,3055mil) on Bottom Overlay And Track (4465.064mil,3088mil)(4505.064mil,3088mil) on Bottom Overlay Silk Text to Silk Clearance [8.007mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01