#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 21 15:03:09 2022
# Process ID: 20040
# Current directory: E:/ZYNQ_7z020/axi_xadc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16784 E:\ZYNQ_7z020\axi_xadc\axi_xadc.xpr
# Log file: E:/ZYNQ_7z020/axi_xadc/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_xadc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_xadc/axi_xadc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.285 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd}
Reading block design file <E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <axi_xadc_bd> from block design file <E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.285 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {0} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7z020clg400-2
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1604.469 ; gain = 283.191
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.ENABLE_AXI4STREAM {false} CONFIG.CHANNEL_ENABLE_VP_VN {true} CONFIG.CHANNEL_ENABLE_VCCDDRO {false} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_bd_cells xadc_wiz_0]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_xadc\axi_xadc.srcs\sources_1\bd\axi_xadc_bd\axi_xadc_bd.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/ui/bd_b7d29a6c.ui> 
reset_run synth_1
reset_run axi_xadc_bd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'axi_xadc_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\ZYNQ_7z020\axi_xadc\axi_xadc.srcs\sources_1\bd\axi_xadc_bd\axi_xadc_bd.bd> 
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/synth/axi_xadc_bd.v
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/sim/axi_xadc_bd.v
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hdl/axi_xadc_bd_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/ip/axi_xadc_bd_auto_pc_1/axi_xadc_bd_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hw_handoff/axi_xadc_bd.hwh
Generated Block Design Tcl file e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hw_handoff/axi_xadc_bd_bd.tcl
Generated Hardware Definition File e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/synth/axi_xadc_bd.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP axi_xadc_bd_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP axi_xadc_bd_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP axi_xadc_bd_rst_ps7_0_50M_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP axi_xadc_bd_xadc_wiz_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_xadc_bd_auto_pc_1, cache-ID = 9fc4b2f88bcb0a01; cache size = 2.535 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_xadc_bd_rst_ps7_0_50M_1, cache-ID = fcc03c6f777cce4b; cache size = 2.535 MB.
[Wed Sep 21 15:10:03 2022] Launched axi_xadc_bd_processing_system7_0_0_synth_1, axi_xadc_bd_xadc_wiz_0_1_synth_1, synth_1...
Run output will be captured here:
axi_xadc_bd_processing_system7_0_0_synth_1: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/axi_xadc_bd_processing_system7_0_0_synth_1/runme.log
axi_xadc_bd_xadc_wiz_0_1_synth_1: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/axi_xadc_bd_xadc_wiz_0_1_synth_1/runme.log
synth_1: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/synth_1/runme.log
[Wed Sep 21 15:10:04 2022] Launched impl_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1750.789 ; gain = 62.148
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_xadc_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'axi_xadc_bd' - hence not re-generating.
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd]
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -directory E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_xadc/axi_xadc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_xadc/axi_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/axi_xadc_bd.bd] -top
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_xadc_wiz_0_Reg]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] -force
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_xadc\axi_xadc.srcs\sources_1\bd\axi_xadc_bd\axi_xadc_bd.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/ui/bd_b7d29a6c.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <E:\ZYNQ_7z020\axi_xadc\axi_xadc.srcs\sources_1\bd\axi_xadc_bd\axi_xadc_bd.bd> 
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/synth/axi_xadc_bd.v
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/sim/axi_xadc_bd.v
VHDL Output written to : e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hdl/axi_xadc_bd_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/ip/axi_xadc_bd_auto_pc_0/axi_xadc_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hw_handoff/axi_xadc_bd.hwh
Generated Block Design Tcl file e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/hw_handoff/axi_xadc_bd_bd.tcl
Generated Hardware Definition File e:/ZYNQ_7z020/axi_xadc/axi_xadc.gen/sources_1/bd/axi_xadc_bd/synth/axi_xadc_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_xadc_bd_auto_pc_0, cache-ID = 9fc4b2f88bcb0a01; cache size = 3.849 MB.
[Wed Sep 21 15:17:07 2022] Launched synth_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/synth_1/runme.log
[Wed Sep 21 15:17:07 2022] Launched impl_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_xadc/axi_xadc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.031 ; gain = 10.684
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1790.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_xadc/axi_xadc_bd_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/ZYNQ_7z020/axi_xadc/axi_xadc_bd_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/ZYNQ_7z020/axi_xadc/axi_xadc_bd_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3595.285 ; gain = 210.152
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property SYSMON_REFRESH_RATE_MS 5000 [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210512180081/xc7z020_1/SYSMON]
close_hw_manager
startgroup
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.AVERAGE_ENABLE_VP_VN {false}] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vp_Vn] [get_bd_intf_ports Vp_Vn]
endgroup
delete_bd_objs [get_bd_intf_nets Vp_Vn_1]
delete_bd_objs [get_bd_intf_ports Vp_Vn]
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_xadc\axi_xadc.srcs\sources_1\bd\axi_xadc_bd\axi_xadc_bd.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_xadc/axi_xadc.srcs/sources_1/bd/axi_xadc_bd/ui/bd_b7d29a6c.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 22 11:39:55 2022...
