Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  4 18:31:18 2023
| Host         : LAPTOP-B5611VA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1445 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.436        0.000                      0                   59        0.196        0.000                      0                   59        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
vga/instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz              {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz              {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz                    8.436        0.000                      0                   59        0.196        0.000                      0                   59        7.192        0.000                       0                    38  
  clkfbout_clk_wiz                                                                                                                                                               47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/instance_name/inst/clk_in1
  To Clock:  vga/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        8.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.540ns (22.776%)  route 5.222ns (77.224%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 r  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 r  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.150     5.458 r  vga/reg_r[3]_i_6/O
                         net (fo=2, routed)           0.656     6.114    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r_reg[3]_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.440 f  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11/O
                         net (fo=1, routed)           0.632     7.072    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_2/O
                         net (fo=12, routed)          1.192     8.389    vga/reg_r_reg[3]_0
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_4/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.028    16.824    vga/reg_r_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.540ns (22.776%)  route 5.222ns (77.224%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 r  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 r  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.150     5.458 r  vga/reg_r[3]_i_6/O
                         net (fo=2, routed)           0.656     6.114    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r_reg[3]_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.440 f  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11/O
                         net (fo=1, routed)           0.632     7.072    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_2/O
                         net (fo=12, routed)          1.192     8.389    vga/reg_r_reg[3]_0
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_8/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.028    16.824    vga/reg_r_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.540ns (23.452%)  route 5.026ns (76.548%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 r  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 r  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.150     5.458 r  vga/reg_r[3]_i_6/O
                         net (fo=2, routed)           0.656     6.114    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r_reg[3]_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.440 f  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11/O
                         net (fo=1, routed)           0.632     7.072    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_2/O
                         net (fo=12, routed)          0.997     8.193    vga/reg_r_reg[3]_0
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.045    16.807    vga/reg_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.312ns (21.957%)  route 4.663ns (78.043%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 f  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 f  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.432 f  vga/reg_r[3]_i_13/O
                         net (fo=2, routed)           0.813     6.245    vga/h_cur_reg[10]_1
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.369 r  vga/reg_r[3]_i_3/O
                         net (fo=2, routed)           0.307     6.676    vga/h_cur_reg[8]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  vga/reg_r[3]_i_1/O
                         net (fo=12, routed)          0.802     7.602    vga/reg_r
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.524    16.328    vga/reg_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.312ns (21.957%)  route 4.663ns (78.043%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 f  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 f  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.432 f  vga/reg_r[3]_i_13/O
                         net (fo=2, routed)           0.813     6.245    vga/h_cur_reg[10]_1
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.369 r  vga/reg_r[3]_i_3/O
                         net (fo=2, routed)           0.307     6.676    vga/h_cur_reg[8]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  vga/reg_r[3]_i_1/O
                         net (fo=12, routed)          0.802     7.602    vga/reg_r
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.524    16.328    vga/reg_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.312ns (21.957%)  route 4.663ns (78.043%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 f  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 f  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.432 f  vga/reg_r[3]_i_13/O
                         net (fo=2, routed)           0.813     6.245    vga/h_cur_reg[10]_1
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.369 r  vga/reg_r[3]_i_3/O
                         net (fo=2, routed)           0.307     6.676    vga/h_cur_reg[8]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  vga/reg_r[3]_i_1/O
                         net (fo=12, routed)          0.802     7.602    vga/reg_r
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_4/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.524    16.328    vga/reg_r_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.312ns (21.957%)  route 4.663ns (78.043%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 f  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 f  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.432 f  vga/reg_r[3]_i_13/O
                         net (fo=2, routed)           0.813     6.245    vga/h_cur_reg[10]_1
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.369 r  vga/reg_r[3]_i_3/O
                         net (fo=2, routed)           0.307     6.676    vga/h_cur_reg[8]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  vga/reg_r[3]_i_1/O
                         net (fo=12, routed)          0.802     7.602    vga/reg_r
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X64Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_8/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.524    16.328    vga/reg_r_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 1.540ns (24.038%)  route 4.867ns (75.962%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.893 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 r  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 r  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.150     5.458 r  vga/reg_r[3]_i_6/O
                         net (fo=2, routed)           0.656     6.114    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r_reg[3]_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.440 f  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11/O
                         net (fo=1, routed)           0.632     7.072    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_2/O
                         net (fo=12, routed)          0.837     8.034    vga/reg_r_reg[3]_0
    SLICE_X64Y93         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.509    16.893    vga/clk_vga
    SLICE_X64Y93         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica_7/C
                         clock pessimism              0.092    16.986    
                         clock uncertainty           -0.132    16.853    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)       -0.045    16.808    vga/reg_r_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.540ns (24.191%)  route 4.826ns (75.809%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 r  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 r  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.150     5.458 r  vga/reg_r[3]_i_6/O
                         net (fo=2, routed)           0.656     6.114    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r_reg[3]_1
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.440 f  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11/O
                         net (fo=1, routed)           0.632     7.072    riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_11_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  riscv_inst/datapath_inst/id_stage_inst/registers_inst/reg_r[3]_i_2/O
                         net (fo=12, routed)          0.797     7.993    vga/reg_r_reg[3]_0
    SLICE_X65Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X65Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.067    16.785    vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.785    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/reg_r_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.312ns (21.957%)  route 4.663ns (78.043%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.575     1.575    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.627     1.627    vga/clk_vga
    SLICE_X65Y98         FDRE                                         r  vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  vga/h_cur_reg[1]/Q
                         net (fo=10, routed)          1.252     3.335    vga/h_cur_reg_n_0_[1]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.152     3.487 f  vga/reg_r[3]_i_31/O
                         net (fo=1, routed)           0.530     4.017    vga/reg_r[3]_i_31_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.332     4.349 f  vga/reg_r[3]_i_21/O
                         net (fo=2, routed)           0.959     5.308    vga/reg_r[3]_i_21_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.432 f  vga/reg_r[3]_i_13/O
                         net (fo=2, routed)           0.813     6.245    vga/h_cur_reg[10]_1
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.369 r  vga/reg_r[3]_i_3/O
                         net (fo=2, routed)           0.307     6.676    vga/h_cur_reg[8]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  vga/reg_r[3]_i_1/O
                         net (fo=12, routed)          0.802     7.602    vga/reg_r
    SLICE_X65Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        1.457    16.842    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    16.892    vga/clk_vga
    SLICE_X65Y92         FDRE                                         r  vga/reg_r_reg[3]_lopt_replica/C
                         clock pessimism              0.092    16.985    
                         clock uncertainty           -0.132    16.852    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    16.423    vga/reg_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.423    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594     0.594    vga/clk_vga
    SLICE_X65Y97         FDRE                                         r  vga/h_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  vga/h_cur_reg[3]/Q
                         net (fo=9, routed)           0.143     0.878    vga/h_cur_reg_n_0_[3]
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  vga/h_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vga/h_cur[5]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  vga/h_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     0.864    vga/clk_vga
    SLICE_X64Y97         FDRE                                         r  vga/h_cur_reg[5]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.120     0.727    vga/h_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.536%)  route 0.175ns (48.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/v_cur_reg[5]/Q
                         net (fo=18, routed)          0.175     0.909    vga/v_cur_reg_n_0_[5]
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  vga/v_cur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga/v_cur[7]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  vga/v_cur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X60Y98         FDRE                                         r  vga/v_cur_reg[7]/C
                         clock pessimism             -0.254     0.609    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.121     0.730    vga/v_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.202%)  route 0.177ns (48.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/v_cur_reg[5]/Q
                         net (fo=18, routed)          0.177     0.911    vga/v_cur_reg_n_0_[5]
    SLICE_X59Y98         LUT5 (Prop_lut5_I3_O)        0.045     0.956 r  vga/v_cur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.956    vga/v_cur[5]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[5]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.092     0.685    vga/v_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.752%)  route 0.187ns (47.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594     0.594    vga/clk_vga
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  vga/h_cur_reg[10]/Q
                         net (fo=10, routed)          0.187     0.945    vga/h_cur_reg_n_0_[10]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.990 r  vga/h_cur[10]_i_1/O
                         net (fo=1, routed)           0.000     0.990    vga/h_cur[10]
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     0.864    vga/clk_vga
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[10]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.121     0.715    vga/h_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  vga/v_cur_reg[9]/Q
                         net (fo=10, routed)          0.161     0.882    vga/v_cur_reg_n_0_[9]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.102     0.984 r  vga/v_cur[9]_i_1/O
                         net (fo=1, routed)           0.000     0.984    vga/v_cur[9]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[9]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.107     0.700    vga/v_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.013%)  route 0.215ns (53.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X59Y97         FDRE                                         r  vga/v_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/v_cur_reg[3]/Q
                         net (fo=19, routed)          0.215     0.948    vga/v_cur_reg_n_0_[3]
    SLICE_X59Y97         LUT4 (Prop_lut4_I0_O)        0.042     0.990 r  vga/v_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.990    vga/v_cur[3]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  vga/v_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X59Y97         FDRE                                         r  vga/v_cur_reg[3]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.105     0.698    vga/v_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.449%)  route 0.161ns (41.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  vga/v_cur_reg[9]/Q
                         net (fo=10, routed)          0.161     0.882    vga/v_cur_reg_n_0_[9]
    SLICE_X59Y98         LUT4 (Prop_lut4_I2_O)        0.099     0.981 r  vga/v_cur[10]_i_2/O
                         net (fo=1, routed)           0.000     0.981    vga/v_cur[10]_i_2_n_0
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X59Y98         FDRE                                         r  vga/v_cur_reg[10]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.091     0.684    vga/v_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (48.053%)  route 0.224ns (51.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X60Y97         FDRE                                         r  vga/v_cur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga/v_cur_reg[6]/Q
                         net (fo=15, routed)          0.224     0.980    vga/v_cur_reg_n_0_[6]
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.043     1.023 r  vga/v_cur[6]_i_1/O
                         net (fo=1, routed)           0.000     1.023    vga/v_cur[6]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  vga/v_cur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X60Y97         FDRE                                         r  vga/v_cur_reg[6]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.133     0.726    vga/v_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga/v_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/v_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.593     0.593    vga/clk_vga
    SLICE_X58Y98         FDRE                                         r  vga/v_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/v_cur_reg[2]/Q
                         net (fo=14, routed)          0.221     0.955    vga/v_cur_reg_n_0_[2]
    SLICE_X58Y98         LUT4 (Prop_lut4_I2_O)        0.042     0.997 r  vga/v_cur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.997    vga/v_cur[2]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  vga/v_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863     0.863    vga/clk_vga
    SLICE_X58Y98         FDRE                                         r  vga/v_cur_reg[2]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.105     0.698    vga/v_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga/h_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.549     0.549    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.594     0.594    vga/clk_vga
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  vga/h_cur_reg[9]/Q
                         net (fo=11, routed)          0.211     0.968    vga/h_cur_reg_n_0_[9]
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.013 r  vga/h_cur[9]_i_1/O
                         net (fo=1, routed)           0.000     1.013    vga/h_cur[9]
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1446, routed)        0.817     0.817    vga/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/instance_name/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.864     0.864    vga/clk_vga
    SLICE_X64Y98         FDRE                                         r  vga/h_cur_reg[9]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.120     0.714    vga/h_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { vga/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    vga/instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y98     vga/h_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y98     vga/h_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y98     vga/h_cur_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y98     vga/h_cur_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y97     vga/h_cur_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y97     vga/h_cur_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y97     vga/h_cur_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X62Y97     vga/h_cur_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y95     vga/reg_hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y95     vga/reg_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y95     vga/reg_r_reg[3]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y95     vga/reg_r_reg[3]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y95     vga/reg_r_reg[3]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y93     vga/reg_r_reg[3]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y93     vga/reg_r_reg[3]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y95     vga/reg_r_reg[3]_lopt_replica_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y97     vga/reg_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y98     vga/v_cur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     vga/h_cur_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y98     vga/h_cur_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y98     vga/h_cur_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y97     vga/h_cur_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y97     vga/h_cur_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    vga/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  vga/instance_name/inst/mmcm_adv_inst/CLKFBOUT



