V 000060 55 16789         1502582610663 conv_input_buffer_a
(_unit VHDL (conv_input_buffer 0 43(conv_input_buffer_a 0 64))
	(_version vd0)
	(_time 1502582610664 2017.08.12 17:03:30)
	(_source (\./../src/conv_input_buffer.vhd\))
	(_parameters tan)
	(_code 949a959bc6c395839290c2c38dce9093949391939091c2)
	(_ent
		(_time 1502582610573)
	)
	(_comp
		(wrapped_conv_input_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_input_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000058 55 2100          1502689016556 conv_multiplier_a
(_unit VHDL (conv_multiplier 0 43(conv_multiplier_a 0 52))
	(_version vd0)
	(_time 1502689016557 2017.08.13 22:36:56)
	(_source (\./../src/conv_multiplier.vhd\))
	(_parameters tan)
	(_code 2b2d7e2f2f7c2a3c2e7a6d712e2c2e2d782c2f2d22)
	(_ent
		(_time 1502689016424)
	)
	(_comp
		(wrapped_conv_multiplier
			(_object
				(_port (_int clk -1 0 56(_ent (_in))))
				(_port (_int a 2 0 57(_ent (_in))))
				(_port (_int b 2 0 58(_ent (_in))))
				(_port (_int p 3 0 59(_ent (_out))))
			)
		)
	)
	(_inst U0 0 90(_comp wrapped_conv_multiplier)
		(_port
			((clk)(clk))
			((a)(a))
			((b)(b))
			((p)(p))
		)
		(_use (_ent xilinxcorelib mult_gen_v11_2 behavioral)
			(_gen
				((C_VERBOSITY)((i 0)))
				((C_MODEL_TYPE)((i 0)))
				((C_XDEVICEFAMILY)(_string \"artix7"\))
				((C_A_WIDTH)((i 16)))
				((C_A_TYPE)((i 0)))
				((C_B_WIDTH)((i 16)))
				((C_B_TYPE)((i 0)))
				((C_OUT_HIGH)((i 31)))
				((C_OUT_LOW)((i 0)))
				((C_MULT_TYPE)((i 1)))
				((C_OPTIMIZE_GOAL)((i 0)))
				((C_HAS_CE)((i 0)))
				((C_HAS_SCLR)((i 0)))
				((C_CE_OVERRIDES_SCLR)((i 0)))
				((C_LATENCY)((i 1)))
				((C_CCM_IMP)((i 0)))
				((C_B_VALUE)(_string \"10000001"\))
				((C_HAS_ZERO_DETECT)((i 0)))
				((C_ROUND_OUTPUT)((i 0)))
				((C_ROUND_PT)((i 0)))
			)
			(_port
				((CLK)(clk))
				((A)(a))
				((B)(b))
				((CE)(_open))
				((SCLR)(_open))
				((ZERO_DETECT)(_open))
				((P)(p))
				((PCASC)(_open))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a 0 0 46(_ent(_in))))
		(_port (_int b 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 48(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p 1 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1 ((_dto i 31 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000061 55 16794         1502606023265 conv_output_buffer_a
(_unit VHDL (conv_output_buffer 0 43(conv_output_buffer_a 0 64))
	(_version vd0)
	(_time 1502606023266 2017.08.12 23:33:43)
	(_source (\./../src/conv_output_buffer.vhd\))
	(_parameters tan)
	(_code 0b5e0a0d0f5c0a1c0d0f5d5c4d505f0c0f0c0b0c0e0c0f)
	(_ent
		(_time 1502606023255)
	)
	(_comp
		(wrapped_conv_output_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_output_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 1998          1502860803601 arch
(_unit VHDL (convolution_controller 0 28(arch 0 67))
	(_version vd0)
	(_time 1502860803602 2017.08.15 22:20:03)
	(_source (\./../src/Convolution_Controller.vhd\))
	(_parameters tan)
	(_code cac9cf9fcd9dcbddce988c90c8cdcfcdceccc3cc9c)
	(_ent
		(_time 1502860803597)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1 ((_dto i 31 i 0)))))
		(_port (_int i_start_reg 0 0 33(_ent(_in))))
		(_port (_int i_clear_reg 0 0 34(_ent(_in))))
		(_port (_int i_status_reg 0 0 35(_ent(_in))))
		(_port (_int i_repeat_reg 0 0 36(_ent(_in))))
		(_port (_int i_relu_control_reg 0 0 37(_ent(_in))))
		(_port (_int i_conv_parameters_reg 0 0 38(_ent(_in))))
		(_port (_int i_input_data_addr_reg 0 0 39(_ent(_in))))
		(_port (_int i_input_data_reg 0 0 40(_ent(_in))))
		(_port (_int i_output_data_addr_reg 0 0 41(_ent(_in))))
		(_port (_int i_output_data_reg 0 0 42(_ent(_in))))
		(_port (_int i_filter_data_addr_reg 0 0 43(_ent(_in))))
		(_port (_int i_filter_data_reg 0 0 44(_ent(_in))))
		(_port (_int i_filter_control_reg 0 0 45(_ent(_in))))
		(_port (_int o_start_reg 0 0 48(_ent(_out))))
		(_port (_int o_clear_reg 0 0 49(_ent(_out))))
		(_port (_int o_status_reg 0 0 50(_ent(_out))))
		(_port (_int o_repeat_reg 0 0 51(_ent(_out))))
		(_port (_int o_relu_control_reg 0 0 52(_ent(_out))))
		(_port (_int o_conv_parameters_reg 0 0 53(_ent(_out))))
		(_port (_int o_input_data_addr_reg 0 0 54(_ent(_out))))
		(_port (_int o_input_data_reg 0 0 55(_ent(_out))))
		(_port (_int o_output_data_addr_reg 0 0 56(_ent(_out))))
		(_port (_int o_output_data_reg 0 0 57(_ent(_out))))
		(_port (_int o_filter_data_addr_reg 0 0 58(_ent(_out))))
		(_port (_int o_filter_data_reg 0 0 59(_ent(_out))))
		(_port (_int o_filter_contro_reg 0 0 60(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 23773         1502581666393 arch
(_unit VHDL (convolution_layer_top 0 28(arch 0 31))
	(_version vd0)
	(_time 1502581666394 2017.08.12 16:47:46)
	(_source (\./../compile/Convolution_Layer_Top.vhd\))
	(_parameters tan)
	(_code 0205500456550315040507064159560506040b04540457)
	(_ent
		(_time 1502581666322)
	)
	(_comp
		(Convolution_Controller
			(_object
				(_port (_int i_clear_reg 0 0 37(_ent (_in))))
				(_port (_int i_clk -1 0 38(_ent (_in))))
				(_port (_int i_conv_parameters_reg 0 0 39(_ent (_in))))
				(_port (_int i_filter_data_addr_reg 0 0 40(_ent (_in))))
				(_port (_int i_filter_data_reg 0 0 41(_ent (_in))))
				(_port (_int i_input_data_addr_reg 0 0 42(_ent (_in))))
				(_port (_int i_input_data_reg 0 0 43(_ent (_in))))
				(_port (_int i_output_data_addr_reg 0 0 44(_ent (_in))))
				(_port (_int i_output_data_reg 0 0 45(_ent (_in))))
				(_port (_int i_relu_control_reg 0 0 46(_ent (_in))))
				(_port (_int i_repeat_reg 0 0 47(_ent (_in))))
				(_port (_int i_reset_n -1 0 48(_ent (_in))))
				(_port (_int i_start_reg 0 0 49(_ent (_in))))
				(_port (_int i_status_reg 0 0 50(_ent (_in))))
				(_port (_int o_clear_reg 0 0 51(_ent (_out))))
				(_port (_int o_conv_parameters_reg 0 0 52(_ent (_out))))
				(_port (_int o_filter_data_addr_reg 0 0 53(_ent (_out))))
				(_port (_int o_filter_data_reg 0 0 54(_ent (_out))))
				(_port (_int o_input_data_addr_reg 0 0 55(_ent (_out))))
				(_port (_int o_input_data_reg 0 0 56(_ent (_out))))
				(_port (_int o_output_data_addr_reg 0 0 57(_ent (_out))))
				(_port (_int o_output_data_reg 0 0 58(_ent (_out))))
				(_port (_int o_relu_control_reg 0 0 59(_ent (_out))))
				(_port (_int o_repeat_reg 0 0 60(_ent (_out))))
				(_port (_int o_start_reg 0 0 61(_ent (_out))))
				(_port (_int o_status_reg 0 0 62(_ent (_out))))
			)
		)
	)
	(_inst U1 0 76(_comp Convolution_Controller)
		(_port
			((i_clear_reg(31))(Dangling_Input_Signal))
			((i_clear_reg(30))(Dangling_Input_Signal))
			((i_clear_reg(29))(Dangling_Input_Signal))
			((i_clear_reg(28))(Dangling_Input_Signal))
			((i_clear_reg(27))(Dangling_Input_Signal))
			((i_clear_reg(26))(Dangling_Input_Signal))
			((i_clear_reg(25))(Dangling_Input_Signal))
			((i_clear_reg(24))(Dangling_Input_Signal))
			((i_clear_reg(23))(Dangling_Input_Signal))
			((i_clear_reg(22))(Dangling_Input_Signal))
			((i_clear_reg(21))(Dangling_Input_Signal))
			((i_clear_reg(20))(Dangling_Input_Signal))
			((i_clear_reg(19))(Dangling_Input_Signal))
			((i_clear_reg(18))(Dangling_Input_Signal))
			((i_clear_reg(17))(Dangling_Input_Signal))
			((i_clear_reg(16))(Dangling_Input_Signal))
			((i_clear_reg(15))(Dangling_Input_Signal))
			((i_clear_reg(14))(Dangling_Input_Signal))
			((i_clear_reg(13))(Dangling_Input_Signal))
			((i_clear_reg(12))(Dangling_Input_Signal))
			((i_clear_reg(11))(Dangling_Input_Signal))
			((i_clear_reg(10))(Dangling_Input_Signal))
			((i_clear_reg(9))(Dangling_Input_Signal))
			((i_clear_reg(8))(Dangling_Input_Signal))
			((i_clear_reg(7))(Dangling_Input_Signal))
			((i_clear_reg(6))(Dangling_Input_Signal))
			((i_clear_reg(5))(Dangling_Input_Signal))
			((i_clear_reg(4))(Dangling_Input_Signal))
			((i_clear_reg(3))(Dangling_Input_Signal))
			((i_clear_reg(2))(Dangling_Input_Signal))
			((i_clear_reg(1))(Dangling_Input_Signal))
			((i_clear_reg(0))(Dangling_Input_Signal))
			((i_clk)(Dangling_Input_Signal))
			((i_conv_parameters_reg(31))(Dangling_Input_Signal))
			((i_conv_parameters_reg(30))(Dangling_Input_Signal))
			((i_conv_parameters_reg(29))(Dangling_Input_Signal))
			((i_conv_parameters_reg(28))(Dangling_Input_Signal))
			((i_conv_parameters_reg(27))(Dangling_Input_Signal))
			((i_conv_parameters_reg(26))(Dangling_Input_Signal))
			((i_conv_parameters_reg(25))(Dangling_Input_Signal))
			((i_conv_parameters_reg(24))(Dangling_Input_Signal))
			((i_conv_parameters_reg(23))(Dangling_Input_Signal))
			((i_conv_parameters_reg(22))(Dangling_Input_Signal))
			((i_conv_parameters_reg(21))(Dangling_Input_Signal))
			((i_conv_parameters_reg(20))(Dangling_Input_Signal))
			((i_conv_parameters_reg(19))(Dangling_Input_Signal))
			((i_conv_parameters_reg(18))(Dangling_Input_Signal))
			((i_conv_parameters_reg(17))(Dangling_Input_Signal))
			((i_conv_parameters_reg(16))(Dangling_Input_Signal))
			((i_conv_parameters_reg(15))(Dangling_Input_Signal))
			((i_conv_parameters_reg(14))(Dangling_Input_Signal))
			((i_conv_parameters_reg(13))(Dangling_Input_Signal))
			((i_conv_parameters_reg(12))(Dangling_Input_Signal))
			((i_conv_parameters_reg(11))(Dangling_Input_Signal))
			((i_conv_parameters_reg(10))(Dangling_Input_Signal))
			((i_conv_parameters_reg(9))(Dangling_Input_Signal))
			((i_conv_parameters_reg(8))(Dangling_Input_Signal))
			((i_conv_parameters_reg(7))(Dangling_Input_Signal))
			((i_conv_parameters_reg(6))(Dangling_Input_Signal))
			((i_conv_parameters_reg(5))(Dangling_Input_Signal))
			((i_conv_parameters_reg(4))(Dangling_Input_Signal))
			((i_conv_parameters_reg(3))(Dangling_Input_Signal))
			((i_conv_parameters_reg(2))(Dangling_Input_Signal))
			((i_conv_parameters_reg(1))(Dangling_Input_Signal))
			((i_conv_parameters_reg(0))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(31))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(30))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(29))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(28))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(27))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(26))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(25))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(24))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(23))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(22))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(21))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(20))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(19))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(18))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(17))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(16))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(15))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(14))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(13))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(12))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(11))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(10))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(9))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(8))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(7))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(6))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(5))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(4))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(3))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(2))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(1))(Dangling_Input_Signal))
			((i_filter_data_addr_reg(0))(Dangling_Input_Signal))
			((i_filter_data_reg(31))(Dangling_Input_Signal))
			((i_filter_data_reg(30))(Dangling_Input_Signal))
			((i_filter_data_reg(29))(Dangling_Input_Signal))
			((i_filter_data_reg(28))(Dangling_Input_Signal))
			((i_filter_data_reg(27))(Dangling_Input_Signal))
			((i_filter_data_reg(26))(Dangling_Input_Signal))
			((i_filter_data_reg(25))(Dangling_Input_Signal))
			((i_filter_data_reg(24))(Dangling_Input_Signal))
			((i_filter_data_reg(23))(Dangling_Input_Signal))
			((i_filter_data_reg(22))(Dangling_Input_Signal))
			((i_filter_data_reg(21))(Dangling_Input_Signal))
			((i_filter_data_reg(20))(Dangling_Input_Signal))
			((i_filter_data_reg(19))(Dangling_Input_Signal))
			((i_filter_data_reg(18))(Dangling_Input_Signal))
			((i_filter_data_reg(17))(Dangling_Input_Signal))
			((i_filter_data_reg(16))(Dangling_Input_Signal))
			((i_filter_data_reg(15))(Dangling_Input_Signal))
			((i_filter_data_reg(14))(Dangling_Input_Signal))
			((i_filter_data_reg(13))(Dangling_Input_Signal))
			((i_filter_data_reg(12))(Dangling_Input_Signal))
			((i_filter_data_reg(11))(Dangling_Input_Signal))
			((i_filter_data_reg(10))(Dangling_Input_Signal))
			((i_filter_data_reg(9))(Dangling_Input_Signal))
			((i_filter_data_reg(8))(Dangling_Input_Signal))
			((i_filter_data_reg(7))(Dangling_Input_Signal))
			((i_filter_data_reg(6))(Dangling_Input_Signal))
			((i_filter_data_reg(5))(Dangling_Input_Signal))
			((i_filter_data_reg(4))(Dangling_Input_Signal))
			((i_filter_data_reg(3))(Dangling_Input_Signal))
			((i_filter_data_reg(2))(Dangling_Input_Signal))
			((i_filter_data_reg(1))(Dangling_Input_Signal))
			((i_filter_data_reg(0))(Dangling_Input_Signal))
			((i_input_data_addr_reg(31))(Dangling_Input_Signal))
			((i_input_data_addr_reg(30))(Dangling_Input_Signal))
			((i_input_data_addr_reg(29))(Dangling_Input_Signal))
			((i_input_data_addr_reg(28))(Dangling_Input_Signal))
			((i_input_data_addr_reg(27))(Dangling_Input_Signal))
			((i_input_data_addr_reg(26))(Dangling_Input_Signal))
			((i_input_data_addr_reg(25))(Dangling_Input_Signal))
			((i_input_data_addr_reg(24))(Dangling_Input_Signal))
			((i_input_data_addr_reg(23))(Dangling_Input_Signal))
			((i_input_data_addr_reg(22))(Dangling_Input_Signal))
			((i_input_data_addr_reg(21))(Dangling_Input_Signal))
			((i_input_data_addr_reg(20))(Dangling_Input_Signal))
			((i_input_data_addr_reg(19))(Dangling_Input_Signal))
			((i_input_data_addr_reg(18))(Dangling_Input_Signal))
			((i_input_data_addr_reg(17))(Dangling_Input_Signal))
			((i_input_data_addr_reg(16))(Dangling_Input_Signal))
			((i_input_data_addr_reg(15))(Dangling_Input_Signal))
			((i_input_data_addr_reg(14))(Dangling_Input_Signal))
			((i_input_data_addr_reg(13))(Dangling_Input_Signal))
			((i_input_data_addr_reg(12))(Dangling_Input_Signal))
			((i_input_data_addr_reg(11))(Dangling_Input_Signal))
			((i_input_data_addr_reg(10))(Dangling_Input_Signal))
			((i_input_data_addr_reg(9))(Dangling_Input_Signal))
			((i_input_data_addr_reg(8))(Dangling_Input_Signal))
			((i_input_data_addr_reg(7))(Dangling_Input_Signal))
			((i_input_data_addr_reg(6))(Dangling_Input_Signal))
			((i_input_data_addr_reg(5))(Dangling_Input_Signal))
			((i_input_data_addr_reg(4))(Dangling_Input_Signal))
			((i_input_data_addr_reg(3))(Dangling_Input_Signal))
			((i_input_data_addr_reg(2))(Dangling_Input_Signal))
			((i_input_data_addr_reg(1))(Dangling_Input_Signal))
			((i_input_data_addr_reg(0))(Dangling_Input_Signal))
			((i_input_data_reg(31))(Dangling_Input_Signal))
			((i_input_data_reg(30))(Dangling_Input_Signal))
			((i_input_data_reg(29))(Dangling_Input_Signal))
			((i_input_data_reg(28))(Dangling_Input_Signal))
			((i_input_data_reg(27))(Dangling_Input_Signal))
			((i_input_data_reg(26))(Dangling_Input_Signal))
			((i_input_data_reg(25))(Dangling_Input_Signal))
			((i_input_data_reg(24))(Dangling_Input_Signal))
			((i_input_data_reg(23))(Dangling_Input_Signal))
			((i_input_data_reg(22))(Dangling_Input_Signal))
			((i_input_data_reg(21))(Dangling_Input_Signal))
			((i_input_data_reg(20))(Dangling_Input_Signal))
			((i_input_data_reg(19))(Dangling_Input_Signal))
			((i_input_data_reg(18))(Dangling_Input_Signal))
			((i_input_data_reg(17))(Dangling_Input_Signal))
			((i_input_data_reg(16))(Dangling_Input_Signal))
			((i_input_data_reg(15))(Dangling_Input_Signal))
			((i_input_data_reg(14))(Dangling_Input_Signal))
			((i_input_data_reg(13))(Dangling_Input_Signal))
			((i_input_data_reg(12))(Dangling_Input_Signal))
			((i_input_data_reg(11))(Dangling_Input_Signal))
			((i_input_data_reg(10))(Dangling_Input_Signal))
			((i_input_data_reg(9))(Dangling_Input_Signal))
			((i_input_data_reg(8))(Dangling_Input_Signal))
			((i_input_data_reg(7))(Dangling_Input_Signal))
			((i_input_data_reg(6))(Dangling_Input_Signal))
			((i_input_data_reg(5))(Dangling_Input_Signal))
			((i_input_data_reg(4))(Dangling_Input_Signal))
			((i_input_data_reg(3))(Dangling_Input_Signal))
			((i_input_data_reg(2))(Dangling_Input_Signal))
			((i_input_data_reg(1))(Dangling_Input_Signal))
			((i_input_data_reg(0))(Dangling_Input_Signal))
			((i_output_data_addr_reg(31))(Dangling_Input_Signal))
			((i_output_data_addr_reg(30))(Dangling_Input_Signal))
			((i_output_data_addr_reg(29))(Dangling_Input_Signal))
			((i_output_data_addr_reg(28))(Dangling_Input_Signal))
			((i_output_data_addr_reg(27))(Dangling_Input_Signal))
			((i_output_data_addr_reg(26))(Dangling_Input_Signal))
			((i_output_data_addr_reg(25))(Dangling_Input_Signal))
			((i_output_data_addr_reg(24))(Dangling_Input_Signal))
			((i_output_data_addr_reg(23))(Dangling_Input_Signal))
			((i_output_data_addr_reg(22))(Dangling_Input_Signal))
			((i_output_data_addr_reg(21))(Dangling_Input_Signal))
			((i_output_data_addr_reg(20))(Dangling_Input_Signal))
			((i_output_data_addr_reg(19))(Dangling_Input_Signal))
			((i_output_data_addr_reg(18))(Dangling_Input_Signal))
			((i_output_data_addr_reg(17))(Dangling_Input_Signal))
			((i_output_data_addr_reg(16))(Dangling_Input_Signal))
			((i_output_data_addr_reg(15))(Dangling_Input_Signal))
			((i_output_data_addr_reg(14))(Dangling_Input_Signal))
			((i_output_data_addr_reg(13))(Dangling_Input_Signal))
			((i_output_data_addr_reg(12))(Dangling_Input_Signal))
			((i_output_data_addr_reg(11))(Dangling_Input_Signal))
			((i_output_data_addr_reg(10))(Dangling_Input_Signal))
			((i_output_data_addr_reg(9))(Dangling_Input_Signal))
			((i_output_data_addr_reg(8))(Dangling_Input_Signal))
			((i_output_data_addr_reg(7))(Dangling_Input_Signal))
			((i_output_data_addr_reg(6))(Dangling_Input_Signal))
			((i_output_data_addr_reg(5))(Dangling_Input_Signal))
			((i_output_data_addr_reg(4))(Dangling_Input_Signal))
			((i_output_data_addr_reg(3))(Dangling_Input_Signal))
			((i_output_data_addr_reg(2))(Dangling_Input_Signal))
			((i_output_data_addr_reg(1))(Dangling_Input_Signal))
			((i_output_data_addr_reg(0))(Dangling_Input_Signal))
			((i_output_data_reg(31))(Dangling_Input_Signal))
			((i_output_data_reg(30))(Dangling_Input_Signal))
			((i_output_data_reg(29))(Dangling_Input_Signal))
			((i_output_data_reg(28))(Dangling_Input_Signal))
			((i_output_data_reg(27))(Dangling_Input_Signal))
			((i_output_data_reg(26))(Dangling_Input_Signal))
			((i_output_data_reg(25))(Dangling_Input_Signal))
			((i_output_data_reg(24))(Dangling_Input_Signal))
			((i_output_data_reg(23))(Dangling_Input_Signal))
			((i_output_data_reg(22))(Dangling_Input_Signal))
			((i_output_data_reg(21))(Dangling_Input_Signal))
			((i_output_data_reg(20))(Dangling_Input_Signal))
			((i_output_data_reg(19))(Dangling_Input_Signal))
			((i_output_data_reg(18))(Dangling_Input_Signal))
			((i_output_data_reg(17))(Dangling_Input_Signal))
			((i_output_data_reg(16))(Dangling_Input_Signal))
			((i_output_data_reg(15))(Dangling_Input_Signal))
			((i_output_data_reg(14))(Dangling_Input_Signal))
			((i_output_data_reg(13))(Dangling_Input_Signal))
			((i_output_data_reg(12))(Dangling_Input_Signal))
			((i_output_data_reg(11))(Dangling_Input_Signal))
			((i_output_data_reg(10))(Dangling_Input_Signal))
			((i_output_data_reg(9))(Dangling_Input_Signal))
			((i_output_data_reg(8))(Dangling_Input_Signal))
			((i_output_data_reg(7))(Dangling_Input_Signal))
			((i_output_data_reg(6))(Dangling_Input_Signal))
			((i_output_data_reg(5))(Dangling_Input_Signal))
			((i_output_data_reg(4))(Dangling_Input_Signal))
			((i_output_data_reg(3))(Dangling_Input_Signal))
			((i_output_data_reg(2))(Dangling_Input_Signal))
			((i_output_data_reg(1))(Dangling_Input_Signal))
			((i_output_data_reg(0))(Dangling_Input_Signal))
			((i_relu_control_reg(31))(Dangling_Input_Signal))
			((i_relu_control_reg(30))(Dangling_Input_Signal))
			((i_relu_control_reg(29))(Dangling_Input_Signal))
			((i_relu_control_reg(28))(Dangling_Input_Signal))
			((i_relu_control_reg(27))(Dangling_Input_Signal))
			((i_relu_control_reg(26))(Dangling_Input_Signal))
			((i_relu_control_reg(25))(Dangling_Input_Signal))
			((i_relu_control_reg(24))(Dangling_Input_Signal))
			((i_relu_control_reg(23))(Dangling_Input_Signal))
			((i_relu_control_reg(22))(Dangling_Input_Signal))
			((i_relu_control_reg(21))(Dangling_Input_Signal))
			((i_relu_control_reg(20))(Dangling_Input_Signal))
			((i_relu_control_reg(19))(Dangling_Input_Signal))
			((i_relu_control_reg(18))(Dangling_Input_Signal))
			((i_relu_control_reg(17))(Dangling_Input_Signal))
			((i_relu_control_reg(16))(Dangling_Input_Signal))
			((i_relu_control_reg(15))(Dangling_Input_Signal))
			((i_relu_control_reg(14))(Dangling_Input_Signal))
			((i_relu_control_reg(13))(Dangling_Input_Signal))
			((i_relu_control_reg(12))(Dangling_Input_Signal))
			((i_relu_control_reg(11))(Dangling_Input_Signal))
			((i_relu_control_reg(10))(Dangling_Input_Signal))
			((i_relu_control_reg(9))(Dangling_Input_Signal))
			((i_relu_control_reg(8))(Dangling_Input_Signal))
			((i_relu_control_reg(7))(Dangling_Input_Signal))
			((i_relu_control_reg(6))(Dangling_Input_Signal))
			((i_relu_control_reg(5))(Dangling_Input_Signal))
			((i_relu_control_reg(4))(Dangling_Input_Signal))
			((i_relu_control_reg(3))(Dangling_Input_Signal))
			((i_relu_control_reg(2))(Dangling_Input_Signal))
			((i_relu_control_reg(1))(Dangling_Input_Signal))
			((i_relu_control_reg(0))(Dangling_Input_Signal))
			((i_repeat_reg(31))(Dangling_Input_Signal))
			((i_repeat_reg(30))(Dangling_Input_Signal))
			((i_repeat_reg(29))(Dangling_Input_Signal))
			((i_repeat_reg(28))(Dangling_Input_Signal))
			((i_repeat_reg(27))(Dangling_Input_Signal))
			((i_repeat_reg(26))(Dangling_Input_Signal))
			((i_repeat_reg(25))(Dangling_Input_Signal))
			((i_repeat_reg(24))(Dangling_Input_Signal))
			((i_repeat_reg(23))(Dangling_Input_Signal))
			((i_repeat_reg(22))(Dangling_Input_Signal))
			((i_repeat_reg(21))(Dangling_Input_Signal))
			((i_repeat_reg(20))(Dangling_Input_Signal))
			((i_repeat_reg(19))(Dangling_Input_Signal))
			((i_repeat_reg(18))(Dangling_Input_Signal))
			((i_repeat_reg(17))(Dangling_Input_Signal))
			((i_repeat_reg(16))(Dangling_Input_Signal))
			((i_repeat_reg(15))(Dangling_Input_Signal))
			((i_repeat_reg(14))(Dangling_Input_Signal))
			((i_repeat_reg(13))(Dangling_Input_Signal))
			((i_repeat_reg(12))(Dangling_Input_Signal))
			((i_repeat_reg(11))(Dangling_Input_Signal))
			((i_repeat_reg(10))(Dangling_Input_Signal))
			((i_repeat_reg(9))(Dangling_Input_Signal))
			((i_repeat_reg(8))(Dangling_Input_Signal))
			((i_repeat_reg(7))(Dangling_Input_Signal))
			((i_repeat_reg(6))(Dangling_Input_Signal))
			((i_repeat_reg(5))(Dangling_Input_Signal))
			((i_repeat_reg(4))(Dangling_Input_Signal))
			((i_repeat_reg(3))(Dangling_Input_Signal))
			((i_repeat_reg(2))(Dangling_Input_Signal))
			((i_repeat_reg(1))(Dangling_Input_Signal))
			((i_repeat_reg(0))(Dangling_Input_Signal))
			((i_reset_n)(Dangling_Input_Signal))
			((i_start_reg(31))(Dangling_Input_Signal))
			((i_start_reg(30))(Dangling_Input_Signal))
			((i_start_reg(29))(Dangling_Input_Signal))
			((i_start_reg(28))(Dangling_Input_Signal))
			((i_start_reg(27))(Dangling_Input_Signal))
			((i_start_reg(26))(Dangling_Input_Signal))
			((i_start_reg(25))(Dangling_Input_Signal))
			((i_start_reg(24))(Dangling_Input_Signal))
			((i_start_reg(23))(Dangling_Input_Signal))
			((i_start_reg(22))(Dangling_Input_Signal))
			((i_start_reg(21))(Dangling_Input_Signal))
			((i_start_reg(20))(Dangling_Input_Signal))
			((i_start_reg(19))(Dangling_Input_Signal))
			((i_start_reg(18))(Dangling_Input_Signal))
			((i_start_reg(17))(Dangling_Input_Signal))
			((i_start_reg(16))(Dangling_Input_Signal))
			((i_start_reg(15))(Dangling_Input_Signal))
			((i_start_reg(14))(Dangling_Input_Signal))
			((i_start_reg(13))(Dangling_Input_Signal))
			((i_start_reg(12))(Dangling_Input_Signal))
			((i_start_reg(11))(Dangling_Input_Signal))
			((i_start_reg(10))(Dangling_Input_Signal))
			((i_start_reg(9))(Dangling_Input_Signal))
			((i_start_reg(8))(Dangling_Input_Signal))
			((i_start_reg(7))(Dangling_Input_Signal))
			((i_start_reg(6))(Dangling_Input_Signal))
			((i_start_reg(5))(Dangling_Input_Signal))
			((i_start_reg(4))(Dangling_Input_Signal))
			((i_start_reg(3))(Dangling_Input_Signal))
			((i_start_reg(2))(Dangling_Input_Signal))
			((i_start_reg(1))(Dangling_Input_Signal))
			((i_start_reg(0))(Dangling_Input_Signal))
			((i_status_reg(31))(Dangling_Input_Signal))
			((i_status_reg(30))(Dangling_Input_Signal))
			((i_status_reg(29))(Dangling_Input_Signal))
			((i_status_reg(28))(Dangling_Input_Signal))
			((i_status_reg(27))(Dangling_Input_Signal))
			((i_status_reg(26))(Dangling_Input_Signal))
			((i_status_reg(25))(Dangling_Input_Signal))
			((i_status_reg(24))(Dangling_Input_Signal))
			((i_status_reg(23))(Dangling_Input_Signal))
			((i_status_reg(22))(Dangling_Input_Signal))
			((i_status_reg(21))(Dangling_Input_Signal))
			((i_status_reg(20))(Dangling_Input_Signal))
			((i_status_reg(19))(Dangling_Input_Signal))
			((i_status_reg(18))(Dangling_Input_Signal))
			((i_status_reg(17))(Dangling_Input_Signal))
			((i_status_reg(16))(Dangling_Input_Signal))
			((i_status_reg(15))(Dangling_Input_Signal))
			((i_status_reg(14))(Dangling_Input_Signal))
			((i_status_reg(13))(Dangling_Input_Signal))
			((i_status_reg(12))(Dangling_Input_Signal))
			((i_status_reg(11))(Dangling_Input_Signal))
			((i_status_reg(10))(Dangling_Input_Signal))
			((i_status_reg(9))(Dangling_Input_Signal))
			((i_status_reg(8))(Dangling_Input_Signal))
			((i_status_reg(7))(Dangling_Input_Signal))
			((i_status_reg(6))(Dangling_Input_Signal))
			((i_status_reg(5))(Dangling_Input_Signal))
			((i_status_reg(4))(Dangling_Input_Signal))
			((i_status_reg(3))(Dangling_Input_Signal))
			((i_status_reg(2))(Dangling_Input_Signal))
			((i_status_reg(1))(Dangling_Input_Signal))
			((i_status_reg(0))(Dangling_Input_Signal))
		)
		(_use (_ent . Convolution_Controller)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_start_reg)(i_start_reg))
				((i_clear_reg)(i_clear_reg))
				((i_status_reg)(i_status_reg))
				((i_repeat_reg)(i_repeat_reg))
				((i_relu_control_reg)(i_relu_control_reg))
				((i_conv_parameters_reg)(i_conv_parameters_reg))
				((i_input_data_addr_reg)(i_input_data_addr_reg))
				((i_input_data_reg)(i_input_data_reg))
				((i_output_data_addr_reg)(i_output_data_addr_reg))
				((i_output_data_reg)(i_output_data_reg))
				((i_filter_data_addr_reg)(i_filter_data_addr_reg))
				((i_filter_data_reg)(i_filter_data_reg))
				((o_start_reg)(o_start_reg))
				((o_clear_reg)(o_clear_reg))
				((o_status_reg)(o_status_reg))
				((o_repeat_reg)(o_repeat_reg))
				((o_relu_control_reg)(o_relu_control_reg))
				((o_conv_parameters_reg)(o_conv_parameters_reg))
				((o_input_data_addr_reg)(o_input_data_addr_reg))
				((o_input_data_reg)(o_input_data_reg))
				((o_output_data_addr_reg)(o_output_data_addr_reg))
				((o_output_data_reg)(o_output_data_reg))
				((o_filter_data_addr_reg)(o_filter_data_addr_reg))
				((o_filter_data_reg)(o_filter_data_reg))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 67(_arch((i 4)))))
		(_sig (_int Dangling_Input_Signal -1 0 70(_arch(_uni))))
		(_prcs
			(line__469(_arch 0 0 469(_assignment (_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 8385          1502861903401 arch
(_unit VHDL (filter_top 0 28(arch 0 44))
	(_version vd0)
	(_time 1502861903402 2017.08.15 22:38:23)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code e9eebabae9beeefeb9effcb2baecbfeeedefbfeee9)
	(_ent
		(_time 1502861903381)
	)
	(_comp
		(input_fifo_network
			(_object
				(_port (_int din 3 0 58(_ent (_in))))
				(_port (_int i_rd_clk -1 0 59(_ent (_in))))
				(_port (_int i_reset_n -1 0 60(_ent (_in))))
				(_port (_int i_wr_clk -1 0 61(_ent (_in))))
				(_port (_int prog_empty_thresh 4 0 62(_ent (_in))))
				(_port (_int prog_full_thresh 4 0 63(_ent (_in))))
				(_port (_int rd_en 5 0 64(_ent (_in))))
				(_port (_int wr_en 5 0 65(_ent (_in))))
				(_port (_int almost_empty 5 0 66(_ent (_out))))
				(_port (_int almost_full 5 0 67(_ent (_out))))
				(_port (_int dout0 3 0 68(_ent (_out))))
				(_port (_int dout1 3 0 69(_ent (_out))))
				(_port (_int dout10 3 0 70(_ent (_out))))
				(_port (_int dout2 3 0 71(_ent (_out))))
				(_port (_int dout3 3 0 72(_ent (_out))))
				(_port (_int dout4 3 0 73(_ent (_out))))
				(_port (_int dout5 3 0 74(_ent (_out))))
				(_port (_int dout6 3 0 75(_ent (_out))))
				(_port (_int dout7 3 0 76(_ent (_out))))
				(_port (_int dout8 3 0 77(_ent (_out))))
				(_port (_int dout9 3 0 78(_ent (_out))))
				(_port (_int empty 5 0 79(_ent (_out))))
				(_port (_int full 5 0 80(_ent (_out))))
				(_port (_int prog_empty 5 0 81(_ent (_out))))
				(_port (_int prog_full 5 0 82(_ent (_out))))
				(_port (_int valid 5 0 83(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 1 0 50(_ent (_in))))
				(_port (_int b 1 0 51(_ent (_in))))
				(_port (_int clk -1 0 52(_ent (_in))))
				(_port (_int p 2 0 53(_ent (_out))))
			)
		)
	)
	(_inst U1 0 121(_comp input_fifo_network)
		(_port
			((din)(din))
			((i_rd_clk)(i_rd_clk))
			((i_reset_n)(i_reset_n))
			((i_wr_clk)(i_wr_clk))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_en)(rd_en))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((dout0)(BUS232))
			((dout1)(BUS224))
			((dout10)(BUS152))
			((dout2)(BUS216))
			((dout3)(BUS208))
			((dout4)(BUS200))
			((dout5)(BUS192))
			((dout6)(BUS184))
			((dout7)(BUS176))
			((dout8)(BUS168))
			((dout9)(BUS160))
			((empty)(empty))
			((full)(full))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_implicit)
			(_port
				((din)(din))
				((i_rd_clk)(i_rd_clk))
				((i_reset_n)(i_reset_n))
				((i_wr_clk)(i_wr_clk))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((rd_en)(rd_en))
				((wr_en)(wr_en))
				((almost_empty)(almost_empty))
				((almost_full)(almost_full))
				((dout0)(dout0))
				((dout1)(dout1))
				((dout10)(dout10))
				((dout2)(dout2))
				((dout3)(dout3))
				((dout4)(dout4))
				((dout5)(dout5))
				((dout6)(dout6))
				((dout7)(dout7))
				((dout8)(dout8))
				((dout9)(dout9))
				((empty)(empty))
				((full)(full))
				((prog_empty)(prog_empty))
				((prog_full)(prog_full))
				((valid)(valid))
			)
		)
	)
	(_inst U10 0 151(_comp conv_multiplier)
		(_port
			((a)(BUS216))
			((b)(w8))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U11 0 158(_comp conv_multiplier)
		(_port
			((a)(BUS224))
			((b)(w9))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U12 0 165(_comp conv_multiplier)
		(_port
			((a)(BUS232))
			((b)(w10))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U2 0 172(_comp conv_multiplier)
		(_port
			((a)(BUS152))
			((b)(w0))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U3 0 179(_comp conv_multiplier)
		(_port
			((a)(BUS160))
			((b)(w1))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U4 0 186(_comp conv_multiplier)
		(_port
			((a)(BUS168))
			((b)(w2))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U5 0 193(_comp conv_multiplier)
		(_port
			((a)(BUS176))
			((b)(w3))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U6 0 200(_comp conv_multiplier)
		(_port
			((a)(BUS184))
			((b)(w4))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U7 0 207(_comp conv_multiplier)
		(_port
			((a)(BUS192))
			((b)(w5))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U8 0 214(_comp conv_multiplier)
		(_port
			((a)(BUS200))
			((b)(w6))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U9 0 221(_comp conv_multiplier)
		(_port
			((a)(BUS208))
			((b)(w7))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1 ((_dto i 15 i 0)))))
		(_port (_int w0 0 0 30(_ent(_in))))
		(_port (_int w1 0 0 31(_ent(_in))))
		(_port (_int w10 0 0 32(_ent(_in))))
		(_port (_int w2 0 0 33(_ent(_in))))
		(_port (_int w3 0 0 34(_ent(_in))))
		(_port (_int w4 0 0 35(_ent(_in))))
		(_port (_int w5 0 0 36(_ent(_in))))
		(_port (_int w6 0 0 37(_ent(_in))))
		(_port (_int w7 0 0 38(_ent(_in))))
		(_port (_int w8 0 0 39(_ent(_in))))
		(_port (_int w9 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 58(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 62(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 64(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int i_rd_clk -1 0 89(_arch(_uni))))
		(_sig (_int i_reset_n -1 0 90(_arch(_uni))))
		(_sig (_int i_wr_clk -1 0 91(_arch(_uni))))
		(_sig (_int NET149 -1 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 93(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int almost_empty 6 0 93(_arch(_uni))))
		(_sig (_int almost_full 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int BUS152 7 0 95(_arch(_uni))))
		(_sig (_int BUS160 7 0 96(_arch(_uni))))
		(_sig (_int BUS168 7 0 97(_arch(_uni))))
		(_sig (_int BUS176 7 0 98(_arch(_uni))))
		(_sig (_int BUS184 7 0 99(_arch(_uni))))
		(_sig (_int BUS192 7 0 100(_arch(_uni))))
		(_sig (_int BUS200 7 0 101(_arch(_uni))))
		(_sig (_int BUS208 7 0 102(_arch(_uni))))
		(_sig (_int BUS216 7 0 103(_arch(_uni))))
		(_sig (_int BUS224 7 0 104(_arch(_uni))))
		(_sig (_int BUS232 7 0 105(_arch(_uni))))
		(_sig (_int din 7 0 106(_arch(_uni))))
		(_sig (_int empty 6 0 107(_arch(_uni))))
		(_sig (_int full 6 0 108(_arch(_uni))))
		(_sig (_int prog_empty 6 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 110(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int prog_empty_thresh 8 0 110(_arch(_uni))))
		(_sig (_int prog_full 6 0 111(_arch(_uni))))
		(_sig (_int prog_full_thresh 8 0 112(_arch(_uni))))
		(_sig (_int rd_en 6 0 113(_arch(_uni))))
		(_sig (_int valid 6 0 114(_arch(_uni))))
		(_sig (_int wr_en 6 0 115(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 14314         1502668957322 arch
(_unit VHDL (input_fifo_network 0 28(arch 0 49))
	(_version vd0)
	(_time 1502668957323 2017.08.13 17:02:37)
	(_source (\./../compile/input_fifo_network.vhd\))
	(_parameters tan)
	(_code ca9a929fce9c9eddcfcccccc8c909dccc3cccccc9ccf9c)
	(_ent
		(_time 1502668957310)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 3 0 55(_ent (_in))))
				(_port (_int prog_empty_thresh 4 0 56(_ent (_in))))
				(_port (_int prog_full_thresh 4 0 57(_ent (_in))))
				(_port (_int rd_clk -1 0 58(_ent (_in))))
				(_port (_int rd_en -1 0 59(_ent (_in))))
				(_port (_int rst -1 0 60(_ent (_in))))
				(_port (_int wr_clk -1 0 61(_ent (_in))))
				(_port (_int wr_en -1 0 62(_ent (_in))))
				(_port (_int almost_empty -1 0 63(_ent (_out))))
				(_port (_int almost_full -1 0 64(_ent (_out))))
				(_port (_int dout 3 0 65(_ent (_out))))
				(_port (_int empty -1 0 66(_ent (_out))))
				(_port (_int full -1 0 67(_ent (_out))))
				(_port (_int prog_empty -1 0 68(_ent (_out))))
				(_port (_int prog_full -1 0 69(_ent (_out))))
				(_port (_int valid -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst U0 0 91(_comp input_network_fifo)
		(_port
			((din)(din))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0_din1))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U10 0 111(_comp input_network_fifo)
		(_port
			((din)(dout7_din8))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(8)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(8)))
			((almost_empty)(almost_empty(8)))
			((almost_full)(almost_full(8)))
			((dout)(dout8_din9))
			((empty)(empty(8)))
			((full)(full(8)))
			((prog_empty)(prog_empty(8)))
			((prog_full)(prog_full(8)))
			((valid)(valid(8)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U11 0 131(_comp input_network_fifo)
		(_port
			((din)(dout8_din9))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(9)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(9)))
			((almost_empty)(almost_empty(9)))
			((almost_full)(almost_full(9)))
			((dout)(dout9_din10))
			((empty)(empty(9)))
			((full)(full(9)))
			((prog_empty)(prog_empty(9)))
			((prog_full)(prog_full(9)))
			((valid)(valid(9)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U12 0 151(_comp input_network_fifo)
		(_port
			((din)(dout9_din10))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(10)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(10)))
			((almost_empty)(almost_empty(10)))
			((almost_full)(almost_full(10)))
			((dout)(dout))
			((empty)(empty(10)))
			((full)(full(10)))
			((prog_empty)(prog_empty(10)))
			((prog_full)(prog_full(10)))
			((valid)(valid(10)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U3 0 171(_comp input_network_fifo)
		(_port
			((din)(dout0_din1))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1_din2))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U4 0 191(_comp input_network_fifo)
		(_port
			((din)(dout1_din2))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2_din3))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U5 0 211(_comp input_network_fifo)
		(_port
			((din)(dout2_din3))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(3)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(3)))
			((almost_empty)(almost_empty(3)))
			((almost_full)(almost_full(3)))
			((dout)(dout3_din4))
			((empty)(empty(3)))
			((full)(full(3)))
			((prog_empty)(prog_empty(3)))
			((prog_full)(prog_full(3)))
			((valid)(valid(3)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U6 0 231(_comp input_network_fifo)
		(_port
			((din)(dout3_din4))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(4)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(4)))
			((almost_empty)(almost_empty(4)))
			((almost_full)(almost_full(4)))
			((dout)(dout4_din5))
			((empty)(empty(4)))
			((full)(full(4)))
			((prog_empty)(prog_empty(4)))
			((prog_full)(prog_full(4)))
			((valid)(valid(4)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U7 0 251(_comp input_network_fifo)
		(_port
			((din)(dout4_din5))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(5)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(5)))
			((almost_empty)(almost_empty(5)))
			((almost_full)(almost_full(5)))
			((dout)(dout5_din6))
			((empty)(empty(5)))
			((full)(full(5)))
			((prog_empty)(prog_empty(5)))
			((prog_full)(prog_full(5)))
			((valid)(valid(5)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U8 0 271(_comp input_network_fifo)
		(_port
			((din)(dout5_din6))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(6)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(6)))
			((almost_empty)(almost_empty(6)))
			((almost_full)(almost_full(6)))
			((dout)(dout6_din7))
			((empty)(empty(6)))
			((full)(full(6)))
			((prog_empty)(prog_empty(6)))
			((prog_full)(prog_full(6)))
			((valid)(valid(6)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U9 0 291(_comp input_network_fifo)
		(_port
			((din)(dout6_din7))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(7)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(7)))
			((almost_empty)(almost_empty(7)))
			((almost_full)(almost_full(7)))
			((dout)(dout7_din8))
			((empty)(empty(7)))
			((full)(full(7)))
			((prog_empty)(prog_empty(7)))
			((prog_full)(prog_full(7)))
			((valid)(valid(7)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_port (_int i_rd_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_port (_int i_wr_clk -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 34(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 34(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 36(_array -1 ((_dto i 10 i 0)))))
		(_port (_int rd_en 2 0 36(_ent(_in))))
		(_port (_int wr_en 2 0 37(_ent(_in))))
		(_port (_int almost_empty 2 0 38(_ent(_out))))
		(_port (_int almost_full 2 0 39(_ent(_out))))
		(_port (_int dout 0 0 40(_ent(_out))))
		(_port (_int empty 2 0 41(_ent(_out))))
		(_port (_int full 2 0 42(_ent(_out))))
		(_port (_int prog_empty 2 0 43(_ent(_out))))
		(_port (_int prog_full 2 0 44(_ent(_out))))
		(_port (_int valid 2 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 56(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int dout0_din1 5 0 76(_arch(_uni))))
		(_sig (_int dout1_din2 5 0 77(_arch(_uni))))
		(_sig (_int dout2_din3 5 0 78(_arch(_uni))))
		(_sig (_int dout3_din4 5 0 79(_arch(_uni))))
		(_sig (_int dout4_din5 5 0 80(_arch(_uni))))
		(_sig (_int dout5_din6 5 0 81(_arch(_uni))))
		(_sig (_int dout6_din7 5 0 82(_arch(_uni))))
		(_sig (_int dout7_din8 5 0 83(_arch(_uni))))
		(_sig (_int dout8_din9 5 0 84(_arch(_uni))))
		(_sig (_int dout9_din10 5 0 85(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000061 55 16794         1502607833380 input_network_fifo_a
(_unit VHDL (input_network_fifo 0 43(input_network_fifo_a 0 64))
	(_version vd0)
	(_time 1502607833381 2017.08.13 00:03:53)
	(_source (\./../src/input_network_fifo.vhd\))
	(_parameters tan)
	(_code c9c9c09c959f9ddecccfcd9d8f93cdcfcccecdcececf9f)
	(_ent
		(_time 1502607833374)
	)
	(_comp
		(wrapped_input_network_fifo
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_input_network_fifo)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 8530          1502862361242 arch
(_unit VHDL (filter_top 0 28(arch 0 46))
	(_version vd0)
	(_time 1502862361243 2017.08.15 22:46:01)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code 51560552590656460151440a025407565557075651)
	(_ent
		(_time 1502862361145)
	)
	(_comp
		(input_fifo_network
			(_object
				(_port (_int din 3 0 60(_ent (_in))))
				(_port (_int i_rd_clk -1 0 61(_ent (_in))))
				(_port (_int i_reset_n -1 0 62(_ent (_in))))
				(_port (_int i_wr_clk -1 0 63(_ent (_in))))
				(_port (_int prog_empty_thresh 4 0 64(_ent (_in))))
				(_port (_int prog_full_thresh 4 0 65(_ent (_in))))
				(_port (_int rd_en 5 0 66(_ent (_in))))
				(_port (_int wr_en 5 0 67(_ent (_in))))
				(_port (_int almost_empty 5 0 68(_ent (_out))))
				(_port (_int almost_full 5 0 69(_ent (_out))))
				(_port (_int dout0 3 0 70(_ent (_out))))
				(_port (_int dout1 3 0 71(_ent (_out))))
				(_port (_int dout10 3 0 72(_ent (_out))))
				(_port (_int dout2 3 0 73(_ent (_out))))
				(_port (_int dout3 3 0 74(_ent (_out))))
				(_port (_int dout4 3 0 75(_ent (_out))))
				(_port (_int dout5 3 0 76(_ent (_out))))
				(_port (_int dout6 3 0 77(_ent (_out))))
				(_port (_int dout7 3 0 78(_ent (_out))))
				(_port (_int dout8 3 0 79(_ent (_out))))
				(_port (_int dout9 3 0 80(_ent (_out))))
				(_port (_int empty 5 0 81(_ent (_out))))
				(_port (_int full 5 0 82(_ent (_out))))
				(_port (_int prog_empty 5 0 83(_ent (_out))))
				(_port (_int prog_full 5 0 84(_ent (_out))))
				(_port (_int valid 5 0 85(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 1 0 52(_ent (_in))))
				(_port (_int b 1 0 53(_ent (_in))))
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int p 2 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 121(_comp input_fifo_network)
		(_port
			((din)(din))
			((i_rd_clk)(i_rd_clk))
			((i_reset_n)(i_reset_n))
			((i_wr_clk)(i_rd_clk))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_en)(rd_en))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((dout0)(BUS232))
			((dout1)(BUS224))
			((dout10)(BUS152))
			((dout2)(BUS216))
			((dout3)(BUS208))
			((dout4)(BUS200))
			((dout5)(BUS192))
			((dout6)(BUS184))
			((dout7)(BUS176))
			((dout8)(BUS168))
			((dout9)(BUS160))
			((empty)(empty))
			((full)(full))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_implicit)
			(_port
				((din)(din))
				((i_rd_clk)(i_rd_clk))
				((i_reset_n)(i_reset_n))
				((i_wr_clk)(i_wr_clk))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((rd_en)(rd_en))
				((wr_en)(wr_en))
				((almost_empty)(almost_empty))
				((almost_full)(almost_full))
				((dout0)(dout0))
				((dout1)(dout1))
				((dout10)(dout10))
				((dout2)(dout2))
				((dout3)(dout3))
				((dout4)(dout4))
				((dout5)(dout5))
				((dout6)(dout6))
				((dout7)(dout7))
				((dout8)(dout8))
				((dout9)(dout9))
				((empty)(empty))
				((full)(full))
				((prog_empty)(prog_empty))
				((prog_full)(prog_full))
				((valid)(valid))
			)
		)
	)
	(_inst U10 0 151(_comp conv_multiplier)
		(_port
			((a)(BUS216))
			((b)(w8))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U11 0 158(_comp conv_multiplier)
		(_port
			((a)(BUS224))
			((b)(w9))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U12 0 165(_comp conv_multiplier)
		(_port
			((a)(BUS232))
			((b)(w10))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U2 0 172(_comp conv_multiplier)
		(_port
			((a)(BUS152))
			((b)(w0))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U3 0 179(_comp conv_multiplier)
		(_port
			((a)(BUS160))
			((b)(w1))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U4 0 186(_comp conv_multiplier)
		(_port
			((a)(BUS168))
			((b)(w2))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U5 0 193(_comp conv_multiplier)
		(_port
			((a)(BUS176))
			((b)(w3))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U6 0 200(_comp conv_multiplier)
		(_port
			((a)(BUS184))
			((b)(w4))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U7 0 207(_comp conv_multiplier)
		(_port
			((a)(BUS192))
			((b)(w5))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U8 0 214(_comp conv_multiplier)
		(_port
			((a)(BUS200))
			((b)(w6))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U9 0 221(_comp conv_multiplier)
		(_port
			((a)(BUS208))
			((b)(w7))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1 ((_dto i 15 i 0)))))
		(_port (_int w0 0 0 32(_ent(_in))))
		(_port (_int w1 0 0 33(_ent(_in))))
		(_port (_int w10 0 0 34(_ent(_in))))
		(_port (_int w2 0 0 35(_ent(_in))))
		(_port (_int w3 0 0 36(_ent(_in))))
		(_port (_int w4 0 0 37(_ent(_in))))
		(_port (_int w5 0 0 38(_ent(_in))))
		(_port (_int w6 0 0 39(_ent(_in))))
		(_port (_int w7 0 0 40(_ent(_in))))
		(_port (_int w8 0 0 41(_ent(_in))))
		(_port (_int w9 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 60(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 64(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 66(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int i_rd_clk -1 0 91(_arch(_uni))))
		(_sig (_int NET149 -1 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 93(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int almost_empty 6 0 93(_arch(_uni))))
		(_sig (_int almost_full 6 0 94(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 95(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int BUS152 7 0 95(_arch(_uni))))
		(_sig (_int BUS160 7 0 96(_arch(_uni))))
		(_sig (_int BUS168 7 0 97(_arch(_uni))))
		(_sig (_int BUS176 7 0 98(_arch(_uni))))
		(_sig (_int BUS184 7 0 99(_arch(_uni))))
		(_sig (_int BUS192 7 0 100(_arch(_uni))))
		(_sig (_int BUS200 7 0 101(_arch(_uni))))
		(_sig (_int BUS208 7 0 102(_arch(_uni))))
		(_sig (_int BUS216 7 0 103(_arch(_uni))))
		(_sig (_int BUS224 7 0 104(_arch(_uni))))
		(_sig (_int BUS232 7 0 105(_arch(_uni))))
		(_sig (_int din 7 0 106(_arch(_uni))))
		(_sig (_int empty 6 0 107(_arch(_uni))))
		(_sig (_int full 6 0 108(_arch(_uni))))
		(_sig (_int prog_empty 6 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 110(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int prog_empty_thresh 8 0 110(_arch(_uni))))
		(_sig (_int prog_full 6 0 111(_arch(_uni))))
		(_sig (_int prog_full_thresh 8 0 112(_arch(_uni))))
		(_sig (_int rd_en 6 0 113(_arch(_uni))))
		(_sig (_int valid 6 0 114(_arch(_uni))))
		(_sig (_int wr_en 6 0 115(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(13))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
I 000045 55 1206          1502862718127 arch
(_unit VHDL (input_fifo_net_controller 0 28(arch 0 50))
	(_version vd0)
	(_time 1502862718128 2017.08.15 22:51:58)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 656b3865353331726131713c626363636c63636333)
	(_ent
		(_time 1502862718123)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 33(_array -1 ((_dto i 10 i 0)))))
		(_port (_int o_wr_en 0 0 33(_ent(_out))))
		(_port (_int i_full 0 0 34(_ent(_in))))
		(_port (_int i_almost_full 0 0 35(_ent(_in))))
		(_port (_int i_prog_full 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 1 0 37(_ent(_out))))
		(_port (_int i_valid 0 0 39(_ent(_in))))
		(_port (_int o_rd_en 0 0 40(_ent(_out))))
		(_port (_int i_empty 0 0 41(_ent(_in))))
		(_port (_int i_almost_empty 0 0 42(_ent(_in))))
		(_port (_int i_prog_empty 0 0 43(_ent(_in))))
		(_port (_int o_prog_empty_thresh 1 0 44(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1733          1502863483807 arch
(_unit VHDL (input_fifo_net_controller 0 28(arch 0 63))
	(_version vd0)
	(_time 1502863483808 2017.08.15 23:04:43)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 595c035a050f0d4e5e574d005e5f5f5f505f5f5f0f)
	(_ent
		(_time 1502863483805)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 33(_array -1 ((_dto i 10 i 0)))))
		(_port (_int o_wr_en 0 0 33(_ent(_out))))
		(_port (_int i_full 0 0 34(_ent(_in))))
		(_port (_int i_almost_full 0 0 35(_ent(_in))))
		(_port (_int i_prog_full 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 1 0 37(_ent(_out))))
		(_port (_int i_valid 0 0 39(_ent(_in))))
		(_port (_int o_rd_en 0 0 40(_ent(_out))))
		(_port (_int i_empty 0 0 41(_ent(_in))))
		(_port (_int i_almost_empty 0 0 42(_ent(_in))))
		(_port (_int i_prog_empty 0 0 43(_ent(_in))))
		(_port (_int o_prog_empty_thresh 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1 ((_dto i 15 i 0)))))
		(_port (_int w0 2 0 46(_ent(_out))))
		(_port (_int w1 2 0 47(_ent(_out))))
		(_port (_int w2 2 0 48(_ent(_out))))
		(_port (_int w3 2 0 49(_ent(_out))))
		(_port (_int w4 2 0 50(_ent(_out))))
		(_port (_int w5 2 0 51(_ent(_out))))
		(_port (_int w6 2 0 52(_ent(_out))))
		(_port (_int w7 2 0 53(_ent(_out))))
		(_port (_int w8 2 0 54(_ent(_out))))
		(_port (_int w9 2 0 55(_ent(_out))))
		(_port (_int w10 2 0 56(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2120          1502863879902 arch
(_unit VHDL (input_fifo_net_controller 0 28(arch 0 73))
	(_version vd0)
	(_time 1502863879903 2017.08.15 23:11:19)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 9f9d91909cc9cb88999b8bc69899999996999999c9)
	(_ent
		(_time 1502863879900)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_reset_n -1 0 31(_ent(_in))))
		(_port (_int i_inbuff_valid -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 34(_ent(_in))))
		(_port (_int o_inbuff_rd_en -1 0 35(_ent(_out))))
		(_port (_int i_inbuff_empty -1 0 36(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -1 0 37(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 40(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 43(_array -1 ((_dto i 10 i 0)))))
		(_port (_int o_wr_en 2 0 43(_ent(_out))))
		(_port (_int i_full 2 0 44(_ent(_in))))
		(_port (_int i_almost_full 2 0 45(_ent(_in))))
		(_port (_int i_prog_full 2 0 46(_ent(_in))))
		(_port (_int o_prog_full_thresh 1 0 47(_ent(_out))))
		(_port (_int i_valid 2 0 49(_ent(_in))))
		(_port (_int o_rd_en 2 0 50(_ent(_out))))
		(_port (_int i_empty 2 0 51(_ent(_in))))
		(_port (_int i_almost_empty 2 0 52(_ent(_in))))
		(_port (_int i_prog_empty 2 0 53(_ent(_in))))
		(_port (_int o_prog_empty_thresh 1 0 54(_ent(_out))))
		(_port (_int w0 0 0 56(_ent(_out))))
		(_port (_int w1 0 0 57(_ent(_out))))
		(_port (_int w2 0 0 58(_ent(_out))))
		(_port (_int w3 0 0 59(_ent(_out))))
		(_port (_int w4 0 0 60(_ent(_out))))
		(_port (_int w5 0 0 61(_ent(_out))))
		(_port (_int w6 0 0 62(_ent(_out))))
		(_port (_int w7 0 0 63(_ent(_out))))
		(_port (_int w8 0 0 64(_ent(_out))))
		(_port (_int w9 0 0 65(_ent(_out))))
		(_port (_int w10 0 0 66(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 13024         1502864012618 arch
(_unit VHDL (filter_top 0 28(arch 0 42))
	(_version vd0)
	(_time 1502864012619 2017.08.15 23:13:32)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code 050756030952021201020201175c020201035302050303)
	(_ent
		(_time 1502864012606)
	)
	(_comp
		(input_fifo_network
			(_object
				(_port (_int din 4 0 56(_ent (_in))))
				(_port (_int i_rd_clk -1 0 57(_ent (_in))))
				(_port (_int i_reset_n -1 0 58(_ent (_in))))
				(_port (_int i_wr_clk -1 0 59(_ent (_in))))
				(_port (_int prog_empty_thresh 5 0 60(_ent (_in))))
				(_port (_int prog_full_thresh 5 0 61(_ent (_in))))
				(_port (_int rd_en 6 0 62(_ent (_in))))
				(_port (_int wr_en 6 0 63(_ent (_in))))
				(_port (_int almost_empty 6 0 64(_ent (_out))))
				(_port (_int almost_full 6 0 65(_ent (_out))))
				(_port (_int dout0 4 0 66(_ent (_out))))
				(_port (_int dout1 4 0 67(_ent (_out))))
				(_port (_int dout10 4 0 68(_ent (_out))))
				(_port (_int dout2 4 0 69(_ent (_out))))
				(_port (_int dout3 4 0 70(_ent (_out))))
				(_port (_int dout4 4 0 71(_ent (_out))))
				(_port (_int dout5 4 0 72(_ent (_out))))
				(_port (_int dout6 4 0 73(_ent (_out))))
				(_port (_int dout7 4 0 74(_ent (_out))))
				(_port (_int dout8 4 0 75(_ent (_out))))
				(_port (_int dout9 4 0 76(_ent (_out))))
				(_port (_int empty 6 0 77(_ent (_out))))
				(_port (_int full 6 0 78(_ent (_out))))
				(_port (_int prog_empty 6 0 79(_ent (_out))))
				(_port (_int prog_full 6 0 80(_ent (_out))))
				(_port (_int valid 6 0 81(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 2 0 48(_ent (_in))))
				(_port (_int b 2 0 49(_ent (_in))))
				(_port (_int clk -1 0 50(_ent (_in))))
				(_port (_int p 3 0 51(_ent (_out))))
			)
		)
		(input_fifo_net_controller
			(_object
				(_port (_int i_almost_empty 7 0 86(_ent (_in))))
				(_port (_int i_almost_full 7 0 87(_ent (_in))))
				(_port (_int i_clk -1 0 88(_ent (_in))))
				(_port (_int i_empty 7 0 89(_ent (_in))))
				(_port (_int i_full 7 0 90(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -1 0 91(_ent (_in))))
				(_port (_int i_inbuff_dout 8 0 92(_ent (_in))))
				(_port (_int i_inbuff_empty -1 0 93(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -1 0 94(_ent (_in))))
				(_port (_int i_inbuff_valid -1 0 95(_ent (_in))))
				(_port (_int i_prog_empty 7 0 96(_ent (_in))))
				(_port (_int i_prog_full 7 0 97(_ent (_in))))
				(_port (_int i_reset_n -1 0 98(_ent (_in))))
				(_port (_int i_valid 7 0 99(_ent (_in))))
				(_port (_int o_inbuff_prog_empty_thresh 9 0 100(_ent (_out))))
				(_port (_int o_inbuff_rd_en -1 0 101(_ent (_out))))
				(_port (_int o_prog_empty_thresh 9 0 102(_ent (_out))))
				(_port (_int o_prog_full_thresh 9 0 103(_ent (_out))))
				(_port (_int o_rd_en 7 0 104(_ent (_out))))
				(_port (_int o_wr_en 7 0 105(_ent (_out))))
				(_port (_int w0 8 0 106(_ent (_out))))
				(_port (_int w1 8 0 107(_ent (_out))))
				(_port (_int w10 8 0 108(_ent (_out))))
				(_port (_int w2 8 0 109(_ent (_out))))
				(_port (_int w3 8 0 110(_ent (_out))))
				(_port (_int w4 8 0 111(_ent (_out))))
				(_port (_int w5 8 0 112(_ent (_out))))
				(_port (_int w6 8 0 113(_ent (_out))))
				(_port (_int w7 8 0 114(_ent (_out))))
				(_port (_int w8 8 0 115(_ent (_out))))
				(_port (_int w9 8 0 116(_ent (_out))))
			)
		)
	)
	(_inst U1 0 163(_comp input_fifo_network)
		(_port
			((din)(din))
			((i_rd_clk)(i_rd_clk))
			((i_reset_n)(i_reset_n))
			((i_wr_clk)(i_rd_clk))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_en)(rd_en))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((dout0)(BUS232))
			((dout1)(BUS224))
			((dout10)(BUS152))
			((dout2)(BUS216))
			((dout3)(BUS208))
			((dout4)(BUS200))
			((dout5)(BUS192))
			((dout6)(BUS184))
			((dout7)(BUS176))
			((dout8)(BUS168))
			((dout9)(BUS160))
			((empty)(empty))
			((full)(full))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_implicit)
			(_port
				((din)(din))
				((i_rd_clk)(i_rd_clk))
				((i_reset_n)(i_reset_n))
				((i_wr_clk)(i_wr_clk))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((rd_en)(rd_en))
				((wr_en)(wr_en))
				((almost_empty)(almost_empty))
				((almost_full)(almost_full))
				((dout0)(dout0))
				((dout1)(dout1))
				((dout10)(dout10))
				((dout2)(dout2))
				((dout3)(dout3))
				((dout4)(dout4))
				((dout5)(dout5))
				((dout6)(dout6))
				((dout7)(dout7))
				((dout8)(dout8))
				((dout9)(dout9))
				((empty)(empty))
				((full)(full))
				((prog_empty)(prog_empty))
				((prog_full)(prog_full))
				((valid)(valid))
			)
		)
	)
	(_inst U10 0 193(_comp conv_multiplier)
		(_port
			((a)(BUS216))
			((b)(BUS825))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U11 0 200(_comp conv_multiplier)
		(_port
			((a)(BUS224))
			((b)(BUS829))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U12 0 207(_comp conv_multiplier)
		(_port
			((a)(BUS232))
			((b)(BUS789))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U13 0 214(_comp input_fifo_net_controller)
		(_port
			((i_almost_empty)(almost_empty))
			((i_almost_full)(almost_full))
			((i_clk)(i_rd_clk))
			((i_empty)(empty))
			((i_full)(full))
			((i_inbuff_almost_empty)(i_inbuff_almost_empty))
			((i_inbuff_dout)(i_inbuff_dout))
			((i_inbuff_empty)(i_inbuff_empty))
			((i_inbuff_prog_empty)(i_inbuff_prog_empty))
			((i_inbuff_valid)(i_inbuff_valid))
			((i_prog_empty)(prog_empty))
			((i_prog_full)(prog_full))
			((i_reset_n)(i_reset_n))
			((i_valid)(valid))
			((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(o_inbuff_rd_en))
			((o_prog_empty_thresh)(prog_empty_thresh))
			((o_prog_full_thresh)(prog_full_thresh))
			((o_rd_en)(rd_en))
			((o_wr_en)(wr_en))
			((w0)(BUS793))
			((w1)(BUS797))
			((w10)(BUS789))
			((w2)(BUS801))
			((w3)(BUS805))
			((w4)(BUS809))
			((w5)(BUS813))
			((w6)(BUS817))
			((w7)(BUS821))
			((w8)(BUS825))
			((w9)(BUS829))
		)
		(_use (_ent . input_fifo_net_controller)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
				((o_wr_en)(o_wr_en))
				((i_full)(i_full))
				((i_almost_full)(i_almost_full))
				((i_prog_full)(i_prog_full))
				((o_prog_full_thresh)(o_prog_full_thresh))
				((i_valid)(i_valid))
				((o_rd_en)(o_rd_en))
				((i_empty)(i_empty))
				((i_almost_empty)(i_almost_empty))
				((i_prog_empty)(i_prog_empty))
				((o_prog_empty_thresh)(o_prog_empty_thresh))
				((w0)(w0))
				((w1)(w1))
				((w2)(w2))
				((w3)(w3))
				((w4)(w4))
				((w5)(w5))
				((w6)(w6))
				((w7)(w7))
				((w8)(w8))
				((w9)(w9))
				((w10)(w10))
			)
		)
	)
	(_inst U2 0 249(_comp conv_multiplier)
		(_port
			((a)(BUS152))
			((b)(BUS793))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U3 0 256(_comp conv_multiplier)
		(_port
			((a)(BUS160))
			((b)(BUS797))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U4 0 263(_comp conv_multiplier)
		(_port
			((a)(BUS168))
			((b)(BUS801))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U5 0 270(_comp conv_multiplier)
		(_port
			((a)(BUS176))
			((b)(BUS805))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U6 0 277(_comp conv_multiplier)
		(_port
			((a)(BUS184))
			((b)(BUS809))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U7 0 284(_comp conv_multiplier)
		(_port
			((a)(BUS192))
			((b)(BUS813))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U8 0 291(_comp conv_multiplier)
		(_port
			((a)(BUS200))
			((b)(BUS817))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U9 0 298(_comp conv_multiplier)
		(_port
			((a)(BUS208))
			((b)(BUS821))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -1 0 31(_ent(_in))))
		(_port (_int i_inbuff_empty -1 0 32(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -1 0 33(_ent(_in))))
		(_port (_int i_inbuff_valid -1 0 34(_ent(_in))))
		(_port (_int i_reset_n -1 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 36(_ent(_in))))
		(_port (_int o_inbuff_rd_en -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 38(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 56(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 60(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 62(_array -1 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 86(_array -1 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 92(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 100(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int i_rd_clk -1 0 122(_arch(_uni))))
		(_sig (_int NET149 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1310 0 124(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int almost_empty 10 0 124(_arch(_uni))))
		(_sig (_int almost_full 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 126(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int BUS152 11 0 126(_arch(_uni))))
		(_sig (_int BUS160 11 0 127(_arch(_uni))))
		(_sig (_int BUS168 11 0 128(_arch(_uni))))
		(_sig (_int BUS176 11 0 129(_arch(_uni))))
		(_sig (_int BUS184 11 0 130(_arch(_uni))))
		(_sig (_int BUS192 11 0 131(_arch(_uni))))
		(_sig (_int BUS200 11 0 132(_arch(_uni))))
		(_sig (_int BUS208 11 0 133(_arch(_uni))))
		(_sig (_int BUS216 11 0 134(_arch(_uni))))
		(_sig (_int BUS224 11 0 135(_arch(_uni))))
		(_sig (_int BUS232 11 0 136(_arch(_uni))))
		(_sig (_int BUS789 11 0 137(_arch(_uni))))
		(_sig (_int BUS793 11 0 138(_arch(_uni))))
		(_sig (_int BUS797 11 0 139(_arch(_uni))))
		(_sig (_int BUS801 11 0 140(_arch(_uni))))
		(_sig (_int BUS805 11 0 141(_arch(_uni))))
		(_sig (_int BUS809 11 0 142(_arch(_uni))))
		(_sig (_int BUS813 11 0 143(_arch(_uni))))
		(_sig (_int BUS817 11 0 144(_arch(_uni))))
		(_sig (_int BUS821 11 0 145(_arch(_uni))))
		(_sig (_int BUS825 11 0 146(_arch(_uni))))
		(_sig (_int BUS829 11 0 147(_arch(_uni))))
		(_sig (_int din 11 0 148(_arch(_uni))))
		(_sig (_int empty 10 0 149(_arch(_uni))))
		(_sig (_int full 10 0 150(_arch(_uni))))
		(_sig (_int prog_empty 10 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 152(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int prog_empty_thresh 12 0 152(_arch(_uni))))
		(_sig (_int prog_full 10 0 153(_arch(_uni))))
		(_sig (_int prog_full_thresh 12 0 154(_arch(_uni))))
		(_sig (_int rd_en 10 0 155(_arch(_uni))))
		(_sig (_int valid 10 0 156(_arch(_uni))))
		(_sig (_int wr_en 10 0 157(_arch(_uni))))
		(_prcs
			(line__309(_arch 0 0 309(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
V 000045 55 13024         1502864047907 arch
(_unit VHDL (filter_top 0 28(arch 0 42))
	(_version vd0)
	(_time 1502864047908 2017.08.15 23:14:07)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code dc8edd8e868bdbcbd8dbdbd8ce85dbdbd8da8adbdcdada)
	(_ent
		(_time 1502864012605)
	)
	(_comp
		(input_fifo_network
			(_object
				(_port (_int din 4 0 56(_ent (_in))))
				(_port (_int i_rd_clk -1 0 57(_ent (_in))))
				(_port (_int i_reset_n -1 0 58(_ent (_in))))
				(_port (_int i_wr_clk -1 0 59(_ent (_in))))
				(_port (_int prog_empty_thresh 5 0 60(_ent (_in))))
				(_port (_int prog_full_thresh 5 0 61(_ent (_in))))
				(_port (_int rd_en 6 0 62(_ent (_in))))
				(_port (_int wr_en 6 0 63(_ent (_in))))
				(_port (_int almost_empty 6 0 64(_ent (_out))))
				(_port (_int almost_full 6 0 65(_ent (_out))))
				(_port (_int dout0 4 0 66(_ent (_out))))
				(_port (_int dout1 4 0 67(_ent (_out))))
				(_port (_int dout10 4 0 68(_ent (_out))))
				(_port (_int dout2 4 0 69(_ent (_out))))
				(_port (_int dout3 4 0 70(_ent (_out))))
				(_port (_int dout4 4 0 71(_ent (_out))))
				(_port (_int dout5 4 0 72(_ent (_out))))
				(_port (_int dout6 4 0 73(_ent (_out))))
				(_port (_int dout7 4 0 74(_ent (_out))))
				(_port (_int dout8 4 0 75(_ent (_out))))
				(_port (_int dout9 4 0 76(_ent (_out))))
				(_port (_int empty 6 0 77(_ent (_out))))
				(_port (_int full 6 0 78(_ent (_out))))
				(_port (_int prog_empty 6 0 79(_ent (_out))))
				(_port (_int prog_full 6 0 80(_ent (_out))))
				(_port (_int valid 6 0 81(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 2 0 48(_ent (_in))))
				(_port (_int b 2 0 49(_ent (_in))))
				(_port (_int clk -1 0 50(_ent (_in))))
				(_port (_int p 3 0 51(_ent (_out))))
			)
		)
		(input_fifo_net_controller
			(_object
				(_port (_int i_almost_empty 7 0 86(_ent (_in))))
				(_port (_int i_almost_full 7 0 87(_ent (_in))))
				(_port (_int i_clk -1 0 88(_ent (_in))))
				(_port (_int i_empty 7 0 89(_ent (_in))))
				(_port (_int i_full 7 0 90(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -1 0 91(_ent (_in))))
				(_port (_int i_inbuff_dout 8 0 92(_ent (_in))))
				(_port (_int i_inbuff_empty -1 0 93(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -1 0 94(_ent (_in))))
				(_port (_int i_inbuff_valid -1 0 95(_ent (_in))))
				(_port (_int i_prog_empty 7 0 96(_ent (_in))))
				(_port (_int i_prog_full 7 0 97(_ent (_in))))
				(_port (_int i_reset_n -1 0 98(_ent (_in))))
				(_port (_int i_valid 7 0 99(_ent (_in))))
				(_port (_int o_inbuff_prog_empty_thresh 9 0 100(_ent (_out))))
				(_port (_int o_inbuff_rd_en -1 0 101(_ent (_out))))
				(_port (_int o_prog_empty_thresh 9 0 102(_ent (_out))))
				(_port (_int o_prog_full_thresh 9 0 103(_ent (_out))))
				(_port (_int o_rd_en 7 0 104(_ent (_out))))
				(_port (_int o_wr_en 7 0 105(_ent (_out))))
				(_port (_int w0 8 0 106(_ent (_out))))
				(_port (_int w1 8 0 107(_ent (_out))))
				(_port (_int w10 8 0 108(_ent (_out))))
				(_port (_int w2 8 0 109(_ent (_out))))
				(_port (_int w3 8 0 110(_ent (_out))))
				(_port (_int w4 8 0 111(_ent (_out))))
				(_port (_int w5 8 0 112(_ent (_out))))
				(_port (_int w6 8 0 113(_ent (_out))))
				(_port (_int w7 8 0 114(_ent (_out))))
				(_port (_int w8 8 0 115(_ent (_out))))
				(_port (_int w9 8 0 116(_ent (_out))))
			)
		)
	)
	(_inst U1 0 163(_comp input_fifo_network)
		(_port
			((din)(din))
			((i_rd_clk)(i_rd_clk))
			((i_reset_n)(i_reset_n))
			((i_wr_clk)(i_rd_clk))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_en)(rd_en))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((dout0)(BUS232))
			((dout1)(BUS224))
			((dout10)(BUS152))
			((dout2)(BUS216))
			((dout3)(BUS208))
			((dout4)(BUS200))
			((dout5)(BUS192))
			((dout6)(BUS184))
			((dout7)(BUS176))
			((dout8)(BUS168))
			((dout9)(BUS160))
			((empty)(empty))
			((full)(full))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_implicit)
			(_port
				((din)(din))
				((i_rd_clk)(i_rd_clk))
				((i_reset_n)(i_reset_n))
				((i_wr_clk)(i_wr_clk))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((rd_en)(rd_en))
				((wr_en)(wr_en))
				((almost_empty)(almost_empty))
				((almost_full)(almost_full))
				((dout0)(dout0))
				((dout1)(dout1))
				((dout10)(dout10))
				((dout2)(dout2))
				((dout3)(dout3))
				((dout4)(dout4))
				((dout5)(dout5))
				((dout6)(dout6))
				((dout7)(dout7))
				((dout8)(dout8))
				((dout9)(dout9))
				((empty)(empty))
				((full)(full))
				((prog_empty)(prog_empty))
				((prog_full)(prog_full))
				((valid)(valid))
			)
		)
	)
	(_inst U10 0 193(_comp conv_multiplier)
		(_port
			((a)(BUS216))
			((b)(BUS825))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U11 0 200(_comp conv_multiplier)
		(_port
			((a)(BUS224))
			((b)(BUS829))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U12 0 207(_comp conv_multiplier)
		(_port
			((a)(BUS232))
			((b)(BUS789))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U13 0 214(_comp input_fifo_net_controller)
		(_port
			((i_almost_empty)(almost_empty))
			((i_almost_full)(almost_full))
			((i_clk)(i_rd_clk))
			((i_empty)(empty))
			((i_full)(full))
			((i_inbuff_almost_empty)(i_inbuff_almost_empty))
			((i_inbuff_dout)(i_inbuff_dout))
			((i_inbuff_empty)(i_inbuff_empty))
			((i_inbuff_prog_empty)(i_inbuff_prog_empty))
			((i_inbuff_valid)(i_inbuff_valid))
			((i_prog_empty)(prog_empty))
			((i_prog_full)(prog_full))
			((i_reset_n)(i_reset_n))
			((i_valid)(valid))
			((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(o_inbuff_rd_en))
			((o_prog_empty_thresh)(prog_empty_thresh))
			((o_prog_full_thresh)(prog_full_thresh))
			((o_rd_en)(rd_en))
			((o_wr_en)(wr_en))
			((w0)(BUS793))
			((w1)(BUS797))
			((w10)(BUS789))
			((w2)(BUS801))
			((w3)(BUS805))
			((w4)(BUS809))
			((w5)(BUS813))
			((w6)(BUS817))
			((w7)(BUS821))
			((w8)(BUS825))
			((w9)(BUS829))
		)
		(_use (_ent . input_fifo_net_controller)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
				((o_wr_en)(o_wr_en))
				((i_full)(i_full))
				((i_almost_full)(i_almost_full))
				((i_prog_full)(i_prog_full))
				((o_prog_full_thresh)(o_prog_full_thresh))
				((i_valid)(i_valid))
				((o_rd_en)(o_rd_en))
				((i_empty)(i_empty))
				((i_almost_empty)(i_almost_empty))
				((i_prog_empty)(i_prog_empty))
				((o_prog_empty_thresh)(o_prog_empty_thresh))
				((w0)(w0))
				((w1)(w1))
				((w2)(w2))
				((w3)(w3))
				((w4)(w4))
				((w5)(w5))
				((w6)(w6))
				((w7)(w7))
				((w8)(w8))
				((w9)(w9))
				((w10)(w10))
			)
		)
	)
	(_inst U2 0 249(_comp conv_multiplier)
		(_port
			((a)(BUS152))
			((b)(BUS793))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U3 0 256(_comp conv_multiplier)
		(_port
			((a)(BUS160))
			((b)(BUS797))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U4 0 263(_comp conv_multiplier)
		(_port
			((a)(BUS168))
			((b)(BUS801))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U5 0 270(_comp conv_multiplier)
		(_port
			((a)(BUS176))
			((b)(BUS805))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U6 0 277(_comp conv_multiplier)
		(_port
			((a)(BUS184))
			((b)(BUS809))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U7 0 284(_comp conv_multiplier)
		(_port
			((a)(BUS192))
			((b)(BUS813))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U8 0 291(_comp conv_multiplier)
		(_port
			((a)(BUS200))
			((b)(BUS817))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst U9 0 298(_comp conv_multiplier)
		(_port
			((a)(BUS208))
			((b)(BUS821))
			((clk)(NET149))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_port (_int i_clk -1 0 30(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -1 0 31(_ent(_in))))
		(_port (_int i_inbuff_empty -1 0 32(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -1 0 33(_ent(_in))))
		(_port (_int i_inbuff_valid -1 0 34(_ent(_in))))
		(_port (_int i_reset_n -1 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 36(_ent(_in))))
		(_port (_int o_inbuff_rd_en -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 38(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 56(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 60(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 62(_array -1 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 86(_array -1 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 92(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 100(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int i_rd_clk -1 0 122(_arch(_uni))))
		(_sig (_int NET149 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1310 0 124(_array -1 ((_dto i 10 i 0)))))
		(_sig (_int almost_empty 10 0 124(_arch(_uni))))
		(_sig (_int almost_full 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 126(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int BUS152 11 0 126(_arch(_uni))))
		(_sig (_int BUS160 11 0 127(_arch(_uni))))
		(_sig (_int BUS168 11 0 128(_arch(_uni))))
		(_sig (_int BUS176 11 0 129(_arch(_uni))))
		(_sig (_int BUS184 11 0 130(_arch(_uni))))
		(_sig (_int BUS192 11 0 131(_arch(_uni))))
		(_sig (_int BUS200 11 0 132(_arch(_uni))))
		(_sig (_int BUS208 11 0 133(_arch(_uni))))
		(_sig (_int BUS216 11 0 134(_arch(_uni))))
		(_sig (_int BUS224 11 0 135(_arch(_uni))))
		(_sig (_int BUS232 11 0 136(_arch(_uni))))
		(_sig (_int BUS789 11 0 137(_arch(_uni))))
		(_sig (_int BUS793 11 0 138(_arch(_uni))))
		(_sig (_int BUS797 11 0 139(_arch(_uni))))
		(_sig (_int BUS801 11 0 140(_arch(_uni))))
		(_sig (_int BUS805 11 0 141(_arch(_uni))))
		(_sig (_int BUS809 11 0 142(_arch(_uni))))
		(_sig (_int BUS813 11 0 143(_arch(_uni))))
		(_sig (_int BUS817 11 0 144(_arch(_uni))))
		(_sig (_int BUS821 11 0 145(_arch(_uni))))
		(_sig (_int BUS825 11 0 146(_arch(_uni))))
		(_sig (_int BUS829 11 0 147(_arch(_uni))))
		(_sig (_int din 11 0 148(_arch(_uni))))
		(_sig (_int empty 10 0 149(_arch(_uni))))
		(_sig (_int full 10 0 150(_arch(_uni))))
		(_sig (_int prog_empty 10 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 152(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int prog_empty_thresh 12 0 152(_arch(_uni))))
		(_sig (_int prog_full 10 0 153(_arch(_uni))))
		(_sig (_int prog_full_thresh 12 0 154(_arch(_uni))))
		(_sig (_int rd_en 10 0 155(_arch(_uni))))
		(_sig (_int valid 10 0 156(_arch(_uni))))
		(_sig (_int wr_en 10 0 157(_arch(_uni))))
		(_prcs
			(line__309(_arch 0 0 309(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(9))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 1 -1)
)
