<profile>

<section name = "Vivado HLS Report for 'operator_int_div5'" level="0">
<item name = "Date">Fri Aug 31 16:23:01 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_int_div</item>
<item name = "Solution">div5</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">2.50</item>
<item name = "Clock uncertainty (ns)">0.31</item>
<item name = "Estimated clock period (ns)">2.143</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">32, 32, 32, 32, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div5_chunk_fu_80">lut_div5_chunk, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 14, 39</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 177</column>
<column name="Register">-, -, 87, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div5_chunk_fu_80">lut_div5_chunk, 0, 0, 14, 39</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">109, 23, 1, 23</column>
<column name="grp_lut_div5_chunk_fu_80_d_V">53, 12, 3, 36</column>
<column name="grp_lut_div5_chunk_fu_80_r_in_V">15, 3, 3, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="d_chunk_V_10_reg_291">3, 0, 3, 0</column>
<column name="d_chunk_V_1_reg_246">3, 0, 3, 0</column>
<column name="d_chunk_V_2_reg_251">3, 0, 3, 0</column>
<column name="d_chunk_V_3_reg_256">3, 0, 3, 0</column>
<column name="d_chunk_V_4_reg_261">3, 0, 3, 0</column>
<column name="d_chunk_V_5_reg_266">3, 0, 3, 0</column>
<column name="d_chunk_V_6_reg_271">3, 0, 3, 0</column>
<column name="d_chunk_V_7_reg_276">3, 0, 3, 0</column>
<column name="d_chunk_V_8_reg_281">3, 0, 3, 0</column>
<column name="d_chunk_V_9_reg_286">3, 0, 3, 0</column>
<column name="d_chunk_V_reg_241">2, 0, 3, 1</column>
<column name="grp_lut_div5_chunk_fu_80_ap_start_reg">1, 0, 1, 0</column>
<column name="q_chunk_V_1_reg_306">3, 0, 3, 0</column>
<column name="q_chunk_V_2_reg_311">3, 0, 3, 0</column>
<column name="q_chunk_V_3_reg_316">3, 0, 3, 0</column>
<column name="q_chunk_V_4_reg_321">3, 0, 3, 0</column>
<column name="q_chunk_V_5_reg_326">3, 0, 3, 0</column>
<column name="q_chunk_V_6_reg_331">3, 0, 3, 0</column>
<column name="q_chunk_V_7_reg_336">3, 0, 3, 0</column>
<column name="q_chunk_V_8_reg_341">3, 0, 3, 0</column>
<column name="q_chunk_V_reg_301">3, 0, 3, 0</column>
<column name="reg_107">3, 0, 3, 0</column>
<column name="tmp_reg_296">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, operator_int_div5, return value</column>
<column name="in_r">in, 32, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.14</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in'">read, 0.00, 0.00, -, -, -, wire, read, &apos;in_r&apos;, -, -, -, -, -</column>
<column name="'p_Result_i', test.cpp:128->test.cpp:165">partselect, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'d_chunk.V', test.cpp:128->test.cpp:165">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret1_i', test.cpp:129->test.cpp:165">call, 2.14, 2.14, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
</table>
</item>
</section>
</profile>
