vhdl work "MUX16bit.vhd"
vhdl work "AEQZ.vhd"
vhdl work "XOR32.vhd"
vhdl work "REG32CE.vhd"
vhdl work "RAM32X32S.vhd"
vhdl work "OR32.VHD"
vhdl work "MUX5BIT.VHD"
vhdl work "MUX3BIT.vhd"
vhdl work "MUX32bit.vhd"
vhdl work "CSA32.vhf"
vhdl work "Const_011.vhd"
vhdl work "compout1to32.vhd"
vhdl work "Comparator32.vhf"
vhdl work "BUF5.vhf"
vhdl work "AND32.VHD"
vhdl work "../../../Lab_base/IO_LOGIC_U/SyncToClk.vhd"
vhdl work "../../../Lab_base/IO_LOGIC_U/Common.vhd"
vhdl work "Slave_control.vhf"
vhdl work "SHIFTEnvi.vhd"
vhdl work "REG5CE.vhd"
vhdl work "REG32RST.vhd"
vhdl work "MUX4_32bit.vhd"
vhdl work "MA_StateMac.vhd"
vhdl work "LA_control.vhf"
vhdl work "InsParser.vhd"
vhdl work "GPR_Env.vhf"
vhdl work "DLX_MMU.vhd"
vhdl work "DLX_IRenvi.vhd"
vhdl work "DLXS2Consts.vhd"
vhdl work "DLXCntrlState.vhd"
vhdl work "CNT5.VHD"
vhdl work "ALU_Envi.vhf"
vhdl work "../../../Lab_base/IO_LOGIC_U/sdram_adapter_U.vhd"
vhdl work "../../../Lab_base/IO_LOGIC_U/SdramCntl.vhd"
vhdl work "../../../Lab_base/IO_LOGIC_U/Interface_Ctrl_U.vhd"
vhdl work "../../../Lab_base/IO_LOGIC_U/HostIoToDut_U.vhd"
vhdl work "../../../Lab_base/IO_LOGIC_U/ClkGen_U.vhd"
vhdl work "Monitor_slave.vhf"
vhdl work "Logic_anaylzer.vhf"
vhdl work "ID_NUM.vhd"
vhdl work "DLXDataPath.vhf"
vhdl work "DLXControlTop.vhf"
vhdl work "../../../Lab_base/IO_LOGIC_U/IO_LOGIC_U.vhd"
vhdl work "Monitor.vhf"
vhdl work "DLX_Top.vhf"
vhdl work "Top_Level.vhf"
