

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sun Dec 17 20:57:33 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F26K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F26K42 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATAbits	set	16314
    48   000000                     _ANSELA	set	14912
    49   000000                     _TRISA	set	16322
    50   000000                     _TRISB	set	16323
    51   000000                     _ANSELB	set	14928
    52   000000                     _LATA	set	16314
    53   000000                     _LATB	set	16315
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   001026                     __pcinit:
    59                           	callstack 0
    60   001026                     start_initialization:
    61                           	callstack 0
    62   001026                     __initialization:
    63                           	callstack 0
    64   001026                     end_of_initialization:
    65                           	callstack 0
    66   001026                     __end_of__initialization:
    67                           	callstack 0
    68   001026  0100               	movlb	0
    69   001028  EF01  F008         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72   000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74   000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 16 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    95 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   001002                     __ptext0:
   109                           	callstack 0
   110   001002                     _main:
   111                           	callstack 31
   112   001002                     
   113                           ;main.c: 18:     TRISA = 0b00000000;
   114   001002  0E00               	movlw	0
   115   001004  6EC2               	movwf	194,c	;volatile
   116                           
   117                           ;main.c: 19:     ANSELA = 0;
   118   001006  0E00               	movlw	0
   119   001008  013A               	movlb	58	; () banked
   120   00100A  6F40               	movwf	64,b	;volatile
   121                           
   122                           ;main.c: 20:     LATA = 0;
   123   00100C  0E00               	movlw	0
   124   00100E  6EBA               	movwf	186,c	;volatile
   125                           
   126                           ;main.c: 21:     TRISB = 0b00000000;
   127   001010  0E00               	movlw	0
   128   001012  6EC3               	movwf	195,c	;volatile
   129                           
   130                           ;main.c: 22:     ANSELB = 0;
   131   001014  0E00               	movlw	0
   132   001016  6F50               	movwf	80,b	;volatile
   133                           
   134                           ;main.c: 23:     LATB = 0;
   135   001018  0E00               	movlw	0
   136   00101A  6EBB               	movwf	187,c	;volatile
   137   00101C                     
   138                           ; BSR set to: 58
   139                           ;main.c: 26:     LATAbits.LATA7 = 1;
   140   00101C  8EBA               	bsf	186,7,c	;volatile
   141   00101E                     l19:
   142   00101E  EF0F  F008         	goto	l19
   143   001022  EFFE  F07F         	goto	start
   144   001026                     __end_of_main:
   145                           	callstack 0
   146                           
   147                           	psect	smallconst
   148   001000                     __psmallconst:
   149                           	callstack 0
   150   001000  00                 	db	0
   151   001001  00                 	db	0	; dummy byte at the end
   152   000000                     
   153                           	psect	rparam
   154   000000                     
   155                           	psect	config
   156                           
   157                           ;Config register CONFIG1L @ 0x300000
   158                           ;	External Oscillator Selection
   159                           ;	FEXTOSC = OFF, Oscillator not enabled
   160                           ;	Reset Oscillator Selection
   161                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   162   300000                     	org	3145728
   163   300000  8C                 	db	140
   164                           
   165                           ;Config register CONFIG1H @ 0x300001
   166                           ;	Clock out Enable bit
   167                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   168                           ;	PRLOCKED One-Way Set Enable bit
   169                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   170                           ;	Clock Switch Enable bit
   171                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   172                           ;	Fail-Safe Clock Monitor Enable bit
   173                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   174   300001                     	org	3145729
   175   300001  FF                 	db	255
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	MCLR Enable bit
   179                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   180                           ;	Power-up timer selection bits
   181                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   182                           ;	Multi-vector enable bit
   183                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   184                           ;	IVTLOCK bit One-way set enable bit
   185                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   186                           ;	Low Power BOR Enable bit
   187                           ;	LPBOREN = OFF, ULPBOR disabled
   188                           ;	Brown-out Reset Enable bits
   189                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   190   300002                     	org	3145730
   191   300002  FF                 	db	255
   192                           
   193                           ;Config register CONFIG2H @ 0x300003
   194                           ;	Brown-out Reset Voltage Selection bits
   195                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   196                           ;	ZCD Disable bit
   197                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   198                           ;	PPSLOCK bit One-Way Set Enable bit
   199                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   200                           ;	Stack Full/Underflow Reset Enable bit
   201                           ;	STVREN = ON, Stack full/underflow will cause Reset
   202                           ;	Debugger Enable bit
   203                           ;	DEBUG = OFF, Background debugger disabled
   204                           ;	Extended Instruction Set Enable bit
   205                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   206   300003                     	org	3145731
   207   300003  FF                 	db	255
   208                           
   209                           ;Config register CONFIG3L @ 0x300004
   210                           ;	WDT Period selection bits
   211                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   212                           ;	WDT operating mode
   213                           ;	WDTE = ON, WDT enabled regardless of sleep
   214   300004                     	org	3145732
   215   300004  FF                 	db	255
   216                           
   217                           ;Config register CONFIG3H @ 0x300005
   218                           ;	WDT Window Select bits
   219                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   220                           ;	WDT input clock selector
   221                           ;	WDTCCS = SC, Software Control
   222   300005                     	org	3145733
   223   300005  FF                 	db	255
   224                           
   225                           ;Config register CONFIG4L @ 0x300006
   226                           ;	Boot Block Size selection bits
   227                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   228                           ;	Boot Block enable bit
   229                           ;	BBEN = OFF, Boot block disabled
   230                           ;	Storage Area Flash enable bit
   231                           ;	SAFEN = OFF, SAF disabled
   232                           ;	Application Block write protection bit
   233                           ;	WRTAPP = OFF, Application Block not write protected
   234   300006                     	org	3145734
   235   300006  FF                 	db	255
   236                           
   237                           ;Config register CONFIG4H @ 0x300007
   238                           ;	Boot Block Write Protection bit
   239                           ;	WRTB = OFF, Boot Block not write-protected
   240                           ;	Configuration Register Write Protection bit
   241                           ;	WRTC = OFF, Configuration registers not write-protected
   242                           ;	Data EEPROM Write Protection bit
   243                           ;	WRTD = OFF, Data EEPROM not write-protected
   244                           ;	SAF Write protection bit
   245                           ;	WRTSAF = OFF, SAF not Write Protected
   246                           ;	Low Voltage Programming Enable bit
   247                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   248   300007                     	org	3145735
   249   300007  FF                 	db	255
   250                           
   251                           ;Config register CONFIG5L @ 0x300008
   252                           ;	PFM and Data EEPROM Code Protection bit
   253                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   254   300008                     	org	3145736
   255   300008  FF                 	db	255
   256                           
   257                           ;Config register CONFIG5H @ 0x300009
   258                           ;	unspecified, using default values
   259   300009                     	org	3145737
   260   300009  FF                 	db	255
   261                           tosu	equ	0x3FFF
   262                           tosh	equ	0x3FFE
   263                           tosl	equ	0x3FFD
   264                           stkptr	equ	0x3FFC
   265                           pclatu	equ	0x3FFB
   266                           pclath	equ	0x3FFA
   267                           pcl	equ	0x3FF9
   268                           tblptru	equ	0x3FF8
   269                           tblptrh	equ	0x3FF7
   270                           tblptrl	equ	0x3FF6
   271                           tablat	equ	0x3FF5
   272                           prodh	equ	0x3FF4
   273                           prodl	equ	0x3FF3
   274                           indf0	equ	0x3FEF
   275                           postinc0	equ	0x3FEE
   276                           postdec0	equ	0x3FED
   277                           preinc0	equ	0x3FEC
   278                           plusw0	equ	0x3FEB
   279                           fsr0h	equ	0x3FEA
   280                           fsr0l	equ	0x3FE9
   281                           wreg	equ	0x3FE8
   282                           indf1	equ	0x3FE7
   283                           postinc1	equ	0x3FE6
   284                           postdec1	equ	0x3FE5
   285                           preinc1	equ	0x3FE4
   286                           plusw1	equ	0x3FE3
   287                           fsr1h	equ	0x3FE2
   288                           fsr1l	equ	0x3FE1
   289                           bsr	equ	0x3FE0
   290                           indf2	equ	0x3FDF
   291                           postinc2	equ	0x3FDE
   292                           postdec2	equ	0x3FDD
   293                           preinc2	equ	0x3FDC
   294                           plusw2	equ	0x3FDB
   295                           fsr2h	equ	0x3FDA
   296                           fsr2l	equ	0x3FD9
   297                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBIGSFRh          3C      0       0      37        0.0%
BITBIGSFRlhh         6      0       0      38        0.0%
BITBIGSFRlhlh      569      0       0      39        0.0%
BITBIGSFRlhll        F      0       0      40        0.0%
BITBIGSFRll        240      0       0      41        0.0%
BIGRAM             FFF      0       0      42        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sun Dec 17 20:57:33 2023

                     l20 101E                       l19 101E                      l700 101C  
                    l698 1002                     _LATA 3FBA                     _LATB 3FBB  
                   _main 1002                     start FFFC             ___param_bank 0000  
                  ?_main 0000                    _TRISA 3FC2                    _TRISB 3FC3  
        __initialization 1026             __end_of_main 1026                   ??_main 0000  
          __activetblptr 0000                   _ANSELA 3A40                   _ANSELB 3A50  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 1026            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 1026                  __ramtop 1000                  __ptext0 1002  
   end_of_initialization 1026      start_initialization 1026              __smallconst 1000  
               _LATAbits 3FBA                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
