/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-48.10" *)
(* top =  1  *)
module gate(off, fib0, fib1, fib2, fib3, fib4, fib5, fib6, fib7, fib8, fib9);
  (* src = "dut.sv:2.5-2.8" *)
  input [31:0] off;
  wire [31:0] off;
  (* src = "dut.sv:2.10-2.14" *)
  output [31:0] fib0;
  wire [31:0] fib0;
  (* src = "dut.sv:2.16-2.20" *)
  output [31:0] fib1;
  wire [31:0] fib1;
  (* src = "dut.sv:2.22-2.26" *)
  output [31:0] fib2;
  wire [31:0] fib2;
  (* src = "dut.sv:2.28-2.32" *)
  output [31:0] fib3;
  wire [31:0] fib3;
  (* src = "dut.sv:2.34-2.38" *)
  output [31:0] fib4;
  wire [31:0] fib4;
  (* src = "dut.sv:2.40-2.44" *)
  output [31:0] fib5;
  wire [31:0] fib5;
  (* src = "dut.sv:2.46-2.50" *)
  output [31:0] fib6;
  wire [31:0] fib6;
  (* src = "dut.sv:2.52-2.56" *)
  output [31:0] fib7;
  wire [31:0] fib7;
  (* src = "dut.sv:2.58-2.62" *)
  output [31:0] fib8;
  wire [31:0] fib8;
  (* src = "dut.sv:2.64-2.68" *)
  output [31:0] fib9;
  wire [31:0] fib9;
  assign fib0 = 32'hxxxxxxxx;
  assign fib1 = 32'hxxxxxxxx;
  assign fib2 = 32'hxxxxxxxx;
  assign fib3 = 32'hxxxxxxxx;
  assign fib4 = 32'hxxxxxxxx;
  assign fib5 = 32'hxxxxxxxx;
  assign fib6 = 32'hxxxxxxxx;
  assign fib7 = 32'hxxxxxxxx;
  assign fib8 = 32'hxxxxxxxx;
  assign fib9 = 32'hxxxxxxxx;
endmodule
