Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: traffic_light_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "traffic_light_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "traffic_light_controller"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : traffic_light_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clock_divider.v" in library work
Compiling verilog file "button_debouncer.v" in library work
Module <clock_divider> compiled
Compiling verilog file "traffic_light_controller.v" in library work
Module <button_debouncer> compiled
Module <traffic_light_controller> compiled
No errors in compilation
Analysis of file <"traffic_light_controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <traffic_light_controller> in library <work> with parameters.
	MAIN_ST_G = "00000001"
	MAIN_ST_G_NONSENS = "00000000"
	MAIN_ST_SENS = "00000010"
	MAIN_ST_Y = "00000100"
	PED_WALK_ON = "00001000"
	SIDE_ST_G = "00010000"
	SIDE_ST_SENS = "00100000"
	SIDE_ST_Y = "01000000"
	state_bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <button_debouncer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <traffic_light_controller>.
	MAIN_ST_G = 8'b00000001
	MAIN_ST_G_NONSENS = 8'b00000000
	MAIN_ST_SENS = 8'b00000010
	MAIN_ST_Y = 8'b00000100
	PED_WALK_ON = 8'b00001000
	SIDE_ST_G = 8'b00010000
	SIDE_ST_SENS = 8'b00100000
	SIDE_ST_Y = 8'b01000000
	state_bits = 32'sb00000000000000000000000000001000
WARNING:Xst:905 - "traffic_light_controller.v" line 86: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <walk_light>
WARNING:Xst:852 - "traffic_light_controller.v" line 39: Unconnected input port 'rst' of instance 'clockDivider' is tied to GND.
Module <traffic_light_controller> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <button_debouncer> in library <work>.
Module <button_debouncer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <outClk>.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <button_debouncer>.
    Related source file is "button_debouncer.v".
    Found 17-bit register for signal <clk_dv>.
    Found 17-bit adder carry out for signal <clk_dv_inc$addsub0000>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <clk_en_d>.
    Found 1-bit register for signal <inst_vld>.
    Found 3-bit register for signal <step_d>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <button_debouncer> synthesized.


Synthesizing Unit <traffic_light_controller>.
    Related source file is "traffic_light_controller.v".
    Using one-hot encoding for signal <curr_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 91 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 91 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 171 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit register for signal <counter>.
    Found 8-bit register for signal <curr_state>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <traffic_light_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder carry out                                : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 4
 17-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder carry out                                : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit traffic_light_controller : the following signal(s) form a combinatorial loop: _old_walk_light_4.

Optimizing unit <traffic_light_controller> ...

Optimizing unit <button_debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block traffic_light_controller, actual ratio is 0.

Final Macro Processing ...

Processing Unit <traffic_light_controller> :
	Found 2-bit shift register for signal <walkLatch/step_d_1>.
Unit <traffic_light_controller> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : traffic_light_controller.ngr
Top Level Output File Name         : traffic_light_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 216
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 47
#      LUT2                        : 30
#      LUT3                        : 6
#      LUT4                        : 6
#      LUT5                        : 11
#      LUT6                        : 15
#      MUXCY                       : 48
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 67
#      FD                          : 59
#      FDE                         : 2
#      FDR                         : 6
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  28800     0%  
 Number of Slice LUTs:                  118  out of  28800     0%  
    Number used as Logic:               117  out of  28800     0%  
    Number used as Memory:                1  out of   7680     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      53  out of    120    44%  
   Number with an unused LUT:             2  out of    120     1%  
   Number of fully used LUT-FF pairs:    65  out of    120    54%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    480     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clockDivider/outClk                | NONE(counter_1)        | 12    |
clk                                | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.076ns (Maximum Frequency: 325.060MHz)
   Minimum input arrival time before clock: 2.833ns
   Maximum output required time after clock: 3.749ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDivider/outClk'
  Clock period: 2.441ns (frequency: 409.752MHz)
  Total number of paths / destination ports: 149 / 12
-------------------------------------------------------------------------
Delay:               2.441ns (Levels of Logic = 3)
  Source:            curr_state_5 (FF)
  Destination:       curr_state_5 (FF)
  Source Clock:      clockDivider/outClk rising
  Destination Clock: clockDivider/outClk rising

  Data Path: curr_state_5 to curr_state_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.396   0.538  curr_state_5 (curr_state_5)
     LUT3:I1->O            1   0.086   0.412  counter_cmp_eq0000_SW2 (N16)
     LUT5:I4->O            5   0.086   0.837  counter_cmp_eq0000 (counter_cmp_eq0000)
     LUT6:I1->O            1   0.086   0.000  curr_state_5_rstpot (curr_state_5_rstpot)
     FD:D                     -0.022          curr_state_5
    ----------------------------------------
    Total                      2.441ns (0.654ns logic, 1.786ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.076ns (frequency: 325.060MHz)
  Total number of paths / destination ports: 1764 / 64
-------------------------------------------------------------------------
Delay:               3.076ns (Levels of Logic = 2)
  Source:            clockDivider/count_8 (FF)
  Destination:       clockDivider/count_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clockDivider/count_8 to clockDivider/count_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.828  clockDivider/count_8 (clockDivider/count_8)
     LUT5:I0->O            1   0.086   0.819  clockDivider/count_cmp_eq0000182_SW1 (N20)
     LUT6:I1->O           32   0.086   0.394  clockDivider/count_cmp_eq0000195 (clockDivider/count_cmp_eq0000)
     FDR:R                     0.468          clockDivider/count_27
    ----------------------------------------
    Total                      3.076ns (1.036ns logic, 2.040ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockDivider/outClk'
  Total number of paths / destination ports: 18 / 11
-------------------------------------------------------------------------
Offset:              2.833ns (Levels of Logic = 4)
  Source:            sensor (PAD)
  Destination:       curr_state_5 (FF)
  Destination Clock: clockDivider/outClk rising

  Data Path: sensor to curr_state_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.694   0.632  sensor_IBUF (sensor_IBUF)
     LUT3:I0->O            1   0.086   0.412  counter_cmp_eq0000_SW2 (N16)
     LUT5:I4->O            5   0.086   0.837  counter_cmp_eq0000 (counter_cmp_eq0000)
     LUT6:I1->O            1   0.086   0.000  curr_state_5_rstpot (curr_state_5_rstpot)
     FD:D                     -0.022          curr_state_5
    ----------------------------------------
    Total                      2.833ns (0.952ns logic, 1.881ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 1)
  Source:            walkButton (PAD)
  Destination:       walkLatch/Mshreg_step_d_1 (FF)
  Destination Clock: clk rising

  Data Path: walkButton to walkLatch/Mshreg_step_d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.286  walkButton_IBUF (walkButton_IBUF)
     SRLC16E:D                 0.294          walkLatch/Mshreg_step_d_1
    ----------------------------------------
    Total                      1.274ns (0.988ns logic, 0.286ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDivider/outClk'
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Offset:              3.749ns (Levels of Logic = 2)
  Source:            curr_state_2 (FF)
  Destination:       sideRed (PAD)
  Source Clock:      clockDivider/outClk rising

  Data Path: curr_state_2 to sideRed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.396   0.837  curr_state_2 (curr_state_2)
     LUT5:I0->O            1   0.086   0.286  sideRed1 (sideRed_OBUF)
     OBUF:I->O                 2.144          sideRed_OBUF (sideRed)
    ----------------------------------------
    Total                      3.749ns (2.626ns logic, 1.123ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.46 secs
 
--> 

Total memory usage is 287832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   10 (   0 filtered)

