<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICH_LR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICH_LR&lt;n&gt;, List Registers, n =
      0 - 15</h1><p>The GICH_LR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>These registers provide context information for the virtual CPU interface.</p>
        <p>This 
        register
       is part of the GIC virtualised guest interface control registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2</a> provides equivalent functionality.
            </li>
          </ul>
        <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p>
          <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
        
          <p>A maximum of 16 List registers can be provided. <a href="ext-gich_vtr.html">GICH_VTR</a>.ListRegs defines the number implemented. Unimplemented List registers are RAZ/WI.</p>
        <h2>Attributes</h2>
          <p>GICH_LR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICH_LR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#HW">HW</a></td><td class="lr" colspan="1"><a href="#Group">Group</a></td><td class="lr" colspan="2"><a href="#State">State</a></td><td class="lr" colspan="5"><a href="#Priority">Priority</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10"><a href="#pINTID">pINTID</a></td><td class="lr" colspan="10"><a href="#vINTID">vINTID</a></td></tr></tbody></table><h4 id="HW">HW, bit [31]
              </h4>
              <p>Indicates whether this virtual interrupt is a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt corresponding to the INTID:</p>
            <table class="valuetable"><tr><th>HW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This interrupt is triggered entirely in software. No notification is sent to the Distributor when the virtual interrupt is deactivated.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A hardware interrupt. A deactivate interrupt request is sent to the Distributor when the virtual interrupt is deactivated, using GICH_LR&lt;n&gt;.pINTID to indicate the physical interrupt identifier.</p>
                
                  <p>If <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode == 0, this request corresponds to a write to <a href="ext-gicv_eoir.html">GICV_EOIR</a> or <a href="ext-gicv_aeoir.html">GICV_AEOIR</a>, otherwise it corresponds to a write to <a href="ext-gicv_dir.html">GICV_DIR</a>.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Group">Group, bit [30]
              </h4>
              <p>Indicates whether the interrupt is Group 0 or Group 1:</p>
            <table class="valuetable"><tr><th>Group</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Group 0 virtual interrupt. <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.FIQEn determines whether it is signaled as a virtual IRQ or as a virtual FIQ, and <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EnableGrp0 enables signaling of this interrupt to the virtual machine.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Group 1 virtual interrupt, signaled as a virtual IRQ. <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EnableGrp1 enables signaling of this interrupt to the virtual machine.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p><a href="ext-gicv_ctlr.html">GICV_CTLR</a>.CBPR controls whether <a href="ext-gicv_bpr.html">GICV_BPR</a> or <a href="ext-gicv_abpr.html">GICV_ABPR</a> determines if a pending Group 1 interrupt has sufficient priority to preempt current execution.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="State">State, bits [29:28]
                  </h4>
              <p>The state of the interrupt. This field has one of the following values:</p>
            <table class="valuetable"><tr><th>State</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Inactive</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Pending</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Active</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Active and pending</p>
                </td></tr></table>
              <p>The GIC updates these state bits as virtual interrupts proceed through the interrupt life cycle. Entries in the inactive state are ignored, except for the purpose of generating virtual maintenance interrupts.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>For hardware interrupts, the active and pending state is held in the Distributor rather than the virtual CPU interface. A hypervisor must only use the active and pending state for software originated interrupts, which are typically associated with virtual devices, or for SGIs.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Priority">Priority, bits [27:23]
                  </h4>
              <p>The priority of this interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [22:20]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="pINTID">pINTID, bits [19:10]
                  </h4>
              <p>The function of this field depends on the value of GICH_LR&lt;n&gt;.HW.</p>
            
              <p>When GICH_LR&lt;n&gt;.HW == 0:</p>
            
              <ul>
                <li>
                  Bit [19] indicates whether the interrupt triggers an EOI maintenance interrupt. If this bit is 1, then when the interrupt identified by vINTID is deactivated, an EOI maintenance interrupt is asserted.
                </li>
                <li>
                  Bits [18:13] are reserved, SBZ.
                </li>
                <li>
                  If the vINTID field value corresponds to an SGI (that is, 0-15), bits [12:10] contain the number of the requesting PE. This appears in the corresponding field of <a href="ext-gicv_iar.html">GICV_IAR</a> or <a href="ext-gicv_aiar.html">GICV_AIAR</a>. If the vINTID field value is not 0-15, this field must be cleared to 0. 
                </li>
              </ul>
            
              <p>When GICH_LR&lt;n&gt;.HW == 1:</p>
            
              <ul>
                <li>
                   This field indicates the pINTID that the hypervisor forwards to the Distributor. This field is only required to implement enough bits to hold a valid value for the ID configuration. Any unused higher order bits are RAZ/WI.
                </li>
                <li>
                  If the value of pINTID is 0-15 or 1020-1023, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>. If the value of pINTID is 16-31, this field applies to the PPI associated with this same PE as the virtual CPU interface requesting the deactivation.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="vINTID">vINTID, bits [9:0]
                  </h4>
              <p>This INTID is returned to the VM when the interrupt is acknowledged through <a href="ext-gicv_iar.html">GICV_IAR</a>. Each valid interrupt stored in the List registers must have a unique vINTID for that virtual CPU interface. If the value of vINTID is 1020-1023, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the GICH_LR&lt;n&gt;</h2><p>GICH_LR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Virtual interface control</td><td><span class="hexnumber">0x0100</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
