EESchema Schematic File Version 4
LIBS:mini_kvision-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 6
Title "KVision Mini"
Date ""
Rev "A"
Comp "KDynamics"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Xilinx_Artix7:XC7A15T-CPG236 U101
U 1 1 5CB9F5B1
P 2950 3550
F 0 "U101" H 2950 575 50  0000 C CNN
F 1 "XC7A15T-CPG236" H 2950 484 50  0000 C CNN
F 2 "bga:CPG236_0.23mm" H 2950 3550 50  0001 C CNN
F 3 "" H 2950 3550 50  0000 C CNN
	1    2950 3550
	1    0    0    -1  
$EndComp
Wire Wire Line
	1350 650  1450 650 
Connection ~ 1750 650 
Wire Wire Line
	1750 650  1850 650 
Connection ~ 1650 650 
Wire Wire Line
	1650 650  1750 650 
Connection ~ 1550 650 
Wire Wire Line
	1550 650  1650 650 
Connection ~ 1450 650 
Wire Wire Line
	1450 650  1550 650 
Connection ~ 4450 650 
Wire Wire Line
	4450 650  4550 650 
Connection ~ 4350 650 
Wire Wire Line
	4350 650  4450 650 
Wire Wire Line
	4250 650  4350 650 
Wire Wire Line
	1850 650  1950 650 
Connection ~ 1850 650 
Connection ~ 2050 650 
Wire Wire Line
	2050 650  2150 650 
Connection ~ 1950 650 
Wire Wire Line
	1950 650  2050 650 
Text Label 2250 650  0    50   ~ 0
VCCO_14
Text Label 4650 650  0    50   ~ 0
VCCO_16
Text Label 1950 6900 0    50   ~ 0
VCCO_34
Text Label 4650 6900 0    50   ~ 0
VCCO_35
$Sheet
S 14750 7150 700  300 
U 5D0C3145
F0 "MGT" 50
F1 "mgt.sch" 50
$EndSheet
$Sheet
S 14750 7650 700  600 
U 5D0C5174
F0 "Power" 50
F1 "power.sch" 50
F2 "VCCO_34" I L 14750 7750 50 
F3 "VCCO_35" I L 14750 7850 50 
F4 "VCCO_16" I L 14750 7950 50 
F5 "VCCO_14" I L 14750 8050 50 
F6 "VCCO_0" I L 14750 8150 50 
$EndSheet
$Sheet
S 14750 8450 700  200 
U 5D1FE04F
F0 "Config" 50
F1 "config.sch" 50
F2 "VCCO_0" I L 14750 8550 50 
$EndSheet
Text Label 14650 7950 2    50   ~ 0
VCCO_16
Text Label 14650 7850 2    50   ~ 0
VCCO_35
Text Label 14650 7750 2    50   ~ 0
VCCO_34
Text Label 14650 8050 2    50   ~ 0
VCCO_14
Wire Wire Line
	14650 7750 14750 7750
Wire Wire Line
	14750 7850 14650 7850
Wire Wire Line
	14650 7950 14750 7950
Wire Wire Line
	14750 8050 14650 8050
Wire Wire Line
	14750 8150 14650 8150
Wire Wire Line
	14650 8150 14650 8550
Wire Wire Line
	14650 8550 14750 8550
Wire Wire Line
	4450 6900 4550 6900
Connection ~ 4450 6900
Wire Wire Line
	4350 6900 4450 6900
Connection ~ 4350 6900
Wire Wire Line
	4250 6900 4350 6900
Connection ~ 4250 6900
Wire Wire Line
	4150 6900 4250 6900
Wire Wire Line
	4050 6900 4150 6900
Connection ~ 4150 6900
$Comp
L FPGA_Xilinx_Artix7:XC7A15T-CPG236 U101
U 2 1 5CBA7C9B
P 2950 8500
F 0 "U101" H 2950 6825 50  0000 C CNN
F 1 "XC7A15T-CPG236" H 2950 6734 50  0000 C CNN
F 2 "bga:CPG236_0.23mm" H 2950 8500 50  0001 C CNN
F 3 "" H 2950 8500 50  0000 C CNN
	2    2950 8500
	1    0    0    -1  
$EndComp
Wire Wire Line
	4650 6900 4550 6900
Connection ~ 4550 6900
Wire Wire Line
	1950 6900 1850 6900
Wire Wire Line
	1350 6900 1450 6900
Connection ~ 1850 6900
Connection ~ 1450 6900
Wire Wire Line
	1450 6900 1550 6900
Connection ~ 1550 6900
Wire Wire Line
	1550 6900 1650 6900
Connection ~ 1650 6900
Wire Wire Line
	1650 6900 1750 6900
Connection ~ 1750 6900
Wire Wire Line
	1750 6900 1850 6900
Wire Wire Line
	2250 650  2150 650 
Connection ~ 2150 650 
Wire Wire Line
	4650 650  4550 650 
Connection ~ 4550 650 
$Sheet
S 15000 650  650  2800
U 5CBF1C17
F0 "Camera 1" 50
F1 "camera.sch" 50
F2 "3V3" I L 15000 750 50 
F3 "1V8" I L 15000 850 50 
F4 "VPIX" I L 15000 950 50 
F5 "VREF" I L 15000 1050 50 
F6 "PIX_CLK" I L 15000 1200 50 
F7 "DOUT0" I L 15000 1300 50 
F8 "DOUT1" I L 15000 1400 50 
F9 "DOUT2" I L 15000 1500 50 
F10 "DOUT3" I L 15000 1600 50 
F11 "DOUT4" I L 15000 1700 50 
F12 "DOUT5" I L 15000 1800 50 
F13 "DOUT6" I L 15000 1900 50 
F14 "DOUT7" I L 15000 2000 50 
F15 "DOUT8" I L 15000 2100 50 
F16 "DOUT9" I L 15000 2200 50 
F17 "FRAME_VALID" I L 15000 2300 50 
F18 "LINE_VALID" I L 15000 2400 50 
F19 "INT_TIME" I L 15000 2550 50 
F20 "SS_N" I L 15000 2800 50 
F21 "MISO" I L 15000 2900 50 
F22 "MOSI" I L 15000 3000 50 
F23 "SCK" I L 15000 3100 50 
F24 "RESET_N" I L 15000 3250 50 
F25 "TRIGGER" I L 15000 2650 50 
F26 "CLK_IN" I L 15000 3350 50 
$EndSheet
$Sheet
S 15000 3700 650  2800
U 5CCFA9E2
F0 "Camera 2" 50
F1 "camera.sch" 50
F2 "3V3" I L 15000 3800 50 
F3 "1V8" I L 15000 3900 50 
F4 "VPIX" I L 15000 4000 50 
F5 "VREF" I L 15000 4100 50 
F6 "PIX_CLK" I L 15000 4250 50 
F7 "DOUT0" I L 15000 4350 50 
F8 "DOUT1" I L 15000 4450 50 
F9 "DOUT2" I L 15000 4550 50 
F10 "DOUT3" I L 15000 4650 50 
F11 "DOUT4" I L 15000 4750 50 
F12 "DOUT5" I L 15000 4850 50 
F13 "DOUT6" I L 15000 4950 50 
F14 "DOUT7" I L 15000 5050 50 
F15 "DOUT8" I L 15000 5150 50 
F16 "DOUT9" I L 15000 5250 50 
F17 "FRAME_VALID" I L 15000 5350 50 
F18 "LINE_VALID" I L 15000 5450 50 
F19 "INT_TIME" I L 15000 5600 50 
F20 "SS_N" I L 15000 5850 50 
F21 "MISO" I L 15000 5950 50 
F22 "MOSI" I L 15000 6050 50 
F23 "SCK" I L 15000 6150 50 
F24 "RESET_N" I L 15000 6300 50 
F25 "TRIGGER" I L 15000 5700 50 
F26 "CLK_IN" I L 15000 6400 50 
$EndSheet
$EndSCHEMATC
