<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Serial Peripheral Interface<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Serial peripheral interface registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Serial Peripheral Interface:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_spi.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__spi_map">
<map name="group____xg__nut__arch__arm__at91__spi_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SPI Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c">SPI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="#g8e275a46a44f13ece64e0efd15f7587c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g871bf672ae2d310ce3376b87dc73f341">SPI_SPIEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI enable.  <a href="#g871bf672ae2d310ce3376b87dc73f341"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gea567aa161cd996db0caa4579d16dd1a">SPI_SPIDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI disable.  <a href="#gea567aa161cd996db0caa4579d16dd1a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gb67d8fc9dba20b5f7c43feb5df7e658d">SPI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="#gb67d8fc9dba20b5f7c43feb5df7e658d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9b5584c127911cf3ce702d4476d498b4">SPI_LASTXFER</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last transfer.  <a href="#g9b5584c127911cf3ce702d4476d498b4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048">SPI_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="#g667b39890bb5d185060da8604cb95048"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b">SPI_MSTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode.  <a href="#g1039e667b18eb11df8ab4e168546200b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g20d08039426809232c9f319198dd8a9d">SPI_PS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral select.  <a href="#g20d08039426809232c9f319198dd8a9d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17">SPI_PCSDEC</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select decode.  <a href="#g75853bf4d9ff27cb8c01ca3f9f16bf17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gc2ff1b26d2b19679b192322e37ed4b3b">SPI_FDIV</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection.  <a href="#gc2ff1b26d2b19679b192322e37ed4b3b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23">SPI_MODFDIS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode fault detection.  <a href="#g35767f5bfa3d7dc1965df71ea657fe23"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187">SPI_LLB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Local loopback enable.  <a href="#g46402bb34b70efa1ab4010d6da3e0187"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g0d67221fb35e3c26beee74edca53d8eb">SPI_PCS</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select mask.  <a href="#g0d67221fb35e3c26beee74edca53d8eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g8ca24fe6b638ea1302ab6e3f6d3b3b14">SPI_PCS_0</a>&nbsp;&nbsp;&nbsp;0x000E0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 0.  <a href="#g8ca24fe6b638ea1302ab6e3f6d3b3b14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga44582de9b940b83f6981e4c69dd1c76">SPI_PCS_1</a>&nbsp;&nbsp;&nbsp;0x000D0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 1.  <a href="#ga44582de9b940b83f6981e4c69dd1c76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g192ff06469ad7ae6c72c3d8a9117c357">SPI_PCS_2</a>&nbsp;&nbsp;&nbsp;0x000B0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 2.  <a href="#g192ff06469ad7ae6c72c3d8a9117c357"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g4db907ee87d4a328c84185728f59e3a1">SPI_PCS_3</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 3.  <a href="#g4db907ee87d4a328c84185728f59e3a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcff720554f3019f12e82bc185bafc121">SPI_PCS_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of peripheral chip select.  <a href="#gcff720554f3019f12e82bc185bafc121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g16181ca614d283b6ae6272d7ed5056b8">SPI_DLYBCS</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for delay between chip selects.  <a href="#g16181ca614d283b6ae6272d7ed5056b8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6">SPI_DLYBCS_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay between chip selects.  <a href="#gc7b5bc689a224102bf658ae8b4da91b6"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Receive Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ge9ef5d1a15263866020b69fc90432c40">SPI_RDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register offset.  <a href="#ge9ef5d1a15263866020b69fc90432c40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g5cb38f8f2562ba378dca7984d788041a">SPI_RD</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data mask.  <a href="#g5cb38f8f2562ba378dca7984d788041a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g6908bf9f392bfea0063928124ac58d74">SPI_RD_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of receive data.  <a href="#g6908bf9f392bfea0063928124ac58d74"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Transmit Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd2da1872736ca9a77a62a740a59ab597">SPI_TDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register offset.  <a href="#gd2da1872736ca9a77a62a740a59ab597"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9126458deb8a1ae05a1b22388f200ea3">SPI_TD</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data mask.  <a href="#g9126458deb8a1ae05a1b22388f200ea3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gb9444f89e75f8c4ba84bb0933470f469">SPI_TD_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of transmit data.  <a href="#gb9444f89e75f8c4ba84bb0933470f469"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Status and Interrupt Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3ffb187244e364d1b466b76406b0203f">SPI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="#g3ffb187244e364d1b466b76406b0203f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g63536d3845e1e0d63e502751009f66dd">SPI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="#g63536d3845e1e0d63e502751009f66dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g25f7af3fca93bafc93bf0eb2890f9ce6">SPI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="#g25f7af3fca93bafc93bf0eb2890f9ce6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd347308043df64a6879d66637c0fb81a">SPI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#gd347308043df64a6879d66637c0fb81a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga91538b9ec551ad89a26d8f42bc968f5">SPI_RDRF</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register full.  <a href="#ga91538b9ec551ad89a26d8f42bc968f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g86bd92fa20f00109aac99ec9bf8a4e6c">SPI_TDRE</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register empty.  <a href="#g86bd92fa20f00109aac99ec9bf8a4e6c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode fault error.  <a href="#g2b216e06a94c77056d10d2c419786c75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g001b753400060af2268a0f0b32bbb0d0">SPI_OVRES</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error status.  <a href="#g001b753400060af2268a0f0b32bbb0d0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gbde28d7b97a355ea7f1e72a273f1b19f">SPI_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of RX buffer.  <a href="#gbde28d7b97a355ea7f1e72a273f1b19f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g35eb31041ab7f44108e8cc29f71aa840">SPI_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of TX buffer.  <a href="#g35eb31041ab7f44108e8cc29f71aa840"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2af3ecadd677c8d5bcfec00c1c41cabf">SPI_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX buffer full.  <a href="#g2af3ecadd677c8d5bcfec00c1c41cabf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcd8fc892c61ebf85184a5c94b6019c5c">SPI_TXBUFE</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX buffer empty.  <a href="#gcd8fc892c61ebf85184a5c94b6019c5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1857754ffc22b109a1ad82dffc0690e1">SPI_NSSR</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NSS rising.  <a href="#g1857754ffc22b109a1ad82dffc0690e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g206133d7215eeb186be703c5890ac84a">SPI_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission register empty.  <a href="#g206133d7215eeb186be703c5890ac84a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1f278741b5f23eb1dd9954cd6b0ea192">SPI_SPIENS</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI enable status.  <a href="#g1f278741b5f23eb1dd9954cd6b0ea192"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Chip Select Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34">SPI_CSR0_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 0 offset.  <a href="#g3939589eccfd1fba44d3869076d7bf34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g51f931d4e56d8770c6919f9856f0652c">SPI_CSR1_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 1 offset.  <a href="#g51f931d4e56d8770c6919f9856f0652c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g00b9b79aa71c566f6be303caadb9131a">SPI_CSR2_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 2 offset.  <a href="#g00b9b79aa71c566f6be303caadb9131a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcca57844dd70dce2469000f21e42f40e">SPI_CSR3_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 3 offset.  <a href="#gcca57844dd70dce2469000f21e42f40e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1">SPI_CPOL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock polarity.  <a href="#gd8e335b1f808bd7408d2aef2377adcb1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9">SPI_NCPHA</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock phase.  <a href="#g50366ed780ac3d87102f76e6cf00e1c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gdc9068ac64ffdd59b8af37472e387709">SPI_CSAAT</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select active after transfer.  <a href="#gdc9068ac64ffdd59b8af37472e387709"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9177b1588e7d55b8831690096aba5644">SPI_BITS</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bits per transfer mask.  <a href="#g9177b1588e7d55b8831690096aba5644"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g39e773184c3563e6c3d739129766c1f8">SPI_BITS_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 bits per transfer.  <a href="#g39e773184c3563e6c3d739129766c1f8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g02fa36f378be4cb9b6a3f1b776ab34b6">SPI_BITS_9</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 bits per transfer.  <a href="#g02fa36f378be4cb9b6a3f1b776ab34b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g21c324ffdb1787455527a53776b9e513">SPI_BITS_10</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10 bits per transfer.  <a href="#g21c324ffdb1787455527a53776b9e513"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3a8f114a450f53d5cc8e29a199c6d3cc">SPI_BITS_11</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 bits per transfer.  <a href="#g3a8f114a450f53d5cc8e29a199c6d3cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g0166386a770171ae5c9fd3eb1cc1b817">SPI_BITS_12</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12 bits per transfer.  <a href="#g0166386a770171ae5c9fd3eb1cc1b817"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ged3cbe853bbaf0a8293e79f036da2ecc">SPI_BITS_13</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">13 bits per transfer.  <a href="#ged3cbe853bbaf0a8293e79f036da2ecc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g393e89b3ea398be5afd440a23affae0f">SPI_BITS_14</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">14 bits per transfer.  <a href="#g393e89b3ea398be5afd440a23affae0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gfea545866c7be45da9951b532143474b">SPI_BITS_15</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">15 bits per transfer.  <a href="#gfea545866c7be45da9951b532143474b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ge4613682b4adc697ed9b5cdce299674b">SPI_BITS_16</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16 bits per transfer.  <a href="#ge4613682b4adc697ed9b5cdce299674b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga15eeddebde002e6a1e5cf893c423e61">SPI_BITS_LSB</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of bits per transfer.  <a href="#ga15eeddebde002e6a1e5cf893c423e61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023">SPI_SCBR</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial clock baud rate mask.  <a href="#g5e7060fc31c70cf78a2869fbebd08023"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67">SPI_SCBR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of serial clock baud rate.  <a href="#g2df02f604ac7924a0007918ab71b2c67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g30e93a3290cf04fae37d2539d2fb119a">SPI_DLYBS</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delay before SPCK mask.  <a href="#g30e93a3290cf04fae37d2539d2fb119a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3649e40f6cf0e94e8d449caf04d6c7d8">SPI_DLYBS_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay before SPCK.  <a href="#g3649e40f6cf0e94e8d449caf04d6c7d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g6072cb9d3ae9bb3f024e257532ae6ec0">SPI_DLYBCT</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delay between consecutive transfers mask.  <a href="#g6072cb9d3ae9bb3f024e257532ae6ec0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3224c7c92461b3274f9e26248efab06">SPI_DLYBCT_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay between consecutive transfers.  <a href="#ga3224c7c92461b3274f9e26248efab06"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Serial peripheral interface registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g8e275a46a44f13ece64e0efd15f7587c"></a><!-- doxytag: member="at91_spi.h::SPI_CR_OFF" ref="g8e275a46a44f13ece64e0efd15f7587c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_OFF&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00043">43</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00282">At91SpiDisable()</a>, <a class="el" href="at91__spi_8c-source.html#l00275">At91SpiEnable()</a>, and <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g871bf672ae2d310ce3376b87dc73f341"></a><!-- doxytag: member="at91_spi.h::SPI_SPIEN" ref="g871bf672ae2d310ce3376b87dc73f341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI enable. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00045">45</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus0at91_8c-source.html#l00185">At91SpiBus0Select()</a>, and <a class="el" href="at91__spi_8c-source.html#l00275">At91SpiEnable()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gea567aa161cd996db0caa4579d16dd1a"></a><!-- doxytag: member="at91_spi.h::SPI_SPIDIS" ref="gea567aa161cd996db0caa4579d16dd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIDIS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI disable. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00046">46</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00282">At91SpiDisable()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb67d8fc9dba20b5f7c43feb5df7e658d"></a><!-- doxytag: member="at91_spi.h::SPI_SWRST" ref="gb67d8fc9dba20b5f7c43feb5df7e658d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SWRST&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00047">47</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9b5584c127911cf3ce702d4476d498b4"></a><!-- doxytag: member="at91_spi.h::SPI_LASTXFER" ref="g9b5584c127911cf3ce702d4476d498b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LASTXFER&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Last transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00048">48</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g667b39890bb5d185060da8604cb95048"></a><!-- doxytag: member="at91_spi.h::SPI_MR_OFF" ref="g667b39890bb5d185060da8604cb95048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_OFF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00053">53</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00590">At91SpiGetCsDelay()</a>, <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>, <a class="el" href="at91__spi_8c-source.html#l00595">At91SpiSetCsDelay()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1039e667b18eb11df8ab4e168546200b"></a><!-- doxytag: member="at91_spi.h::SPI_MSTR" ref="g1039e667b18eb11df8ab4e168546200b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MSTR&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master mode. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00055">55</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, and <a class="el" href="vscodec_8c-source.html#l00441">FeederThread()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g20d08039426809232c9f319198dd8a9d"></a><!-- doxytag: member="at91_spi.h::SPI_PS" ref="g20d08039426809232c9f319198dd8a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral select. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00056">56</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g75853bf4d9ff27cb8c01ca3f9f16bf17"></a><!-- doxytag: member="at91_spi.h::SPI_PCSDEC" ref="g75853bf4d9ff27cb8c01ca3f9f16bf17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCSDEC&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select decode. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00057">57</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, and <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc2ff1b26d2b19679b192322e37ed4b3b"></a><!-- doxytag: member="at91_spi.h::SPI_FDIV" ref="gc2ff1b26d2b19679b192322e37ed4b3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_FDIV&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock selection. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00058">58</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g35767f5bfa3d7dc1965df71ea657fe23"></a><!-- doxytag: member="at91_spi.h::SPI_MODFDIS" ref="g35767f5bfa3d7dc1965df71ea657fe23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODFDIS&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode fault detection. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00059">59</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>, and <a class="el" href="vscodec_8c-source.html#l00441">FeederThread()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g46402bb34b70efa1ab4010d6da3e0187"></a><!-- doxytag: member="at91_spi.h::SPI_LLB" ref="g46402bb34b70efa1ab4010d6da3e0187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_LLB&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Local loopback enable. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00060">60</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, and <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0d67221fb35e3c26beee74edca53d8eb"></a><!-- doxytag: member="at91_spi.h::SPI_PCS" ref="g0d67221fb35e3c26beee74edca53d8eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS&nbsp;&nbsp;&nbsp;0x000F0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral chip select mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00061">61</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8ca24fe6b638ea1302ab6e3f6d3b3b14"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_0" ref="g8ca24fe6b638ea1302ab6e3f6d3b3b14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS_0&nbsp;&nbsp;&nbsp;0x000E0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral chip select 0. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00062">62</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga44582de9b940b83f6981e4c69dd1c76"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_1" ref="ga44582de9b940b83f6981e4c69dd1c76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS_1&nbsp;&nbsp;&nbsp;0x000D0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral chip select 1. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00063">63</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g192ff06469ad7ae6c72c3d8a9117c357"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_2" ref="g192ff06469ad7ae6c72c3d8a9117c357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS_2&nbsp;&nbsp;&nbsp;0x000B0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral chip select 2. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00064">64</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4db907ee87d4a328c84185728f59e3a1"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_3" ref="g4db907ee87d4a328c84185728f59e3a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS_3&nbsp;&nbsp;&nbsp;0x00070000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral chip select 3. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00065">65</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcff720554f3019f12e82bc185bafc121"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_LSB" ref="gcff720554f3019f12e82bc185bafc121" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PCS_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of peripheral chip select. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00066">66</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g16181ca614d283b6ae6272d7ed5056b8"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCS" ref="g16181ca614d283b6ae6272d7ed5056b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBCS&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for delay between chip selects. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00067">67</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00595">At91SpiSetCsDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc7b5bc689a224102bf658ae8b4da91b6"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCS_LSB" ref="gc7b5bc689a224102bf658ae8b4da91b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBCS_LSB&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of delay between chip selects. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00068">68</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00590">At91SpiGetCsDelay()</a>, <a class="el" href="at91__spi_8c-source.html#l00297">At91SpiReset()</a>, and <a class="el" href="at91__spi_8c-source.html#l00595">At91SpiSetCsDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge9ef5d1a15263866020b69fc90432c40"></a><!-- doxytag: member="at91_spi.h::SPI_RDR_OFF" ref="ge9ef5d1a15263866020b69fc90432c40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_OFF&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive data register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00073">73</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5cb38f8f2562ba378dca7984d788041a"></a><!-- doxytag: member="at91_spi.h::SPI_RD" ref="g5cb38f8f2562ba378dca7984d788041a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RD&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive data mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00075">75</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6908bf9f392bfea0063928124ac58d74"></a><!-- doxytag: member="at91_spi.h::SPI_RD_LSB" ref="g6908bf9f392bfea0063928124ac58d74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RD_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of receive data. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00076">76</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd2da1872736ca9a77a62a740a59ab597"></a><!-- doxytag: member="at91_spi.h::SPI_TDR_OFF" ref="gd2da1872736ca9a77a62a740a59ab597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_OFF&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit data register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00081">81</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus0at91_8c-source.html#l00296">At91SpiBus0Transfer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9126458deb8a1ae05a1b22388f200ea3"></a><!-- doxytag: member="at91_spi.h::SPI_TD" ref="g9126458deb8a1ae05a1b22388f200ea3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TD&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit data mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00083">83</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb9444f89e75f8c4ba84bb0933470f469"></a><!-- doxytag: member="at91_spi.h::SPI_TD_LSB" ref="gb9444f89e75f8c4ba84bb0933470f469" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TD_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of transmit data. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00084">84</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3ffb187244e364d1b466b76406b0203f"></a><!-- doxytag: member="at91_spi.h::SPI_SR_OFF" ref="g3ffb187244e364d1b466b76406b0203f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OFF&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00089">89</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00343">At91SpiBusWait()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g63536d3845e1e0d63e502751009f66dd"></a><!-- doxytag: member="at91_spi.h::SPI_IER_OFF" ref="g63536d3845e1e0d63e502751009f66dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_OFF&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus0at91_8c-source.html#l00296">At91SpiBus0Transfer()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g25f7af3fca93bafc93bf0eb2890f9ce6"></a><!-- doxytag: member="at91_spi.h::SPI_IDR_OFF" ref="g25f7af3fca93bafc93bf0eb2890f9ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_OFF&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00091">91</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus0at91_8c-source.html#l00296">At91SpiBus0Transfer()</a>, <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd347308043df64a6879d66637c0fb81a"></a><!-- doxytag: member="at91_spi.h::SPI_IMR_OFF" ref="gd347308043df64a6879d66637c0fb81a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_OFF&nbsp;&nbsp;&nbsp;0x0000001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00092">92</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga91538b9ec551ad89a26d8f42bc968f5"></a><!-- doxytag: member="at91_spi.h::SPI_RDRF" ref="ga91538b9ec551ad89a26d8f42bc968f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDRF&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive data register full. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00094">94</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus0at91_8c-source.html#l00296">At91SpiBus0Transfer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86bd92fa20f00109aac99ec9bf8a4e6c"></a><!-- doxytag: member="at91_spi.h::SPI_TDRE" ref="g86bd92fa20f00109aac99ec9bf8a4e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDRE&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit data register empty. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00095">95</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2b216e06a94c77056d10d2c419786c75"></a><!-- doxytag: member="at91_spi.h::SPI_MODF" ref="g2b216e06a94c77056d10d2c419786c75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode fault error. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00096">96</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g001b753400060af2268a0f0b32bbb0d0"></a><!-- doxytag: member="at91_spi.h::SPI_OVRES" ref="g001b753400060af2268a0f0b32bbb0d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_OVRES&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Overrun error status. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbde28d7b97a355ea7f1e72a273f1b19f"></a><!-- doxytag: member="at91_spi.h::SPI_ENDRX" ref="gbde28d7b97a355ea7f1e72a273f1b19f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENDRX&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of RX buffer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g35eb31041ab7f44108e8cc29f71aa840"></a><!-- doxytag: member="at91_spi.h::SPI_ENDTX" ref="g35eb31041ab7f44108e8cc29f71aa840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENDTX&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of TX buffer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00099">99</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2af3ecadd677c8d5bcfec00c1c41cabf"></a><!-- doxytag: member="at91_spi.h::SPI_RXBUFF" ref="g2af3ecadd677c8d5bcfec00c1c41cabf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXBUFF&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer full. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00100">100</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00343">At91SpiBusWait()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcd8fc892c61ebf85184a5c94b6019c5c"></a><!-- doxytag: member="at91_spi.h::SPI_TXBUFE" ref="gcd8fc892c61ebf85184a5c94b6019c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXBUFE&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer empty. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00101">101</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1857754ffc22b109a1ad82dffc0690e1"></a><!-- doxytag: member="at91_spi.h::SPI_NSSR" ref="g1857754ffc22b109a1ad82dffc0690e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NSSR&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
NSS rising. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00102">102</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g206133d7215eeb186be703c5890ac84a"></a><!-- doxytag: member="at91_spi.h::SPI_TXEMPTY" ref="g206133d7215eeb186be703c5890ac84a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmission register empty. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00103">103</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1f278741b5f23eb1dd9954cd6b0ea192"></a><!-- doxytag: member="at91_spi.h::SPI_SPIENS" ref="g1f278741b5f23eb1dd9954cd6b0ea192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIENS&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI enable status. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00104">104</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3939589eccfd1fba44d3869076d7bf34"></a><!-- doxytag: member="at91_spi.h::SPI_CSR0_OFF" ref="g3939589eccfd1fba44d3869076d7bf34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR0_OFF&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select register 0 offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00109">109</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00556">At91SpiGetSckDelay()</a>, <a class="el" href="at91__spi_8c-source.html#l00573">At91SpiGetTxDelay()</a>, <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>, <a class="el" href="at91__spi_8c-source.html#l00561">At91SpiSetSckDelay()</a>, and <a class="el" href="at91__spi_8c-source.html#l00578">At91SpiSetTxDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g51f931d4e56d8770c6919f9856f0652c"></a><!-- doxytag: member="at91_spi.h::SPI_CSR1_OFF" ref="g51f931d4e56d8770c6919f9856f0652c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR1_OFF&nbsp;&nbsp;&nbsp;0x00000034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select register 1 offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00110">110</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g00b9b79aa71c566f6be303caadb9131a"></a><!-- doxytag: member="at91_spi.h::SPI_CSR2_OFF" ref="g00b9b79aa71c566f6be303caadb9131a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR2_OFF&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select register 2 offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00111">111</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcca57844dd70dce2469000f21e42f40e"></a><!-- doxytag: member="at91_spi.h::SPI_CSR3_OFF" ref="gcca57844dd70dce2469000f21e42f40e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR3_OFF&nbsp;&nbsp;&nbsp;0x0000003C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select register 3 offset. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00112">112</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd8e335b1f808bd7408d2aef2377adcb1"></a><!-- doxytag: member="at91_spi.h::SPI_CPOL" ref="gd8e335b1f808bd7408d2aef2377adcb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CPOL&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock polarity. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, and <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g50366ed780ac3d87102f76e6cf00e1c9"></a><!-- doxytag: member="at91_spi.h::SPI_NCPHA" ref="g50366ed780ac3d87102f76e6cf00e1c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NCPHA&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock phase. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00115">115</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00391">At91SpiGetModeFlags()</a>, <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>, and <a class="el" href="vscodec_8c-source.html#l00441">FeederThread()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdc9068ac64ffdd59b8af37472e387709"></a><!-- doxytag: member="at91_spi.h::SPI_CSAAT" ref="gdc9068ac64ffdd59b8af37472e387709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSAAT&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip select active after transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00116">116</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00436">At91SpiSetModeFlags()</a>, and <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9177b1588e7d55b8831690096aba5644"></a><!-- doxytag: member="at91_spi.h::SPI_BITS" ref="g9177b1588e7d55b8831690096aba5644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bits per transfer mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00117">117</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>, and <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39e773184c3563e6c3d739129766c1f8"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_8" ref="g39e773184c3563e6c3d739129766c1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_8&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00118">118</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02fa36f378be4cb9b6a3f1b776ab34b6"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_9" ref="g02fa36f378be4cb9b6a3f1b776ab34b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_9&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
9 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00119">119</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g21c324ffdb1787455527a53776b9e513"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_10" ref="g21c324ffdb1787455527a53776b9e513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_10&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
10 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00120">120</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3a8f114a450f53d5cc8e29a199c6d3cc"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_11" ref="g3a8f114a450f53d5cc8e29a199c6d3cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_11&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
11 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00121">121</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0166386a770171ae5c9fd3eb1cc1b817"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_12" ref="g0166386a770171ae5c9fd3eb1cc1b817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_12&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
12 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00122">122</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ged3cbe853bbaf0a8293e79f036da2ecc"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_13" ref="ged3cbe853bbaf0a8293e79f036da2ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_13&nbsp;&nbsp;&nbsp;0x00000050          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
13 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00123">123</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g393e89b3ea398be5afd440a23affae0f"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_14" ref="g393e89b3ea398be5afd440a23affae0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_14&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
14 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00124">124</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfea545866c7be45da9951b532143474b"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_15" ref="gfea545866c7be45da9951b532143474b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_15&nbsp;&nbsp;&nbsp;0x00000070          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
15 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00125">125</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge4613682b4adc697ed9b5cdce299674b"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_16" ref="ge4613682b4adc697ed9b5cdce299674b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_16&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16 bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00126">126</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00478">At91SpiGetBits()</a>, and <a class="el" href="at91__spi_8c-source.html#l00514">At91SpiSetBits()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga15eeddebde002e6a1e5cf893c423e61"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_LSB" ref="ga15eeddebde002e6a1e5cf893c423e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_BITS_LSB&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of bits per transfer. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00127">127</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e7060fc31c70cf78a2869fbebd08023"></a><!-- doxytag: member="at91_spi.h::SPI_SCBR" ref="g5e7060fc31c70cf78a2869fbebd08023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCBR&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial clock baud rate mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00128">128</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>, and <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2df02f604ac7924a0007918ab71b2c67"></a><!-- doxytag: member="at91_spi.h::SPI_SCBR_LSB" ref="g2df02f604ac7924a0007918ab71b2c67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCBR_LSB&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of serial clock baud rate. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00129">129</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00353">At91SpiSetRate()</a>, <a class="el" href="spibus__at91_8c-source.html#l00072">At91SpiSetup()</a>, and <a class="el" href="vscodec_8c-source.html#l00441">FeederThread()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30e93a3290cf04fae37d2539d2fb119a"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBS" ref="g30e93a3290cf04fae37d2539d2fb119a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBS&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Delay before SPCK mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00130">130</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00561">At91SpiSetSckDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3649e40f6cf0e94e8d449caf04d6c7d8"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBS_LSB" ref="g3649e40f6cf0e94e8d449caf04d6c7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBS_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of delay before SPCK. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00131">131</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00556">At91SpiGetSckDelay()</a>, and <a class="el" href="at91__spi_8c-source.html#l00561">At91SpiSetSckDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6072cb9d3ae9bb3f024e257532ae6ec0"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCT" ref="g6072cb9d3ae9bb3f024e257532ae6ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBCT&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Delay between consecutive transfers mask. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00132">132</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00578">At91SpiSetTxDelay()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga3224c7c92461b3274f9e26248efab06"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCT_LSB" ref="ga3224c7c92461b3274f9e26248efab06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLYBCT_LSB&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Least significant bit of delay between consecutive transfers. 
<p>

<p>Definition at line <a class="el" href="arch_2arm_2at91__spi_8h-source.html#l00133">133</a> of file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00573">At91SpiGetTxDelay()</a>, and <a class="el" href="at91__spi_8c-source.html#l00578">At91SpiSetTxDelay()</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
