 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -group OUTPUTS
        -slack_lesser_than 9999.00
        -max_paths 1000
        -transition_time
        -capacitance
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 09:58:58 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-10/-10

Information: Percent of Arnoldi-based delays = 48.23%

Information: Percent of CCS-based delays = 48.23%

  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     337.91     587.91
  LOCKUP1/clkb (d04ltn80ld0c0)                      43.66                0.00     587.91 f
  LOCKUP1/o (d04ltn80ld0c0)                         18.78               94.58     682.49 r
  n11075 (net)                   1         1.18                          0.00     682.49 r
  route3/a (d04bfn00ynue3)                          18.78                0.15 &   682.64 r
  route3/o (d04bfn00ynue3)                          26.02               28.04 c   710.68 r
  test_so14 (net)                1        13.55                          0.00     710.68 r
  test_so14 (out)                                   27.37                5.23 c   715.91 r
  data arrival time                                                               715.91

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -715.91
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -253.21


  Startpoint: fifo1/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so6 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    350.07     600.07
  fifo1/LOCKUP1/clkb (d04ltn80yd0e0)                               40.76                0.00     600.07 f
  fifo1/LOCKUP1/o (d04ltn80yd0e0)                                  29.66               67.32 c   667.39 r
  fifo1/test_so2 (net)                          1        10.45                          0.00     667.39 r
  fifo1/test_so2 (fifo_width_data72_0)                                                  0.00     667.39 r
  n1291 (net)                                            10.45                          0.00     667.39 r
  post_place161/a (d04inn00ydui0)                                  31.92                5.15 c   672.54 r
  post_place161/o1 (d04inn00ydui0)                                 15.20               12.21 c   684.75 f
  n3244 (net)                                   1        12.18                          0.00     684.75 f
  post_place160/a (d04inn00ynui5)                                  19.40                6.24 c   690.99 f
  post_place160/o1 (d04inn00ynui5)                                 17.22               11.91 c   702.90 r
  test_so6 (net)                                1        17.96                          0.00     702.90 r
  test_so6 (out)                                                   25.40               10.98 c   713.88 r
  data arrival time                                                                              713.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -713.88
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -251.17


  Startpoint: LOCKUP6 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so19 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     328.77     578.77
  LOCKUP6/clkb (d04ltn80ld0e0)                      34.80                0.00     578.77 f
  LOCKUP6/o (d04ltn80ld0e0)                         17.36               92.48     671.25 r
  n13098 (net)                   1         1.25                          0.00     671.25 r
  route1609/a (d04bfn00ynue3)                       17.36                0.30 &   671.56 r
  route1609/o (d04bfn00ynue3)                       31.16               25.54 c   697.10 r
  test_so19 (net)                1        16.29                          0.00     697.10 r
  test_so19 (out)                                   40.04               15.70 c   712.80 r
  data arrival time                                                               712.80

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -712.80
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -250.10


  Startpoint: fifo2/LOCKUP4
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so12 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     353.14     603.14
  fifo2/LOCKUP4/clkb (d04ltn80yd0e0)                41.49                0.00     603.14 f
  fifo2/LOCKUP4/o (d04ltn80yd0e0)                   32.82               71.59 c   674.73 r
  fifo2/test_so5 (net)           1        12.26                          0.00     674.73 r
  fifo2/test_so5 (fifo_width_data137)                                    0.00     674.73 r
  n1295 (net)                             12.26                          0.00     674.73 r
  place1195/a (d04bfn00ynud5)                       33.70                4.37 c   679.10 r
  place1195/o (d04bfn00ynud5)                       24.44               28.30 c   707.41 r
  test_so12 (net)                1        10.37                          0.00     707.41 r
  test_so12 (out)                                   25.31                4.08 c   711.48 r
  data arrival time                                                               711.48

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -711.48
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -248.78


  Startpoint: LOCKUP5 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so18 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     338.61     588.61
  LOCKUP5/clkb (d04ltn80ld0c0)                      36.84                0.00     588.61 f
  LOCKUP5/o (d04ltn80ld0c0)                         17.99               89.79     678.40 r
  n13102 (net)                   1         1.07                          0.00     678.40 r
  route1610/a (d04bfn00ynud5)                       17.99                0.01 &   678.41 r
  route1610/o (d04bfn00ynud5)                       25.41               26.69 c   705.10 r
  test_so18 (net)                1        10.99                          0.00     705.10 r
  test_so18 (out)                                   26.18                4.09 c   709.19 r
  data arrival time                                                               709.19

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -709.19
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -246.48


  Startpoint: fifo2/LOCKUP3
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so11 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     343.50     593.50
  fifo2/LOCKUP3/clkb (d04ltn80yd0g0)                35.34                0.00     593.50 f
  fifo2/LOCKUP3/o (d04ltn80yd0g0)                   36.77               73.33 c   666.82 r
  fifo2/test_so4 (net)           1        18.01                          0.00     666.82 r
  fifo2/test_so4 (fifo_width_data137)                                    0.00     666.82 r
  n1287 (net)                             18.01                          0.00     666.82 r
  place1183/a (d04bfn00ynud5)                       40.49                9.92 c   676.74 r
  place1183/o (d04bfn00ynud5)                       23.42               29.50 c   706.24 r
  test_so11 (net)                1        10.09                          0.00     706.24 r
  test_so11 (out)                                   23.90                2.95 c   709.18 r
  data arrival time                                                               709.18

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -709.18
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -246.48


  Startpoint: fifo2/LOCKUP2
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so10 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     343.66     593.66
  fifo2/LOCKUP2/clkb (d04ltn80yd0g0)                31.97                0.00     593.66 f
  fifo2/LOCKUP2/o (d04ltn80yd0g0)                   32.66               68.16 c   661.82 r
  fifo2/test_so3 (net)           1        15.08                          0.00     661.82 r
  fifo2/test_so3 (fifo_width_data137)                                    0.00     661.82 r
  n1288 (net)                             15.08                          0.00     661.82 r
  place1189/a (d04bfn00ynud5)                       40.05               13.86 c   675.68 r
  place1189/o (d04bfn00ynud5)                       24.40               29.22 c   704.90 r
  test_so10 (net)                1        10.34                          0.00     704.90 r
  test_so10 (out)                                   25.30                4.01 c   708.91 r
  data arrival time                                                               708.91

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -708.91
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -246.21


  Startpoint: LOCKUP4 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so17 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     323.79     573.79
  LOCKUP4/clkb (d04ltn80ld0c0)                      24.32                0.00     573.79 f
  LOCKUP4/o (d04ltn80ld0c0)                         80.55              127.08 c   700.88 r
  test_so17 (net)                1        11.00                          0.00     700.88 r
  test_so17 (out)                                   81.34                7.50 c   708.38 r
  data arrival time                                                               708.38

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -708.38
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -245.68


  Startpoint: fifo0/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so3 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    344.47     594.47
  fifo0/LOCKUP/clkb (d04ltn80yd0e0)                                37.94                0.00     594.47 f
  fifo0/LOCKUP/o (d04ltn80yd0e0)                                   29.92               66.14 c   660.61 r
  fifo0/test_so2 (net)                          1        10.51                          0.00     660.61 r
  fifo0/test_so2 (fifo_width_data72_1)                                                  0.00     660.61 r
  n1286 (net)                                            10.51                          0.00     660.61 r
  post_place401/a (d04inn00ydui0)                                  32.95                6.22 c   666.83 r
  post_place401/o1 (d04inn00ydui0)                                 14.97               12.34 c   679.17 f
  n3473 (net)                                   1        11.72                          0.00     679.17 f
  post_place400/a (d04inn00ynui5)                                  18.45                5.46 c   684.62 f
  post_place400/o1 (d04inn00ynui5)                                 16.73               11.94 c   696.56 r
  test_so3 (net)                                1        17.37                          0.00     696.56 r
  test_so3 (out)                                                   23.62                9.78 c   706.35 r
  data arrival time                                                                              706.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -706.35
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -243.65


  Startpoint: fifo2/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so8 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     349.98     599.98
  fifo2/LOCKUP/clkb (d04ltn80yd0e0)                 30.11                0.00     599.98 f
  fifo2/LOCKUP/o (d04ltn80yd0e0)                    30.33               66.27 c   666.25 r
  fifo2/test_so1 (net)           1        10.77                          0.00     666.25 r
  fifo2/test_so1 (fifo_width_data137)                                    0.00     666.25 r
  n1290 (net)                             10.77                          0.00     666.25 r
  place1197/a (d04bfn00ynud5)                       31.20                5.22 c   671.47 r
  place1197/o (d04bfn00ynud5)                       24.01               27.97 c   699.44 r
  test_so8 (net)                 1        10.23                          0.00     699.44 r
  test_so8 (out)                                    24.70                3.73 c   703.17 r
  data arrival time                                                               703.17

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -703.17
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -240.47


  Startpoint: fifo2/LOCKUP5
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so13 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     334.01     584.01
  fifo2/LOCKUP5/clkb (d04ltn80yd0e0)                35.15                0.00     584.01 f
  fifo2/LOCKUP5/o (d04ltn80yd0e0)                   27.43               62.78 c   646.79 r
  fifo2/test_so6 (net)           1         8.56                          0.00     646.79 r
  fifo2/test_so6 (fifo_width_data137)                                    0.00     646.79 r
  n1294 (net)                              8.56                          0.00     646.79 r
  post_place197/a (d04inn00yd0f7)                   32.12               10.99 c   657.78 r
  post_place197/o1 (d04inn00yd0f7)                  18.48               14.41 c   672.20 f
  n3475 (net)                    1        12.57                          0.00     672.20 f
  post_place402/a (d04inn00ynui5)                   23.63                7.21 c   679.41 f
  post_place402/o1 (d04inn00ynui5)                  18.05               13.53 c   692.94 r
  test_so13 (net)                1        17.71                          0.00     692.94 r
  test_so13 (out)                                   23.58                8.71 c   701.64 r
  data arrival time                                                               701.64

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -701.64
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -238.94


  Startpoint: check_ecc_alu0/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded_alu
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    344.20     594.20
  check_ecc_alu0/LOCKUP/clkb (d04ltn80yd0a5)                       35.83                0.00     594.20 f
  check_ecc_alu0/LOCKUP/o (d04ltn80yd0a5)                          35.18               68.89     663.09 r
  check_ecc_alu0/test_so2 (net)                 1         3.55                          0.00     663.09 r
  check_ecc_alu0/test_so2 (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   663.09 r
  n22766 (net)                                            3.55                          0.00     663.09 r
  U20652/a (d04nan02yd0f0)                                         35.18                1.19 &   664.28 r
  U20652/o1 (d04nan02yd0f0)                                        17.92               15.06 c   679.33 f
  n23334 (net)                                  1         6.40                          0.00     679.33 f
  post_place532/a (d04nan02yd0i0)                                  19.96                2.82 c   682.15 f
  post_place532/o1 (d04nan02yd0i0)                                 14.37               14.01 c   696.17 r
  flag_ded_alu (net)                            1        10.47                          0.00     696.17 r
  flag_ded_alu (out)                                               16.63                4.77 c   700.94 r
  data arrival time                                                                              700.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -700.94
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -238.24


  Startpoint: fifo2/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so9 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     334.18     584.18
  fifo2/LOCKUP1/clkb (d04ltn80yd0e0)                19.80                0.00     584.18 f
  fifo2/LOCKUP1/o (d04ltn80yd0e0)                   35.70               63.16 c   647.35 r
  fifo2/test_so2 (net)           1        13.27                          0.00     647.35 r
  fifo2/test_so2 (fifo_width_data137)                                    0.00     647.35 r
  n1289 (net)                             13.27                          0.00     647.35 r
  place1192/a (d04bfn00ynud5)                       39.85               11.23 c   658.58 r
  place1192/o (d04bfn00ynud5)                       24.02               29.24 c   687.81 r
  test_so9 (net)                 1        10.24                          0.00     687.81 r
  test_so9 (out)                                    24.73                3.65 c   691.46 r
  data arrival time                                                               691.46

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -691.46
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -228.76


  Startpoint: LOCKUP (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded0 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     332.12     582.12
  LOCKUP/clkb (d04ltn80yd0a5)                       33.48                0.00     582.12 f
  LOCKUP/o (d04ltn80yd0a5)                          16.53               52.66     634.78 r
  n22751 (net)                   1         1.13                          0.00     634.78 r
  place635/a (d04inn00yn0b5)                        16.53                0.35 &   635.13 r
  place635/o1 (d04inn00yn0b5)                        8.85                9.58     644.71 f
  n2685 (net)                    1         1.77                          0.00     644.71 f
  post_place317/a (d04inn00ynud0)                    8.85                0.21 &   644.92 f
  post_place317/o1 (d04inn00ynud0)                   9.14               10.53     655.45 r
  n3391 (net)                    1         3.30                          0.00     655.45 r
  post_place316/a (d04nan02yd0f0)                    9.14                0.47 &   655.92 r
  post_place316/o1 (d04nan02yd0f0)                  11.24                9.83 c   665.74 f
  n23026 (net)                   1         4.11                          0.00     665.74 f
  place859/a (d04nan02yd0g0)                        12.00                1.60 c   667.34 f
  place859/o1 (d04nan02yd0g0)                       20.19               14.51 c   681.85 r
  flag_ded0 (net)                1        11.78                          0.00     681.85 r
  flag_ded0 (out)                                   21.66                4.59 c   686.44 r
  data arrival time                                                               686.44

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -686.44
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -223.74


  Startpoint: fifo0/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so4 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    329.91     579.91
  fifo0/LOCKUP1/clkb (d04ltn80yd0e0)                               35.12                0.00     579.91 f
  fifo0/LOCKUP1/o (d04ltn80yd0e0)                                  32.08               67.52 c   647.43 r
  fifo0/test_so3 (net)                          1        11.11                          0.00     647.43 r
  fifo0/test_so3 (fifo_width_data72_1)                                                  0.00     647.43 r
  n1292 (net)                                            11.11                          0.00     647.43 r
  place1204/a (d04bfn00ynud5)                                      33.82                6.35 c   653.77 r
  place1204/o (d04bfn00ynud5)                                      23.96               28.36 c   682.13 r
  test_so4 (net)                                1        10.22                          0.00     682.13 r
  test_so4 (out)                                                   24.69                3.64 c   685.77 r
  data arrival time                                                                              685.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -685.77
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -223.07


  Startpoint: fifo1/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so5 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    337.21     587.21
  fifo1/LOCKUP/clkb (d04ltn80yd0e0)                                38.17                0.00     587.21 f
  fifo1/LOCKUP/o (d04ltn80yd0e0)                                   46.59               69.97 c   657.18 r
  fifo1/test_so1 (net)                          1        17.69                          0.00     657.18 r
  fifo1/test_so1 (fifo_width_data72_0)                                                  0.00     657.18 r
  test_so5 (net)                                         17.69                          0.00     657.18 r
  test_so5 (out)                                                   58.95               22.59 c   679.77 r
  data arrival time                                                                              679.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -679.77
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -217.07


  Startpoint: LOCKUP2 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so15 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     343.71     593.71
  LOCKUP2/clkb (d04ltn80yd0e0)                      36.33                0.00     593.71 f
  LOCKUP2/o (d04ltn80yd0e0)                         44.17               76.72 c   670.44 r
  test_so15 (net)                1        17.87                          0.00     670.44 r
  test_so15 (out)                                   45.36                6.73 c   677.17 r
  data arrival time                                                               677.17

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -677.17
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -214.47


  Startpoint: fifo1/LOCKUP2
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so7 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    351.25     601.25
  fifo1/LOCKUP2/clkb (d04ltn80yd0g0)                               43.22                0.00     601.25 f
  fifo1/LOCKUP2/o (d04ltn80yd0g0)                                  27.47               71.09 c   672.35 r
  fifo1/test_so3 (net)                          1        10.15                          0.00     672.35 r
  fifo1/test_so3 (fifo_width_data72_0)                                                  0.00     672.35 r
  test_so7 (net)                                         10.15                          0.00     672.35 r
  test_so7 (out)                                                   27.91                3.07 c   675.41 r
  data arrival time                                                                              675.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -675.41
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -212.71


  Startpoint: LOCKUP3 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so16 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (propagated)                                     345.12     595.12
  LOCKUP3/clkb (d04ltn80yd0e0)                      39.19                0.00     595.12 f
  LOCKUP3/o (d04ltn80yd0e0)                         40.82               73.83 c   668.96 r
  test_so16 (net)                1        14.86                          0.00     668.96 r
  test_so16 (out)                                   42.08                6.43 c   675.39 r
  data arrival time                                                               675.39

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                          346.03     846.03
  clock reconvergence pessimism                                          0.00     846.03
  clock uncertainty                                                    -50.00     796.03
  output external delay                                               -333.33     462.70
  data required time                                                              462.70
  -----------------------------------------------------------------------------------------
  data required time                                                              462.70
  data arrival time                                                              -675.39
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -212.69


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[94] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.83     361.83
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/clk (d04fyj03nd0b0)    47.30              0.00     361.83 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/o (d04fyj03nd0b0)    37.40               72.93     434.76 r
  check_ecc_alu0/data_rxc[94] (net)             2         2.46                          0.00     434.76 r
  check_ecc_alu0/data_rxc[94] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   434.76 r
  n23883 (net)                                            2.46                          0.00     434.76 r
  U12176/a (d04bfn00nn0c5)                                         37.40                2.10 &   436.86 r
  U12176/o (d04bfn00nn0c5)                                         42.94               51.89 c   488.75 r
  dout[94] (net)                                1        10.18                          0.00     488.75 r
  dout[94] (out)                                                   43.24                3.22 c   491.97 r
  data arrival time                                                                              491.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -491.97
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -29.27


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.73     372.73
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/clk (d04fyj03yd0b0)    42.73              0.00     372.73 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/o (d04fyj03yd0b0)   100.04              110.37     483.09 r
  check_ecc_alu0/data_rxc[15] (net)             2        11.35                          0.00     483.09 r
  check_ecc_alu0/data_rxc[15] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   483.09 r
  dout[15] (net)                                         11.35                          0.00     483.09 r
  dout[15] (out)                                                  100.04                4.52 &   487.61 r
  data arrival time                                                                              487.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -487.61
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -24.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[103] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.61     358.61
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/clk (d04fyj03nd0b0)    40.81             0.00     358.61 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/o (d04fyj03nd0b0)    37.81              71.68     430.29 r
  check_ecc_alu0/data_rxc[103] (net)            2         2.52                          0.00     430.29 r
  check_ecc_alu0/data_rxc[103] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.29 r
  n23880 (net)                                            2.52                          0.00     430.29 r
  U12190/a (d04bfn00lnud5)                                         37.81                1.17 &   431.46 r
  U12190/o (d04bfn00lnud5)                                         38.78               52.22 c   483.68 r
  dout[103] (net)                               1        10.19                          0.00     483.68 r
  dout[103] (out)                                                  38.98                3.16 c   486.85 r
  data arrival time                                                                              486.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -486.85
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -24.14


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[90] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.43     368.43
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/clk (d04fyj03nd0b0)    45.80              0.00     368.43 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/o (d04fyj03nd0b0)    36.65               71.90     440.34 r
  check_ecc_alu0/data_rxc[90] (net)             2         2.38                          0.00     440.34 r
  check_ecc_alu0/data_rxc[90] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   440.34 r
  n23884 (net)                                            2.38                          0.00     440.34 r
  U12170/a (d04bfn00ynub5)                                         36.65                0.48 &   440.82 r
  U12170/o (d04bfn00ynub5)                                         43.35               42.39 c   483.21 r
  dout[90] (net)                                1        10.17                          0.00     483.21 r
  dout[90] (out)                                                   43.56                3.13 c   486.35 r
  data arrival time                                                                              486.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -486.35
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -23.65


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.42     372.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/clk (d04fyj03yd0b0)    42.59               0.00     372.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/o (d04fyj03yd0b0)    107.82              106.62 c   479.04 r
  check_ecc_alu0/data_rxc[8] (net)              2        11.83                          0.00     479.04 r
  check_ecc_alu0/data_rxc[8] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   479.04 r
  dout[8] (net)                                          11.83                          0.00     479.04 r
  dout[8] (out)                                                   108.32                7.04 c   486.08 r
  data arrival time                                                                              486.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -486.08
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -23.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.68     372.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/clk (d04fyj03yd0b0)    42.71               0.00     372.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/o (d04fyj03yd0b0)    106.43              106.67 c   479.35 r
  check_ecc_alu0/data_rxc[3] (net)              2        11.72                          0.00     479.35 r
  check_ecc_alu0/data_rxc[3] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   479.35 r
  dout[3] (net)                                          11.72                          0.00     479.35 r
  dout[3] (out)                                                   106.62                6.01 c   485.36 r
  data arrival time                                                                              485.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -485.36
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -22.66


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[88] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.67     368.67
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/clk (d04fyj03yd0b0)    45.94              0.00     368.67 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/o (d04fyj03yd0b0)   100.01              110.98     479.65 r
  check_ecc_alu0/data_rxc[88] (net)             2        11.34                          0.00     479.65 r
  check_ecc_alu0/data_rxc[88] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   479.65 r
  dout[88] (net)                                         11.34                          0.00     479.65 r
  dout[88] (out)                                                  100.01                5.33 &   484.98 r
  data arrival time                                                                              484.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -484.98
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -22.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[26] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    367.00     367.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/clk (d04fyj03yd0b0)    45.46              0.00     367.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/o (d04fyj03yd0b0)   100.71              111.38     478.38 r
  check_ecc_alu0/data_rxc[26] (net)             2        11.43                          0.00     478.38 r
  check_ecc_alu0/data_rxc[26] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   478.38 r
  dout[26] (net)                                         11.43                          0.00     478.38 r
  dout[26] (out)                                                  100.71                6.11 &   484.49 r
  data arrival time                                                                              484.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -484.49
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -21.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[89] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.49     368.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/clk (d04fyj03yd0b0)    45.84              0.00     368.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/o (d04fyj03yd0b0)   108.21              109.31 c   477.80 r
  check_ecc_alu0/data_rxc[89] (net)             2        11.94                          0.00     477.80 r
  check_ecc_alu0/data_rxc[89] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   477.80 r
  dout[89] (net)                                         11.94                          0.00     477.80 r
  dout[89] (out)                                                  108.59                5.93 c   483.73 r
  data arrival time                                                                              483.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -483.73
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -21.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[39] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.65     368.65
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/clk (d04fyj03yd0b0)    45.92              0.00     368.65 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/o (d04fyj03yd0b0)    98.73              110.08     478.72 r
  check_ecc_alu0/data_rxc[39] (net)             2        11.18                          0.00     478.72 r
  check_ecc_alu0/data_rxc[39] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   478.72 r
  dout[39] (net)                                         11.18                          0.00     478.72 r
  dout[39] (out)                                                   98.73                4.51 &   483.23 r
  data arrival time                                                                              483.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -483.23
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -20.53


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[40] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.58     368.58
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/clk (d04fyj03yd0b0)    45.89              0.00     368.58 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/o (d04fyj03yd0b0)   108.17              109.31 c   477.89 r
  check_ecc_alu0/data_rxc[40] (net)             2        12.02                          0.00     477.89 r
  check_ecc_alu0/data_rxc[40] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   477.89 r
  dout[40] (net)                                         12.02                          0.00     477.89 r
  dout[40] (out)                                                  108.32                5.25 c   483.14 r
  data arrival time                                                                              483.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -483.14
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -20.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.64     364.64
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/clk (d04fyj03yd0b0)    41.15               0.00     364.64 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/o (d04fyj03yd0b0)    113.57              108.15 c   472.79 r
  check_ecc_alu0/data_rxc[7] (net)              2        12.39                          0.00     472.79 r
  check_ecc_alu0/data_rxc[7] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   472.79 r
  dout[7] (net)                                          12.39                          0.00     472.79 r
  dout[7] (out)                                                   114.20                9.45 c   482.24 r
  data arrival time                                                                              482.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -482.24
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -19.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[117] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.57     364.57
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/clk (d04fyj03yd0b0)    43.24             0.00     364.57 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/o (d04fyj03yd0b0)    31.14              57.42     421.99 r
  check_ecc_alu0/data_rxc[117] (net)            2         2.47                          0.00     421.99 r
  check_ecc_alu0/data_rxc[117] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   421.99 r
  n23874 (net)                                            2.47                          0.00     421.99 r
  U12569/a (d04bfn00nnub5)                                         31.14                0.86 &   422.86 r
  U12569/o (d04bfn00nnub5)                                         49.26               54.91     477.77 r
  dout[117] (net)                               1        10.14                          0.00     477.77 r
  dout[117] (out)                                                  49.26                2.93 &   480.70 r
  data arrival time                                                                              480.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -480.70
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -18.00


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    362.66     362.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/clk (d04fyj03yd0b0)    40.24              0.00     362.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/o (d04fyj03yd0b0)   114.64              107.31 c   469.97 r
  check_ecc_alu0/data_rxc[13] (net)             2        12.43                          0.00     469.97 r
  check_ecc_alu0/data_rxc[13] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   469.97 r
  dout[13] (net)                                         12.43                          0.00     469.97 r
  dout[13] (out)                                                  115.86               10.66 c   480.63 r
  data arrival time                                                                              480.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -480.63
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -17.93


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[113] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.37     365.37
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/clk (d04fyj03yd0b0)    44.91             0.00     365.37 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/o (d04fyj03yd0b0)    98.59             109.78     475.15 r
  check_ecc_alu0/data_rxc[113] (net)            2        11.16                          0.00     475.15 r
  check_ecc_alu0/data_rxc[113] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   475.15 r
  dout[113] (net)                                        11.16                          0.00     475.15 r
  dout[113] (out)                                                  98.59                4.72 &   479.87 r
  data arrival time                                                                              479.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -479.87
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -17.17


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[16] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.03     365.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/clk (d04fyj03nd0b0)    44.67              0.00     365.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/o (d04fyj03nd0b0)    33.69               68.86     433.89 r
  check_ecc_alu0/data_rxc[16] (net)             2         2.08                          0.00     433.89 r
  check_ecc_alu0/data_rxc[16] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   433.89 r
  n23915 (net)                                            2.08                          0.00     433.89 r
  U19903/a (d04bfn00yn0d0)                                         33.69                0.88 &   434.76 r
  U19903/o (d04bfn00yn0d0)                                         32.77               41.04 c   475.81 r
  dout[16] (net)                                1        10.29                          0.00     475.81 r
  dout[16] (out)                                                   33.31                3.82 c   479.62 r
  data arrival time                                                                              479.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -479.62
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -16.92


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[18] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    362.97     362.97
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/clk (d04fyj03yd0b0)    40.42              0.00     362.97 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/o (d04fyj03yd0b0)    39.39               59.52 c   422.49 r
  check_ecc_alu0/data_rxc[18] (net)             2         4.07                          0.00     422.49 r
  check_ecc_alu0/data_rxc[18] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   422.49 r
  n23913 (net)                                            4.07                          0.00     422.49 r
  U19914/a (d04bfn00lnud5)                                         39.44                0.98 c   423.47 r
  U19914/o (d04bfn00lnud5)                                         38.39               52.90 c   476.37 r
  dout[18] (net)                                1        10.15                          0.00     476.37 r
  dout[18] (out)                                                   38.62                2.81 c   479.18 r
  data arrival time                                                                              479.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -479.18
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -16.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[127] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.43     372.43
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/clk (d04fyj03yd0b0)    42.60             0.00     372.43 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/o (d04fyj03yd0b0)    43.83              62.77 c   435.21 r
  check_ecc_alu0/data_rxc[127] (net)            2         4.25                          0.00     435.21 r
  check_ecc_alu0/data_rxc[127] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   435.21 r
  n23864 (net)                                            4.25                          0.00     435.21 r
  U19954/a (d04bfn00nnud5)                                         44.61                1.72 c   436.93 r
  U19954/o (d04bfn00nnud5)                                         27.84               38.90 c   475.83 r
  dout[127] (net)                               1        10.12                          0.00     475.83 r
  dout[127] (out)                                                  28.23                2.99 c   478.82 r
  data arrival time                                                                              478.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -478.82
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -16.12


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[22] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.55     365.55
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/clk (d04fyj03yd0b0)    45.02              0.00     365.55 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/o (d04fyj03yd0b0)   105.51              107.19 c   472.74 r
  check_ecc_alu0/data_rxc[22] (net)             2        11.67                          0.00     472.74 r
  check_ecc_alu0/data_rxc[22] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   472.74 r
  dout[22] (net)                                         11.67                          0.00     472.74 r
  dout[22] (out)                                                  106.04                5.34 c   478.08 r
  data arrival time                                                                              478.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -478.08
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -15.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.42     365.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/clk (d04fyj03yd0b0)    44.94               0.00     365.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/o (d04fyj03yd0b0)    105.78              105.82 c   471.24 r
  check_ecc_alu0/data_rxc[0] (net)              2        11.58                          0.00     471.24 r
  check_ecc_alu0/data_rxc[0] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   471.24 r
  dout[0] (net)                                          11.58                          0.00     471.24 r
  dout[0] (out)                                                   106.26                6.77 c   478.01 r
  data arrival time                                                                              478.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -478.01
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -15.31


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[91] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.81     361.81
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/clk (d04fyj03yd0b0)    47.29              0.00     361.81 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/o (d04fyj03yd0b0)   109.82              108.20 c   470.02 r
  check_ecc_alu0/data_rxc[91] (net)             2        12.07                          0.00     470.02 r
  check_ecc_alu0/data_rxc[91] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   470.02 r
  dout[91] (net)                                         12.07                          0.00     470.02 r
  dout[91] (out)                                                  110.43                7.80 c   477.81 r
  data arrival time                                                                              477.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -477.81
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -15.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[24] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.26     365.26
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/clk (d04fyj03yd0b0)    44.83              0.00     365.26 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/o (d04fyj03yd0b0)   105.69              107.01 c   472.28 r
  check_ecc_alu0/data_rxc[24] (net)             2        11.70                          0.00     472.28 r
  check_ecc_alu0/data_rxc[24] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   472.28 r
  dout[24] (net)                                         11.70                          0.00     472.28 r
  dout[24] (out)                                                  106.04                5.52 c   477.80 r
  data arrival time                                                                              477.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -477.80
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -15.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[38] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.99     361.99
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/clk (d04fyj03yd0b0)    47.42              0.00     361.99 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/o (d04fyj03yd0b0)    99.33              110.79     472.78 r
  check_ecc_alu0/data_rxc[38] (net)             2        11.25                          0.00     472.78 r
  check_ecc_alu0/data_rxc[38] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   472.78 r
  dout[38] (net)                                         11.25                          0.00     472.78 r
  dout[38] (out)                                                   99.33                4.53 &   477.32 r
  data arrival time                                                                              477.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -477.32
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -14.62


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[92] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.86     361.86
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/clk (d04fyj03yd0b0)    47.33              0.00     361.86 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/o (d04fyj03yd0b0)    99.11              110.62     472.48 r
  check_ecc_alu0/data_rxc[92] (net)             2        11.22                          0.00     472.48 r
  check_ecc_alu0/data_rxc[92] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   472.48 r
  dout[92] (net)                                         11.22                          0.00     472.48 r
  dout[92] (out)                                                   99.11                4.67 &   477.15 r
  data arrival time                                                                              477.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -477.15
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -14.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[96] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.80     358.80
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/clk (d04fyj03yd0b0)    40.91              0.00     358.80 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/o (d04fyj03yd0b0)   101.24              110.85     469.65 r
  check_ecc_alu0/data_rxc[96] (net)             2        11.50                          0.00     469.65 r
  check_ecc_alu0/data_rxc[96] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   469.65 r
  dout[96] (net)                                         11.50                          0.00     469.65 r
  dout[96] (out)                                                  101.24                6.23 &   475.88 r
  data arrival time                                                                              475.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.88
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -13.18


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[37] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.91     361.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/clk (d04fyj03yd0b0)    47.36              0.00     361.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/o (d04fyj03yd0b0)   106.81              107.89 c   469.80 r
  check_ecc_alu0/data_rxc[37] (net)             2        11.77                          0.00     469.80 r
  check_ecc_alu0/data_rxc[37] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   469.80 r
  dout[37] (net)                                         11.77                          0.00     469.80 r
  dout[37] (out)                                                  107.17                6.04 c   475.84 r
  data arrival time                                                                              475.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.84
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -13.13


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[35] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.54     361.54
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/clk (d04fyj03nd0b0)    47.10              0.00     361.54 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/o (d04fyj03nd0b0)    34.23               69.99     431.53 r
  check_ecc_alu0/data_rxc[35] (net)             2         2.13                          0.00     431.53 r
  check_ecc_alu0/data_rxc[35] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   431.53 r
  n23904 (net)                                            2.13                          0.00     431.53 r
  U12306/a (d04bfn00yn0c5)                                         34.23                0.76 &   432.29 r
  U12306/o (d04bfn00yn0c5)                                         36.04               40.31 c   472.59 r
  dout[35] (net)                                1        10.19                          0.00     472.59 r
  dout[35] (out)                                                   36.39                3.19 c   475.78 r
  data arrival time                                                                              475.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.78
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -13.08


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[115] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.39     364.39
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/clk (d04fyj03yd0b0)    43.15             0.00     364.39 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/o (d04fyj03yd0b0)   103.89             105.24 c   469.64 r
  check_ecc_alu0/data_rxc[115] (net)            2        11.44                          0.00     469.64 r
  check_ecc_alu0/data_rxc[115] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   469.64 r
  dout[115] (net)                                        11.44                          0.00     469.64 r
  dout[115] (out)                                                 104.18                5.77 c   475.40 r
  data arrival time                                                                              475.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.40
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -12.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[32] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.82     361.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/clk (d04fyj03nd0b0)    47.30              0.00     361.82 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/o (d04fyj03nd0b0)    37.24               68.94 c   430.76 r
  check_ecc_alu0/data_rxc[32] (net)             2         2.80                          0.00     430.76 r
  check_ecc_alu0/data_rxc[32] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.76 r
  n23906 (net)                                            2.80                          0.00     430.76 r
  U19781/a (d04bfn00yd0c7)                                         37.27                0.68 c   431.44 r
  U19781/o (d04bfn00yd0c7)                                         34.65               40.56 c   471.99 r
  dout[32] (net)                                1        10.15                          0.00     471.99 r
  dout[32] (out)                                                   34.89                3.10 c   475.09 r
  data arrival time                                                                              475.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.09
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -12.39


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[97] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.91     361.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/clk (d04fyj03yd0b0)    47.36              0.00     361.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/o (d04fyj03yd0b0)   105.82              106.46 c   468.37 r
  check_ecc_alu0/data_rxc[97] (net)             2        11.60                          0.00     468.37 r
  check_ecc_alu0/data_rxc[97] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   468.37 r
  dout[97] (net)                                         11.60                          0.00     468.37 r
  dout[97] (out)                                                  106.19                6.71 c   475.08 r
  data arrival time                                                                              475.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -475.08
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -12.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[34] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.87     361.87
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/clk (d04fyj03nd0b0)    47.33              0.00     361.87 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/o (d04fyj03nd0b0)    32.34               68.19     430.06 r
  check_ecc_alu0/data_rxc[34] (net)             2         1.94                          0.00     430.06 r
  check_ecc_alu0/data_rxc[34] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.06 r
  n23905 (net)                                            1.94                          0.00     430.06 r
  U12304/a (d04bfn00yn0c5)                                         32.34                0.83 &   430.89 r
  U12304/o (d04bfn00yn0c5)                                         35.86               39.95 c   470.84 r
  dout[34] (net)                                1        10.15                          0.00     470.84 r
  dout[34] (out)                                                   36.18                3.10 c   473.94 r
  data arrival time                                                                              473.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -473.94
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -11.24


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[30] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.74     358.74
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/clk (d04fyj03yd0b0)    40.88              0.00     358.74 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/o (d04fyj03yd0b0)    99.78              109.82     468.57 r
  check_ecc_alu0/data_rxc[30] (net)             2        11.32                          0.00     468.57 r
  check_ecc_alu0/data_rxc[30] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   468.57 r
  dout[30] (net)                                         11.32                          0.00     468.57 r
  dout[30] (out)                                                   99.78                4.90 &   473.46 r
  data arrival time                                                                              473.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -473.46
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -10.76


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[101] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.59     358.59
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/clk (d04fyj03yd0b0)    40.81             0.00     358.59 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/o (d04fyj03yd0b0)   110.08             106.53 c   465.12 r
  check_ecc_alu0/data_rxc[101] (net)            2        12.06                          0.00     465.12 r
  check_ecc_alu0/data_rxc[101] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   465.12 r
  dout[101] (net)                                        12.06                          0.00     465.12 r
  dout[101] (out)                                                 110.68                8.07 c   473.20 r
  data arrival time                                                                              473.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -473.20
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -10.50


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.23     365.23
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/clk (d04fyj03nd0b0)    44.81               0.00     365.23 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/o (d04fyj03nd0b0)     29.61               64.89     430.13 r
  check_ecc_alu0/data_rxc[1] (net)              2         1.68                          0.00     430.13 r
  check_ecc_alu0/data_rxc[1] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.13 r
  n23925 (net)                                            1.68                          0.00     430.13 r
  U19824/a (d04bfn00yn0c5)                                         29.61                0.53 &   430.66 r
  U19824/o (d04bfn00yn0c5)                                         35.74               39.54 c   470.19 r
  dout[1] (net)                                 1        10.13                          0.00     470.19 r
  dout[1] (out)                                                    35.97                2.98 c   473.17 r
  data arrival time                                                                              473.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -473.17
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -10.47


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[31] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.45     358.45
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/clk (d04fyj03yd0b0)    40.73              0.00     358.45 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/o (d04fyj03yd0b0)    32.54               55.04 c   413.49 r
  check_ecc_alu0/data_rxc[31] (net)             2         3.02                          0.00     413.49 r
  check_ecc_alu0/data_rxc[31] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   413.49 r
  n23907 (net)                                            3.02                          0.00     413.49 r
  U12313/a (d04bfn00nnub5)                                         32.56                0.58 c   414.06 r
  U12313/o (d04bfn00nnub5)                                         49.55               55.42     469.48 r
  dout[31] (net)                                1        10.20                          0.00     469.48 r
  dout[31] (out)                                                   49.55                3.23 &   472.71 r
  data arrival time                                                                              472.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -472.71
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -10.01


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[102] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.53     358.53
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/clk (d04fyj03yd0b0)    40.78             0.00     358.53 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/o (d04fyj03yd0b0)   108.62             106.12 c   464.65 r
  check_ecc_alu0/data_rxc[102] (net)            2        11.88                          0.00     464.65 r
  check_ecc_alu0/data_rxc[102] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   464.65 r
  dout[102] (net)                                        11.88                          0.00     464.65 r
  dout[102] (out)                                                 109.13                7.63 c   472.29 r
  data arrival time                                                                              472.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -472.29
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -9.59


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.66     372.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/clk (d04fyj03yd0b0)    42.70               0.00     372.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/o (d04fyj03yd0b0)     29.87               56.23     428.90 r
  check_ecc_alu0/data_rxc[4] (net)              2         2.30                          0.00     428.90 r
  check_ecc_alu0/data_rxc[4] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   428.90 r
  n23923 (net)                                            2.30                          0.00     428.90 r
  U19846/a (d04bfn00yn0c5)                                         29.87                0.60 &   429.50 r
  U19846/o (d04bfn00yn0c5)                                         36.06               39.52 c   469.02 r
  dout[4] (net)                                 1        10.18                          0.00     469.02 r
  dout[4] (out)                                                    36.35                3.26 c   472.27 r
  data arrival time                                                                              472.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -472.27
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -9.57


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[41] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    368.68     368.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/clk (d04fyj03nd0c0)    45.95              0.00     368.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/o (d04fyj03nd0c0)    66.67               97.21 c   465.90 r
  check_ecc_alu0/data_rxc[41] (net)             2        11.54                          0.00     465.90 r
  check_ecc_alu0/data_rxc[41] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   465.90 r
  dout[41] (net)                                         11.54                          0.00     465.90 r
  dout[41] (out)                                                   67.07                4.61 c   470.50 r
  data arrival time                                                                              470.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -470.50
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -7.80


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[29] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.79     358.79
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/clk (d04fyj03yd0b0)    40.90              0.00     358.79 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/o (d04fyj03yd0b0)   105.10              106.45 c   465.24 r
  check_ecc_alu0/data_rxc[29] (net)             2        11.65                          0.00     465.24 r
  check_ecc_alu0/data_rxc[29] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   465.24 r
  dout[29] (net)                                         11.65                          0.00     465.24 r
  dout[29] (out)                                                  105.70                5.00 c   470.24 r
  data arrival time                                                                              470.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -470.24
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -7.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[120] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.37     372.37
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/clk (d04fyj03yd0b0)    42.57             0.00     372.37 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/o (d04fyj03yd0b0)    38.71              60.19 c   432.56 r
  check_ecc_alu0/data_rxc[120] (net)            2         3.87                          0.00     432.56 r
  check_ecc_alu0/data_rxc[120] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   432.56 r
  n23871 (net)                                            3.87                          0.00     432.56 r
  U19966/a (d04bfn00yn0e0)                                         38.75                2.00 c   434.56 r
  U19966/o (d04bfn00yn0e0)                                         24.51               32.68 c   467.24 r
  dout[120] (net)                               1        10.14                          0.00     467.24 r
  dout[120] (out)                                                  24.96                2.84 c   470.08 r
  data arrival time                                                                              470.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -470.08
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -7.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[72] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.04     346.04
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/clk (d04fyj03yd0b0)    47.30              0.00     346.04 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/o (d04fyj03yd0b0)    42.98               62.58 c   408.62 r
  check_ecc_alu0/data_rxc[72] (net)             2         4.13                          0.00     408.62 r
  check_ecc_alu0/data_rxc[72] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   408.62 r
  n23889 (net)                                            4.13                          0.00     408.62 r
  U19973/a (d04bfn00lnud5)                                         43.94                3.94 c   412.56 r
  U19973/o (d04bfn00lnud5)                                         38.78               54.31 c   466.87 r
  dout[72] (net)                                1        10.18                          0.00     466.87 r
  dout[72] (out)                                                   39.02                3.13 c   470.01 r
  data arrival time                                                                              470.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -470.01
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -7.31


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[54] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.25     345.25
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/clk (d04fyj03yd0b0)    45.88              0.00     345.25 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/o (d04fyj03yd0b0)    29.31               56.25     401.49 r
  check_ecc_alu0/data_rxc[54] (net)             2         2.23                          0.00     401.49 r
  check_ecc_alu0/data_rxc[54] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   401.49 r
  n23901 (net)                                            2.23                          0.00     401.49 r
  U12293/a (d04bfn00wnud5)                                         29.31                0.42 &   401.91 r
  U12293/o (d04bfn00wnud5)                                         43.65               64.86     466.76 r
  dout[54] (net)                                1        10.13                          0.00     466.76 r
  dout[54] (out)                                                   43.65                2.89 &   469.65 r
  data arrival time                                                                              469.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -469.65
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -6.95


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.03     363.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/clk (d04fyj03yd0b0)    40.45              0.00     363.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/o (d04fyj03yd0b0)    37.84               59.51 c   422.54 r
  check_ecc_alu0/data_rxc[10] (net)             2         3.71                          0.00     422.54 r
  check_ecc_alu0/data_rxc[10] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   422.54 r
  n23919 (net)                                            3.71                          0.00     422.54 r
  U19817/a (d04bfn00yn0c5)                                         37.90                2.38 c   424.92 r
  U19817/o (d04bfn00yn0c5)                                         36.42               40.96 c   465.88 r
  dout[10] (net)                                1        10.25                          0.00     465.88 r
  dout[10] (out)                                                   36.68                3.36 c   469.24 r
  data arrival time                                                                              469.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -469.24
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -6.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.53     372.53
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/clk (d04fyj03yd0b0)    42.64               0.00     372.53 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/o (d04fyj03yd0b0)     38.35               59.89 c   432.42 r
  check_ecc_alu0/data_rxc[9] (net)              2         3.83                          0.00     432.42 r
  check_ecc_alu0/data_rxc[9] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   432.42 r
  n23920 (net)                                            3.83                          0.00     432.42 r
  U12289/a (d04bfn00yn0e0)                                         38.39                0.80 c   433.21 r
  U12289/o (d04bfn00yn0e0)                                         25.11               32.40 c   465.61 r
  dout[9] (net)                                 1        10.28                          0.00     465.61 r
  dout[9] (out)                                                    25.85                3.63 c   469.24 r
  data arrival time                                                                              469.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -469.24
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -6.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[61] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.34     345.34
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/clk (d04fyj03yd0b0)    45.92              0.00     345.34 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/o (d04fyj03yd0b0)    40.19               60.46 c   405.79 r
  check_ecc_alu0/data_rxc[61] (net)             2         4.24                          0.00     405.79 r
  check_ecc_alu0/data_rxc[61] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   405.79 r
  n23899 (net)                                            4.24                          0.00     405.79 r
  U12291/a (d04bfn00ld0h0)                                         40.23                0.88 c   406.67 r
  U12291/o (d04bfn00ld0h0)                                         31.56               59.47 c   466.14 r
  dout[61] (net)                                1        10.12                          0.00     466.14 r
  dout[61] (out)                                                   31.83                2.99 c   469.13 r
  data arrival time                                                                              469.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -469.13
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -6.42


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[20] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.38     372.38
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/clk (d04fyj03yd0b0)    42.57              0.00     372.38 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/o (d04fyj03yd0b0)    25.73               52.28     424.66 r
  check_ecc_alu0/data_rxc[20] (net)             2         1.81                          0.00     424.66 r
  check_ecc_alu0/data_rxc[20] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   424.66 r
  n23911 (net)                                            1.81                          0.00     424.66 r
  U19871/a (d04bfn00yn0c5)                                         25.73                1.80 &   426.46 r
  U19871/o (d04bfn00yn0c5)                                         36.14               38.89 c   465.35 r
  dout[20] (net)                                1        10.24                          0.00     465.35 r
  dout[20] (out)                                                   36.51                3.30 c   468.65 r
  data arrival time                                                                              468.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -468.65
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -5.95


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[17] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.42     372.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/clk (d04fyj03yd0b0)    42.59              0.00     372.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/o (d04fyj03yd0b0)    26.36               52.88     425.29 r
  check_ecc_alu0/data_rxc[17] (net)             2         1.88                          0.00     425.29 r
  check_ecc_alu0/data_rxc[17] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   425.29 r
  n23914 (net)                                            1.88                          0.00     425.29 r
  U19913/a (d04bfn00yn0c5)                                         26.36                0.97 &   426.26 r
  U19913/o (d04bfn00yn0c5)                                         35.66               38.99 c   465.25 r
  dout[17] (net)                                1        10.13                          0.00     465.25 r
  dout[17] (out)                                                   35.86                2.93 c   468.18 r
  data arrival time                                                                              468.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -468.18
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -5.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[28] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.66     358.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/clk (d04fyj03nd0b0)    40.84              0.00     358.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/o (d04fyj03nd0b0)    38.20               72.03     430.69 r
  check_ecc_alu0/data_rxc[28] (net)             2         2.56                          0.00     430.69 r
  check_ecc_alu0/data_rxc[28] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.69 r
  n23908 (net)                                            2.56                          0.00     430.69 r
  U12308/a (d04bfn00yn0e0)                                         38.20                1.10 &   431.78 r
  U12308/o (d04bfn00yn0e0)                                         24.48               32.44 c   464.22 r
  dout[28] (net)                                1        10.10                          0.00     464.22 r
  dout[28] (out)                                                   24.96                2.99 c   467.22 r
  data arrival time                                                                              467.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -467.22
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -4.52


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[124] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.37     372.37
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/clk (d04fyj03yd0b0)    42.57             0.00     372.37 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/o (d04fyj03yd0b0)    24.11              50.74     423.10 r
  check_ecc_alu0/data_rxc[124] (net)            2         1.62                          0.00     423.10 r
  check_ecc_alu0/data_rxc[124] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   423.10 r
  n23867 (net)                                            1.62                          0.00     423.10 r
  U19923/a (d04bfn00yd0c7)                                         24.11                0.33 &   423.43 r
  U19923/o (d04bfn00yd0c7)                                         37.70               38.01 c   461.44 r
  dout[124] (net)                               1        10.81                          0.00     461.44 r
  dout[124] (out)                                                  38.63                5.76 c   467.20 r
  data arrival time                                                                              467.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -467.20
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -4.50


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[56] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.18     346.18
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/clk (d04fyj03yd0b0)    47.38              0.00     346.18 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/o (d04fyj03yd0b0)    36.27               62.59     408.77 r
  check_ecc_alu0/data_rxc[56] (net)             2         3.13                          0.00     408.77 r
  check_ecc_alu0/data_rxc[56] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   408.77 r
  n23900 (net)                                            3.13                          0.00     408.77 r
  U12296/a (d04bfn00lnud5)                                         36.27                3.13 &   411.90 r
  U12296/o (d04bfn00lnud5)                                         38.91               51.59 c   463.49 r
  dout[56] (net)                                1        10.20                          0.00     463.49 r
  dout[56] (out)                                                   39.11                3.38 c   466.87 r
  data arrival time                                                                              466.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -466.87
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -4.17


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[111] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.62     364.62
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/clk (d04fyj03nd0c0)    43.27             0.00     364.62 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/o (d04fyj03nd0c0)    68.39              95.31 c   459.93 r
  check_ecc_alu0/data_rxc[111] (net)            2        11.70                          0.00     459.93 r
  check_ecc_alu0/data_rxc[111] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   459.93 r
  dout[111] (net)                                        11.70                          0.00     459.93 r
  dout[111] (out)                                                  69.22                6.86 c   466.80 r
  data arrival time                                                                              466.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -466.80
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -4.10


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[110] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.56     364.56
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/clk (d04fyj03nd0c0)    43.24             0.00     364.56 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/o (d04fyj03nd0c0)    67.45              96.62 c   461.19 r
  check_ecc_alu0/data_rxc[110] (net)            2        11.60                          0.00     461.19 r
  check_ecc_alu0/data_rxc[110] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   461.19 r
  dout[110] (net)                                        11.60                          0.00     461.19 r
  dout[110] (out)                                                  67.96                5.23 c   466.41 r
  data arrival time                                                                              466.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -466.41
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.71


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[106] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.68     364.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/clk (d04fyj03nd0c0)    43.30             0.00     364.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/o (d04fyj03nd0c0)    66.97              96.64 c   461.32 r
  check_ecc_alu0/data_rxc[106] (net)            2        11.53                          0.00     461.32 r
  check_ecc_alu0/data_rxc[106] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   461.32 r
  dout[106] (net)                                        11.53                          0.00     461.32 r
  dout[106] (out)                                                  67.36                5.00 c   466.32 r
  data arrival time                                                                              466.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -466.32
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.62


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[109] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.70     364.70
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/clk (d04fyj03nd0c0)    43.31             0.00     364.70 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/o (d04fyj03nd0c0)    66.96              96.41 c   461.11 r
  check_ecc_alu0/data_rxc[109] (net)            2        11.51                          0.00     461.11 r
  check_ecc_alu0/data_rxc[109] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   461.11 r
  dout[109] (net)                                        11.51                          0.00     461.11 r
  dout[109] (out)                                                  67.51                5.07 c   466.18 r
  data arrival time                                                                              466.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -466.18
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[93] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.77     361.77
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/clk (d04fyj03nd0c0)    47.26              0.00     361.77 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/o (d04fyj03nd0c0)    69.37               96.87 c   458.65 r
  check_ecc_alu0/data_rxc[93] (net)             2        11.88                          0.00     458.65 r
  check_ecc_alu0/data_rxc[93] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   458.65 r
  dout[93] (net)                                         11.88                          0.00     458.65 r
  dout[93] (out)                                                   70.36                7.24 c   465.88 r
  data arrival time                                                                              465.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -465.88
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.18


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[107] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.77     364.77
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/clk (d04fyj03nd0c0)    43.34             0.00     364.77 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/o (d04fyj03nd0c0)    66.16              96.54 c   461.31 r
  check_ecc_alu0/data_rxc[107] (net)            2        11.40                          0.00     461.31 r
  check_ecc_alu0/data_rxc[107] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   461.31 r
  dout[107] (net)                                        11.40                          0.00     461.31 r
  dout[107] (out)                                                  66.49                4.45 c   465.77 r
  data arrival time                                                                              465.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -465.77
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[70] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.31     345.31
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/clk (d04fyj03yd0b0)    45.91              0.00     345.31 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/o (d04fyj03yd0b0)    37.71               60.52 c   405.82 r
  check_ecc_alu0/data_rxc[70] (net)             2         3.66                          0.00     405.82 r
  check_ecc_alu0/data_rxc[70] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   405.82 r
  n23890 (net)                                            3.66                          0.00     405.82 r
  U12249/a (d04bfn00nn0d0)                                         37.75                3.05 c   408.88 r
  U12249/o (d04bfn00nn0d0)                                         38.53               53.23 c   462.11 r
  dout[70] (net)                                1        10.25                          0.00     462.11 r
  dout[70] (out)                                                   38.83                3.22 c   465.33 r
  data arrival time                                                                              465.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -465.33
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.63


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[83] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.38     345.38
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/clk (d04fyj03yd0b0)    45.94              0.00     345.38 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/o (d04fyj03yd0b0)   115.40              108.73 c   454.11 r
  check_ecc_alu0/data_rxc[83] (net)             2        12.52                          0.00     454.11 r
  check_ecc_alu0/data_rxc[83] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   454.11 r
  dout[83] (net)                                         12.52                          0.00     454.11 r
  dout[83] (out)                                                  116.80               11.17 c   465.28 r
  data arrival time                                                                              465.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -465.28
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.58


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[125] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.07     365.07
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/clk (d04fyj03yd0b0)    44.70             0.00     365.07 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/o (d04fyj03yd0b0)    29.57              56.29     421.35 r
  check_ecc_alu0/data_rxc[125] (net)            2         2.26                          0.00     421.35 r
  check_ecc_alu0/data_rxc[125] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   421.35 r
  n23866 (net)                                            2.26                          0.00     421.35 r
  U19943/a (d04bfn00yn0c5)                                         29.57                0.98 &   422.33 r
  U19943/o (d04bfn00yn0c5)                                         36.06               39.47 c   461.80 r
  dout[125] (net)                               1        10.18                          0.00     461.80 r
  dout[125] (out)                                                  36.36                3.26 c   465.06 r
  data arrival time                                                                              465.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -465.06
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.36


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[108] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.68     364.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/clk (d04fyj03nd0c0)    43.30             0.00     364.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/o (d04fyj03nd0c0)    65.63              96.06 c   460.74 r
  check_ecc_alu0/data_rxc[108] (net)            2        11.40                          0.00     460.74 r
  check_ecc_alu0/data_rxc[108] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   460.74 r
  dout[108] (net)                                        11.40                          0.00     460.74 r
  dout[108] (out)                                                  65.75                4.00 c   464.75 r
  data arrival time                                                                              464.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.75
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.05


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[112] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.36     365.36
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/clk (d04fyj03yd0b0)    44.90             0.00     365.36 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/o (d04fyj03yd0b0)    28.24              55.06     420.42 r
  check_ecc_alu0/data_rxc[112] (net)            2         2.10                          0.00     420.42 r
  check_ecc_alu0/data_rxc[112] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   420.42 r
  n23877 (net)                                            2.10                          0.00     420.42 r
  U12140/a (d04bfn00yn0c5)                                         28.24                1.95 &   422.37 r
  U12140/o (d04bfn00yn0c5)                                         35.74               39.32 c   461.69 r
  dout[112] (net)                               1        10.14                          0.00     461.69 r
  dout[112] (out)                                                  36.00                2.98 c   464.67 r
  data arrival time                                                                              464.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.67
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.97


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.08     363.08
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/clk (d04fyj03yd0b0)    40.48              0.00     363.08 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/o (d04fyj03yd0b0)    29.99               55.94     419.02 r
  check_ecc_alu0/data_rxc[11] (net)             2         2.33                          0.00     419.02 r
  check_ecc_alu0/data_rxc[11] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   419.02 r
  n23918 (net)                                            2.33                          0.00     419.02 r
  U19818/a (d04bfn00yn0c5)                                         29.99                2.36 &   421.38 r
  U19818/o (d04bfn00yn0c5)                                         36.63               39.49 c   460.87 r
  dout[11] (net)                                1        10.27                          0.00     460.87 r
  dout[11] (out)                                                   37.05                3.72 c   464.59 r
  data arrival time                                                                              464.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.59
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[126] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    372.39     372.39
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/clk (d04fyj03yd0c0)    42.58             0.00     372.39 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/o (d04fyj03yd0c0)    21.36              50.33 c   422.72 r
  check_ecc_alu0/data_rxc[126] (net)            2         2.98                          0.00     422.72 r
  check_ecc_alu0/data_rxc[126] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   422.72 r
  n23865 (net)                                            2.98                          0.00     422.72 r
  U19945/a (d04bfn00yn0c5)                                         21.40                0.64 c   423.36 r
  U19945/o (d04bfn00yn0c5)                                         35.74               38.19 c   461.55 r
  dout[126] (net)                               1        10.17                          0.00     461.55 r
  dout[126] (out)                                                  35.91                2.95 c   464.50 r
  data arrival time                                                                              464.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.50
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.80


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[98] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.56     361.56
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/clk (d04fyj03nd0c0)    47.11              0.00     361.56 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/o (d04fyj03nd0c0)    67.22               97.65 c   459.21 r
  check_ecc_alu0/data_rxc[98] (net)             2        11.52                          0.00     459.21 r
  check_ecc_alu0/data_rxc[98] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   459.21 r
  dout[98] (net)                                         11.52                          0.00     459.21 r
  dout[98] (out)                                                   67.58                5.22 c   464.43 r
  data arrival time                                                                              464.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.43
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.73


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[116] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.57     364.57
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/clk (d04fyj03yd0b0)    43.24             0.00     364.57 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/o (d04fyj03yd0b0)    26.74              53.35     417.92 r
  check_ecc_alu0/data_rxc[116] (net)            2         1.93                          0.00     417.92 r
  check_ecc_alu0/data_rxc[116] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   417.92 r
  n23875 (net)                                            1.93                          0.00     417.92 r
  U20355/a (d04bfn00ynub5)                                         26.74                0.51 &   418.43 r
  U20355/o (d04bfn00ynub5)                                         45.96               40.66 c   459.09 r
  dout[116] (net)                               1        10.52                          0.00     459.09 r
  dout[116] (out)                                                  46.54                5.32 c   464.41 r
  data arrival time                                                                              464.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.41
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.71


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[52] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.13     346.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/clk (d04fyj03yd0b0)    47.35              0.00     346.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/o (d04fyj03yd0b0)    39.88               61.16 c   407.29 r
  check_ecc_alu0/data_rxc[52] (net)             2         4.11                          0.00     407.29 r
  check_ecc_alu0/data_rxc[52] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   407.29 r
  n23902 (net)                                            4.11                          0.00     407.29 r
  U19799/a (d04bfn00lnud5)                                         39.91                0.76 c   408.05 r
  U19799/o (d04bfn00lnud5)                                         38.83               52.97 c   461.01 r
  dout[52] (net)                                1        10.20                          0.00     461.01 r
  dout[52] (out)                                                   38.98                3.18 c   464.19 r
  data arrival time                                                                              464.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.19
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.49


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[105] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.76     364.76
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/clk (d04fyj03yd0b0)    43.34             0.00     364.76 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/o (d04fyj03yd0b0)    28.65              55.18     419.94 r
  check_ecc_alu0/data_rxc[105] (net)            2         2.16                          0.00     419.94 r
  check_ecc_alu0/data_rxc[105] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   419.94 r
  n23878 (net)                                            2.16                          0.00     419.94 r
  U12161/a (d04bfn00yn0c5)                                         28.65                1.69 &   421.64 r
  U12161/o (d04bfn00yn0c5)                                         35.87               39.34 c   460.98 r
  dout[105] (net)                               1        10.15                          0.00     460.98 r
  dout[105] (out)                                                  36.09                3.09 c   464.07 r
  data arrival time                                                                              464.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.07
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[75] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.44     345.44
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/clk (d04fyj03yd0b0)    45.98              0.00     345.44 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/o (d04fyj03yd0b0)   102.52              112.75     458.19 r
  check_ecc_alu0/data_rxc[75] (net)             2        11.66                          0.00     458.19 r
  check_ecc_alu0/data_rxc[75] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   458.19 r
  dout[75] (net)                                         11.66                          0.00     458.19 r
  dout[75] (out)                                                  102.52                5.86 &   464.05 r
  data arrival time                                                                              464.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -464.05
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.35


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[55] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.51     346.51
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/clk (d04fyj03yd0b0)    47.57              0.00     346.51 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/o (d04fyj03yd0b0)   101.54              112.37     458.88 r
  check_ecc_alu0/data_rxc[55] (net)             2        11.53                          0.00     458.88 r
  check_ecc_alu0/data_rxc[55] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   458.88 r
  dout[55] (net)                                         11.53                          0.00     458.88 r
  dout[55] (out)                                                  101.54                4.91 &   463.79 r
  data arrival time                                                                              463.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.79
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.05     363.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/clk (d04fyj03yd0b0)    40.46              0.00     363.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/o (d04fyj03yd0b0)    33.45               55.84 c   418.89 r
  check_ecc_alu0/data_rxc[12] (net)             2         3.13                          0.00     418.89 r
  check_ecc_alu0/data_rxc[12] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   418.89 r
  n23917 (net)                                            3.13                          0.00     418.89 r
  U19881/a (d04bfn00yn0c5)                                         33.49                1.43 c   420.32 r
  U19881/o (d04bfn00yn0c5)                                         35.86               40.25 c   460.57 r
  dout[12] (net)                                1        10.18                          0.00     460.57 r
  dout[12] (out)                                                   36.19                3.02 c   463.59 r
  data arrival time                                                                              463.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.59
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.56     365.56
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/clk (d04fyj03yd0b0)    45.03               0.00     365.56 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/o (d04fyj03yd0b0)     27.76               54.62     420.18 r
  check_ecc_alu0/data_rxc[2] (net)              2         2.04                          0.00     420.18 r
  check_ecc_alu0/data_rxc[2] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   420.18 r
  n23924 (net)                                            2.04                          0.00     420.18 r
  U19825/a (d04bfn00yn0c5)                                         27.76                0.81 &   420.99 r
  U19825/o (d04bfn00yn0c5)                                         36.25               39.22 c   460.21 r
  dout[2] (net)                                 1        10.25                          0.00     460.21 r
  dout[2] (out)                                                    36.63                3.37 c   463.58 r
  data arrival time                                                                              463.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.58
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.88


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[57] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.04     346.04
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/clk (d04fyj03yd0b0)    47.30              0.00     346.04 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/o (d04fyj03yd0b0)   111.62              110.84 c   456.88 r
  check_ecc_alu0/data_rxc[57] (net)             2        12.33                          0.00     456.88 r
  check_ecc_alu0/data_rxc[57] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   456.88 r
  dout[57] (net)                                         12.33                          0.00     456.88 r
  dout[57] (out)                                                  111.93                6.66 c   463.54 r
  data arrival time                                                                              463.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.54
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.84


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[74] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.54     346.54
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/clk (d04fyj03yd0b0)    47.58              0.00     346.54 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/o (d04fyj03yd0b0)   100.35              111.54     458.08 r
  check_ecc_alu0/data_rxc[74] (net)             2        11.38                          0.00     458.08 r
  check_ecc_alu0/data_rxc[74] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   458.08 r
  dout[74] (net)                                         11.38                          0.00     458.08 r
  dout[74] (out)                                                  100.35                5.45 &   463.53 r
  data arrival time                                                                              463.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.53
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.83


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[104] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.59     358.59
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/clk (d04fyj03nd0b0)    40.80             0.00     358.59 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/o (d04fyj03nd0b0)    28.16              62.51     421.10 r
  check_ecc_alu0/data_rxc[104] (net)            2         1.55                          0.00     421.10 r
  check_ecc_alu0/data_rxc[104] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   421.10 r
  n23879 (net)                                            1.55                          0.00     421.10 r
  U12217/a (d04bfn00yd0c7)                                         28.16                0.30 &   421.40 r
  U12217/o (d04bfn00yd0c7)                                         34.52               39.02 c   460.41 r
  dout[104] (net)                               1        10.18                          0.00     460.41 r
  dout[104] (out)                                                  34.87                3.08 c   463.49 r
  data arrival time                                                                              463.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.49
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[119] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.35     365.35
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/clk (d04fyj03yd0b0)    44.89             0.00     365.35 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/o (d04fyj03yd0b0)    27.87              54.70     420.05 r
  check_ecc_alu0/data_rxc[119] (net)            2         2.06                          0.00     420.05 r
  check_ecc_alu0/data_rxc[119] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   420.05 r
  n23872 (net)                                            2.06                          0.00     420.05 r
  U19921/a (d04bfn00yn0c5)                                         27.87                0.88 &   420.93 r
  U19921/o (d04bfn00yn0c5)                                         35.97               39.20 c   460.14 r
  dout[119] (net)                               1        10.19                          0.00     460.14 r
  dout[119] (out)                                                  36.34                3.23 c   463.37 r
  data arrival time                                                                              463.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.37
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.67


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[19] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.13     363.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/clk (d04fyj03yd0b0)    40.51              0.00     363.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/o (d04fyj03yd0b0)    27.99               54.07     417.20 r
  check_ecc_alu0/data_rxc[19] (net)             2         2.09                          0.00     417.20 r
  check_ecc_alu0/data_rxc[19] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   417.20 r
  n23912 (net)                                            2.09                          0.00     417.20 r
  U19866/a (d04bfn00yn0c5)                                         27.99                3.20 &   420.40 r
  U19866/o (d04bfn00yn0c5)                                         36.69               39.14 c   459.53 r
  dout[19] (net)                                1        10.29                          0.00     459.53 r
  dout[19] (out)                                                   37.05                3.76 c   463.30 r
  data arrival time                                                                              463.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.30
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.60


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[49] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.41     345.41
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/clk (d04fyj03yd0b0)    45.96              0.00     345.41 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/o (d04fyj03yd0b0)   101.85              112.27     457.68 r
  check_ecc_alu0/data_rxc[49] (net)             2        11.57                          0.00     457.68 r
  check_ecc_alu0/data_rxc[49] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   457.68 r
  dout[49] (net)                                         11.57                          0.00     457.68 r
  dout[49] (out)                                                  101.85                5.55 &   463.24 r
  data arrival time                                                                              463.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.24
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[25] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.59     364.59
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/clk (d04fyj03yd0b0)    43.25              0.00     364.59 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/o (d04fyj03yd0b0)    28.88               55.38     419.97 r
  check_ecc_alu0/data_rxc[25] (net)             2         2.18                          0.00     419.97 r
  check_ecc_alu0/data_rxc[25] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   419.97 r
  n23909 (net)                                            2.18                          0.00     419.97 r
  U20344/a (d04bfn00yn0c5)                                         28.88                0.58 &   420.55 r
  U20344/o (d04bfn00yn0c5)                                         36.04               39.38 c   459.93 r
  dout[25] (net)                                1        10.18                          0.00     459.93 r
  dout[25] (out)                                                   36.30                3.21 c   463.14 r
  data arrival time                                                                              463.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -463.14
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[118] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.73     364.73
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/clk (d04fyj03yd0b0)    43.32             0.00     364.73 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/o (d04fyj03yd0b0)    28.14              54.69     419.42 r
  check_ecc_alu0/data_rxc[118] (net)            2         2.10                          0.00     419.42 r
  check_ecc_alu0/data_rxc[118] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   419.42 r
  n23873 (net)                                            2.10                          0.00     419.42 r
  U20395/a (d04bfn00yn0c5)                                         28.14                0.63 &   420.06 r
  U20395/o (d04bfn00yn0c5)                                         36.11               39.29 c   459.35 r
  dout[118] (net)                               1        10.22                          0.00     459.35 r
  dout[118] (out)                                                  36.45                3.28 c   462.62 r
  data arrival time                                                                              462.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -462.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.08


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[53] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.16     346.16
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/clk (d04fyj03yd0b0)    47.37              0.00     346.16 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/o (d04fyj03yd0b0)   110.40              109.00 c   455.17 r
  check_ecc_alu0/data_rxc[53] (net)             2        12.10                          0.00     455.17 r
  check_ecc_alu0/data_rxc[53] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   455.17 r
  dout[53] (net)                                         12.10                          0.00     455.17 r
  dout[53] (out)                                                  110.73                7.44 c   462.60 r
  data arrival time                                                                              462.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -462.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.10


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[50] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.47     345.47
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/clk (d04fyj03yd0b0)    46.00              0.00     345.47 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/o (d04fyj03yd0b0)   100.68              111.46     456.93 r
  check_ecc_alu0/data_rxc[50] (net)             2        11.42                          0.00     456.93 r
  check_ecc_alu0/data_rxc[50] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   456.93 r
  dout[50] (net)                                         11.42                          0.00     456.93 r
  dout[50] (out)                                                  100.68                5.66 &   462.59 r
  data arrival time                                                                              462.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -462.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[121] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.82     363.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/clk (d04fyj03yd0b0)    40.86             0.00     363.82 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/o (d04fyj03yd0b0)    36.93              57.66 c   421.48 r
  check_ecc_alu0/data_rxc[121] (net)            2         3.73                          0.00     421.48 r
  check_ecc_alu0/data_rxc[121] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   421.48 r
  n23870 (net)                                            3.73                          0.00     421.48 r
  U12277/a (d04bfn00nnue3)                                         36.95                0.67 c   422.15 r
  U12277/o (d04bfn00nnue3)                                         24.18               37.04 c   459.19 r
  dout[121] (net)                               1        10.15                          0.00     459.19 r
  dout[121] (out)                                                  24.64                2.99 c   462.18 r
  data arrival time                                                                              462.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -462.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.52


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[95] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.85     361.85
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/clk (d04fyj03yd0b0)    47.32              0.00     361.85 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/o (d04fyj03yd0b0)    29.78               56.95     418.80 r
  check_ecc_alu0/data_rxc[95] (net)             2         2.28                          0.00     418.80 r
  check_ecc_alu0/data_rxc[95] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   418.80 r
  n23882 (net)                                            2.28                          0.00     418.80 r
  U12184/a (d04bfn00yn0c5)                                         29.78                0.48 &   419.27 r
  U12184/o (d04bfn00yn0c5)                                         35.95               39.65 c   458.92 r
  dout[95] (net)                                1        10.19                          0.00     458.92 r
  dout[95] (out)                                                   36.19                3.03 c   461.95 r
  data arrival time                                                                              461.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.75


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[59] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.04     345.04
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/clk (d04fyj03yd0b0)    45.79              0.00     345.04 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/o (d04fyj03yd0b0)   100.03              110.97     456.01 r
  check_ecc_alu0/data_rxc[59] (net)             2        11.34                          0.00     456.01 r
  check_ecc_alu0/data_rxc[59] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   456.01 r
  dout[59] (net)                                         11.34                          0.00     456.01 r
  dout[59] (out)                                                  100.03                5.72 &   461.73 r
  data arrival time                                                                              461.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.98


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[60] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.31     345.31
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/clk (d04fyj03yd0b0)    45.91              0.00     345.31 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/o (d04fyj03yd0b0)   110.82              105.79 c   451.10 r
  check_ecc_alu0/data_rxc[60] (net)             2        11.96                          0.00     451.10 r
  check_ecc_alu0/data_rxc[60] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   451.10 r
  dout[60] (net)                                         11.96                          0.00     451.10 r
  dout[60] (out)                                                  112.12               10.61 c   461.71 r
  data arrival time                                                                              461.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.99


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[73] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.01     346.01
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/clk (d04fyj03yd0b0)    47.28              0.00     346.01 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/o (d04fyj03yd0b0)    37.63               59.31 c   405.32 r
  check_ecc_alu0/data_rxc[73] (net)             2         3.81                          0.00     405.32 r
  check_ecc_alu0/data_rxc[73] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   405.32 r
  n23888 (net)                                            3.81                          0.00     405.32 r
  U19978/a (d04bfn00lnud5)                                         37.66                0.77 c   406.10 r
  U19978/o (d04bfn00lnud5)                                         38.80               52.23 c   458.32 r
  dout[73] (net)                                1        10.20                          0.00     458.32 r
  dout[73] (out)                                                   38.98                3.12 c   461.44 r
  data arrival time                                                                              461.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.26


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[77] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    342.78     342.78
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/clk (d04fyj03yd0b0)    43.99              0.00     342.78 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/o (d04fyj03yd0b0)   114.49              109.72 c   452.50 r
  check_ecc_alu0/data_rxc[77] (net)             2        12.54                          0.00     452.50 r
  check_ecc_alu0/data_rxc[77] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   452.50 r
  dout[77] (net)                                         12.54                          0.00     452.50 r
  dout[77] (out)                                                  115.13                8.86 c   461.36 r
  data arrival time                                                                              461.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.34


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[51] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.32     346.32
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/clk (d04fyj03yd0b0)    47.46              0.00     346.32 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/o (d04fyj03yd0b0)   107.82              108.46 c   454.78 r
  check_ecc_alu0/data_rxc[51] (net)             2        11.87                          0.00     454.78 r
  check_ecc_alu0/data_rxc[51] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   454.78 r
  dout[51] (net)                                         11.87                          0.00     454.78 r
  dout[51] (out)                                                  108.16                6.40 c   461.18 r
  data arrival time                                                                              461.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -461.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.52


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[123] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.13     363.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/clk (d04fyj03yd0b0)    40.51             0.00     363.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/o (d04fyj03yd0b0)    39.57              60.55 c   423.68 r
  check_ecc_alu0/data_rxc[123] (net)            2         3.99                          0.00     423.68 r
  check_ecc_alu0/data_rxc[123] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   423.68 r
  n23868 (net)                                            3.99                          0.00     423.68 r
  U19971/a (d04bfn00yn0e0)                                         39.61                0.91 c   424.60 r
  U19971/o (d04bfn00yn0e0)                                         24.87               32.69 c   457.29 r
  dout[123] (net)                               1        10.23                          0.00     457.29 r
  dout[123] (out)                                                  25.43                3.25 c   460.54 r
  data arrival time                                                                              460.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -460.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.16


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[48] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.07     345.07
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/clk (d04fyj03yd0b0)    45.80              0.00     345.07 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/o (d04fyj03yd0b0)   108.88              106.80 c   451.87 r
  check_ecc_alu0/data_rxc[48] (net)             2        11.88                          0.00     451.87 r
  check_ecc_alu0/data_rxc[48] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   451.87 r
  dout[48] (net)                                         11.88                          0.00     451.87 r
  dout[48] (out)                                                  109.69                8.22 c   460.08 r
  data arrival time                                                                              460.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -460.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.62


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[79] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.58     330.58
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/clk (d04fyj03nd0b0)    41.65              0.00     330.58 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/o (d04fyj03nd0b0)    39.05               72.99     403.57 r
  check_ecc_alu0/data_rxc[79] (net)             2         2.65                          0.00     403.57 r
  check_ecc_alu0/data_rxc[79] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   403.57 r
  n23886 (net)                                            2.65                          0.00     403.57 r
  U12273/a (d04bfn00lnud5)                                         39.05                0.76 &   404.33 r
  U12273/o (d04bfn00lnud5)                                         38.50               52.59 c   456.91 r
  dout[79] (net)                                1        10.13                          0.00     456.91 r
  dout[79] (out)                                                   38.72                3.03 c   459.95 r
  data arrival time                                                                              459.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -459.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.75


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[68] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.34     345.34
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/clk (d04fyj03yd0b0)    45.92              0.00     345.34 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/o (d04fyj03yd0b0)    32.14               58.76     404.10 r
  check_ecc_alu0/data_rxc[68] (net)             2         2.59                          0.00     404.10 r
  check_ecc_alu0/data_rxc[68] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   404.10 r
  n23892 (net)                                            2.59                          0.00     404.10 r
  U12248/a (d04bfn00nn0d0)                                         32.14                0.84 &   404.94 r
  U12248/o (d04bfn00nn0d0)                                         38.34               51.39 c   456.34 r
  dout[68] (net)                                1        10.19                          0.00     456.34 r
  dout[68] (out)                                                   38.60                3.30 c   459.64 r
  data arrival time                                                                              459.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -459.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[71] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.25     345.25
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/clk (d04fyj03yd0b0)    45.88              0.00     345.25 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/o (d04fyj03yd0b0)    99.04              110.29     455.54 r
  check_ecc_alu0/data_rxc[71] (net)             2        11.22                          0.00     455.54 r
  check_ecc_alu0/data_rxc[71] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   455.54 r
  dout[71] (net)                                         11.22                          0.00     455.54 r
  dout[71] (out)                                                   99.04                4.08 &   459.62 r
  data arrival time                                                                              459.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -459.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.08


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.29     363.29
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/clk (d04fyj03yd0b0)    40.59               0.00     363.29 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/o (d04fyj03yd0b0)     27.13               53.27     416.56 r
  check_ecc_alu0/data_rxc[6] (net)              2         1.98                          0.00     416.56 r
  check_ecc_alu0/data_rxc[6] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   416.56 r
  n23921 (net)                                            1.98                          0.00     416.56 r
  U19803/a (d04bfn00yn0c5)                                         27.13                0.29 &   416.84 r
  U19803/o (d04bfn00yn0c5)                                         36.05               39.01 c   455.86 r
  dout[6] (net)                                 1        10.17                          0.00     455.86 r
  dout[6] (out)                                                    36.34                3.30 c   459.16 r
  data arrival time                                                                              459.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -459.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[114] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    364.67     364.67
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/clk (d04fyj03yd0b0)    43.29             0.00     364.67 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/o (d04fyj03yd0b0)    25.41              52.10     416.77 r
  check_ecc_alu0/data_rxc[114] (net)            2         1.77                          0.00     416.77 r
  check_ecc_alu0/data_rxc[114] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   416.77 r
  n23876 (net)                                            1.77                          0.00     416.77 r
  U20353/a (d04bfn00yn0c5)                                         25.41                0.50 &   417.28 r
  U20353/o (d04bfn00yn0c5)                                         35.75               38.82 c   456.10 r
  dout[114] (net)                               1        10.16                          0.00     456.10 r
  dout[114] (out)                                                  36.06                3.03 c   459.13 r
  data arrival time                                                                              459.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -459.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.57


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[100] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.76     358.76
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/clk (d04fyj03nd0c0)    40.89             0.00     358.76 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/o (d04fyj03nd0c0)    65.74              95.60 c   454.36 r
  check_ecc_alu0/data_rxc[100] (net)            2        11.33                          0.00     454.36 r
  check_ecc_alu0/data_rxc[100] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   454.36 r
  dout[100] (net)                                        11.33                          0.00     454.36 r
  dout[100] (out)                                                  66.14                4.29 c   458.65 r
  data arrival time                                                                              458.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -458.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.05


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    362.68     362.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/clk (d04fyj03yd0b0)    40.25               0.00     362.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/o (d04fyj03yd0b0)     38.86               58.30 c   420.98 r
  check_ecc_alu0/data_rxc[5] (net)              2         3.62                          0.00     420.98 r
  check_ecc_alu0/data_rxc[5] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   420.98 r
  n23922 (net)                                            3.62                          0.00     420.98 r
  U19859/a (d04bfn00yn0e0)                                         39.64                1.64 c   422.62 r
  U19859/o (d04bfn00yn0e0)                                         24.46               32.74 c   455.35 r
  dout[5] (net)                                 1        10.10                          0.00     455.35 r
  dout[5] (out)                                                    24.89                2.90 c   458.25 r
  data arrival time                                                                              458.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -458.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.10     363.10
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/clk (d04fyj03yd0b0)    40.49              0.00     363.10 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/o (d04fyj03yd0b0)    36.78               56.35 c   419.45 r
  check_ecc_alu0/data_rxc[14] (net)             2         3.32                          0.00     419.45 r
  check_ecc_alu0/data_rxc[14] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   419.45 r
  n23916 (net)                                            3.32                          0.00     419.45 r
  U12288/a (d04bfn00yn0f0)                                         37.72                1.87 c   421.31 r
  U12288/o (d04bfn00yn0f0)                                         22.75               32.07 c   453.38 r
  dout[14] (net)                                1        10.47                          0.00     453.38 r
  dout[14] (out)                                                   24.09                4.69 c   458.08 r
  data arrival time                                                                              458.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -458.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.62


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[122] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    363.88     363.88
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/clk (d04fyj03yd0b0)    40.89             0.00     363.88 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/o (d04fyj03yd0b0)    34.80              56.53 c   420.41 r
  check_ecc_alu0/data_rxc[122] (net)            2         3.37                          0.00     420.41 r
  check_ecc_alu0/data_rxc[122] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   420.41 r
  n23869 (net)                                            3.37                          0.00     420.41 r
  U19970/a (d04bfn00yn0e0)                                         34.82                2.19 c   422.60 r
  U19970/o (d04bfn00yn0e0)                                         24.62               31.99 c   454.59 r
  dout[122] (net)                               1        10.18                          0.00     454.59 r
  dout[122] (out)                                                  25.11                3.02 c   457.61 r
  data arrival time                                                                              457.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -457.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[23] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.24     365.24
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/clk (d04fyj03yd0b0)    44.82              0.00     365.24 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/o (d04fyj03yd0b0)    33.93               56.10 c   421.35 r
  check_ecc_alu0/data_rxc[23] (net)             2         3.28                          0.00     421.35 r
  check_ecc_alu0/data_rxc[23] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   421.35 r
  n23910 (net)                                            3.28                          0.00     421.35 r
  U12157/a (d04bfn00yn0e0)                                         33.96                0.69 c   422.04 r
  U12157/o (d04bfn00yn0e0)                                         24.52               31.85 c   453.89 r
  dout[23] (net)                                1        10.15                          0.00     453.89 r
  dout[23] (out)                                                   24.99                2.95 c   456.84 r
  data arrival time                                                                              456.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -456.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.86


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[76] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.36     345.36
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/clk (d04fyj03yd0b0)    45.93              0.00     345.36 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/o (d04fyj03yd0b0)    29.22               56.17     401.53 r
  check_ecc_alu0/data_rxc[76] (net)             2         2.22                          0.00     401.53 r
  check_ecc_alu0/data_rxc[76] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   401.53 r
  n23887 (net)                                            2.22                          0.00     401.53 r
  U12272/a (d04bfn00nn0d0)                                         29.22                1.63 &   403.16 r
  U12272/o (d04bfn00nn0d0)                                         37.92               50.57 c   453.73 r
  dout[76] (net)                                1        10.15                          0.00     453.73 r
  dout[76] (out)                                                   38.21                3.01 c   456.74 r
  data arrival time                                                                              456.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -456.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.96


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[65] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.13     346.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/clk (d04fyj03yd0b0)    47.35              0.00     346.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/o (d04fyj03yd0b0)    41.13               62.57 c   408.70 r
  check_ecc_alu0/data_rxc[65] (net)             2         3.80                          0.00     408.70 r
  check_ecc_alu0/data_rxc[65] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   408.70 r
  n23895 (net)                                            3.80                          0.00     408.70 r
  U20006/a (d04bfn00yn0d0)                                         41.61                1.58 c   410.28 r
  U20006/o (d04bfn00yn0d0)                                         32.24               42.80 c   453.08 r
  dout[65] (net)                                1        10.17                          0.00     453.08 r
  dout[65] (out)                                                   32.56                3.19 c   456.27 r
  data arrival time                                                                              456.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -456.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      6.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[66] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.11     346.11
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/clk (d04fyj03yd0b0)    47.34              0.00     346.11 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/o (d04fyj03yd0b0)    32.76               56.55 c   402.66 r
  check_ecc_alu0/data_rxc[66] (net)             2         3.01                          0.00     402.66 r
  check_ecc_alu0/data_rxc[66] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   402.66 r
  n23894 (net)                                            3.01                          0.00     402.66 r
  U12252/a (d04bfn00yd0c0)                                         32.79                0.72 c   403.38 r
  U12252/o (d04bfn00yd0c0)                                         45.19               49.23     452.61 r
  dout[66] (net)                                1        10.14                          0.00     452.61 r
  dout[66] (out)                                                   45.19                3.08 &   455.68 r
  data arrival time                                                                              455.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -455.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[63] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.57     330.57
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/clk (d04fyj03nd0b0)    41.64              0.00     330.57 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/o (d04fyj03nd0b0)    31.16               65.64     396.21 r
  check_ecc_alu0/data_rxc[63] (net)             2         1.84                          0.00     396.21 r
  check_ecc_alu0/data_rxc[63] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   396.21 r
  n23897 (net)                                            1.84                          0.00     396.21 r
  U19986/a (d04bfn00nn0d0)                                         31.16                0.32 &   396.53 r
  U19986/o (d04bfn00nn0d0)                                         42.67               49.49 c   446.02 r
  dout[63] (net)                                1        10.84                          0.00     446.02 r
  dout[63] (out)                                                   44.87                8.78 c   454.79 r
  data arrival time                                                                              454.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -454.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[99] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.82     358.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/clk (d04fyj03yd0b0)    40.91              0.00     358.82 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/o (d04fyj03yd0b0)    26.05               52.29     411.11 r
  check_ecc_alu0/data_rxc[99] (net)             2         1.85                          0.00     411.11 r
  check_ecc_alu0/data_rxc[99] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   411.11 r
  n23881 (net)                                            1.85                          0.00     411.11 r
  U12186/a (d04bfn00yn0d0)                                         26.05                0.58 &   411.69 r
  U12186/o (d04bfn00yn0d0)                                         31.84               39.60 c   451.29 r
  dout[99] (net)                                1        10.14                          0.00     451.29 r
  dout[99] (out)                                                   32.15                3.06 c   454.35 r
  data arrival time                                                                              454.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -454.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      8.35


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[62] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.13     337.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/clk (d04fyj03nd0b0)    45.75              0.00     337.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/o (d04fyj03nd0b0)    35.94               71.26     408.38 r
  check_ecc_alu0/data_rxc[62] (net)             2         2.30                          0.00     408.38 r
  check_ecc_alu0/data_rxc[62] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   408.38 r
  n23898 (net)                                            2.30                          0.00     408.38 r
  U12250/a (d04bfn00yn0d0)                                         35.94                0.80 &   409.18 r
  U12250/o (d04bfn00yn0d0)                                         31.83               41.71 c   450.89 r
  dout[62] (net)                                1        10.13                          0.00     450.89 r
  dout[62] (out)                                                   32.19                2.92 c   453.81 r
  data arrival time                                                                              453.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -453.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      8.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[81] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.15     337.15
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/clk (d04fyj03yd0b0)    45.76              0.00     337.15 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/o (d04fyj03yd0b0)    36.52               59.73 c   396.88 r
  check_ecc_alu0/data_rxc[81] (net)             2         3.48                          0.00     396.88 r
  check_ecc_alu0/data_rxc[81] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   396.88 r
  n23885 (net)                                            3.48                          0.00     396.88 r
  U19983/a (d04bfn00nd0c7)                                         36.58                1.02 c   397.90 r
  U19983/o (d04bfn00nd0c7)                                         41.64               51.83 c   449.73 r
  dout[81] (net)                                1        10.12                          0.00     449.73 r
  dout[81] (out)                                                   41.73                2.99 c   452.72 r
  data arrival time                                                                              452.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -452.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.98


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[45] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.22     337.22
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/clk (d04fyj03yd0b0)    45.80              0.00     337.22 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/o (d04fyj03yd0b0)   108.83              107.38 c   444.60 r
  check_ecc_alu0/data_rxc[45] (net)             2        11.90                          0.00     444.60 r
  check_ecc_alu0/data_rxc[45] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   444.60 r
  dout[45] (net)                                         11.90                          0.00     444.60 r
  dout[45] (out)                                                  109.44                7.57 c   452.16 r
  data arrival time                                                                              452.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -452.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[64] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.20     346.20
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/clk (d04fyj03yd0b0)    47.39              0.00     346.20 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/o (d04fyj03yd0b0)    49.06               65.55 c   411.75 r
  check_ecc_alu0/data_rxc[64] (net)             2         4.85                          0.00     411.75 r
  check_ecc_alu0/data_rxc[64] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   411.75 r
  n23896 (net)                                            4.85                          0.00     411.75 r
  U19995/a (d04bfn00ynud5)                                         51.03                5.50 c   417.25 r
  U19995/o (d04bfn00ynud5)                                         23.64               30.97 c   448.22 r
  dout[64] (net)                                1        10.11                          0.00     448.22 r
  dout[64] (out)                                                   24.15                2.97 c   451.19 r
  data arrival time                                                                              451.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -451.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     11.51


  Startpoint: check_ecc_in1_secded_in0_flag_ded_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: flag_ded1 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    338.23     338.23
  check_ecc_in1_secded_in0_flag_ded_reg/clk (d04fyj03yd0g0)        37.00                0.00     338.23 r
  check_ecc_in1_secded_in0_flag_ded_reg/o (d04fyj03yd0g0)          31.13               65.43 c   403.66 r
  n20059 (net)                                  2         9.87                          0.00     403.66 r
  place953/a (d04bfn00ynue3)                                       39.39               13.64 c   417.30 r
  place953/o (d04bfn00ynue3)                                       20.67               29.26 c   446.56 r
  flag_ded1 (net)                               1        10.14                          0.00     446.56 r
  flag_ded1 (out)                                                  21.24                3.04 c   449.60 r
  data arrival time                                                                              449.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -449.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     13.10


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[80] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.95     330.95
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/clk (d04fyj03yd0b0)    41.85              0.00     330.95 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/o (d04fyj03yd0b0)   103.10              112.34     443.29 r
  check_ecc_alu0/data_rxc[80] (net)             2        11.73                          0.00     443.29 r
  check_ecc_alu0/data_rxc[80] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   443.29 r
  dout[80] (net)                                         11.73                          0.00     443.29 r
  dout[80] (out)                                                  103.10                5.71 &   449.00 r
  data arrival time                                                                              449.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -449.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     13.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[67] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    345.32     345.32
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/clk (d04fyj03yd0b0)    45.91              0.00     345.32 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/o (d04fyj03yd0b0)    28.83               55.80     401.12 r
  check_ecc_alu0/data_rxc[67] (net)             2         2.17                          0.00     401.12 r
  check_ecc_alu0/data_rxc[67] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   401.12 r
  n23893 (net)                                            2.17                          0.00     401.12 r
  U12268/a (d04bfn00nn0e0)                                         28.83                1.87 &   402.99 r
  U12268/o (d04bfn00nn0e0)                                         32.90               38.17 c   441.16 r
  dout[67] (net)                                1        11.04                          0.00     441.16 r
  dout[67] (out)                                                   35.14                7.70 c   448.86 r
  data arrival time                                                                              448.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -448.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     13.84


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[69] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.03     346.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/clk (d04fyj03yd0b0)    47.29              0.00     346.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/o (d04fyj03yd0b0)    38.71               60.49 c   406.52 r
  check_ecc_alu0/data_rxc[69] (net)             2         3.92                          0.00     406.52 r
  check_ecc_alu0/data_rxc[69] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   406.52 r
  n23891 (net)                                            3.92                          0.00     406.52 r
  U20010/a (d04bfn00nnud5)                                         38.75                0.92 c   407.43 r
  U20010/o (d04bfn00nnud5)                                         27.72               37.59 c   445.03 r
  dout[69] (net)                                1        10.08                          0.00     445.03 r
  dout[69] (out)                                                   28.07                2.95 c   447.98 r
  data arrival time                                                                              447.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -447.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     14.72


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[21] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    365.42     365.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/clk (d04fyj03yd0c0)    44.94              0.00     365.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/o (d04fyj03yd0c0)    55.84               77.96 c   443.38 r
  check_ecc_alu0/data_rxc[21] (net)             2        11.44                          0.00     443.38 r
  check_ecc_alu0/data_rxc[21] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   443.38 r
  dout[21] (net)                                         11.44                          0.00     443.38 r
  dout[21] (out)                                                   56.31                4.19 c   447.57 r
  data arrival time                                                                              447.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -447.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     15.13


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[36] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.98     361.98
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/clk (d04fyj03yd0c0)    47.40              0.00     361.98 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/o (d04fyj03yd0c0)    58.12               78.65 c   440.63 r
  check_ecc_alu0/data_rxc[36] (net)             2        11.83                          0.00     440.63 r
  check_ecc_alu0/data_rxc[36] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   440.63 r
  dout[36] (net)                                         11.83                          0.00     440.63 r
  dout[36] (out)                                                   58.90                5.69 c   446.32 r
  data arrival time                                                                              446.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -446.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     16.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[33] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    361.89     361.89
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/clk (d04fyj03yd0c0)    47.35              0.00     361.89 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/o (d04fyj03yd0c0)    56.83               78.74 c   440.63 r
  check_ecc_alu0/data_rxc[33] (net)             2        11.62                          0.00     440.63 r
  check_ecc_alu0/data_rxc[33] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   440.63 r
  dout[33] (net)                                         11.62                          0.00     440.63 r
  dout[33] (out)                                                   57.30                4.70 c   445.33 r
  data arrival time                                                                              445.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -445.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     17.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[82] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.81     330.81
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/clk (d04fyj03yd0b0)    41.78              0.00     330.81 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/o (d04fyj03yd0b0)    99.31              109.67     440.48 r
  check_ecc_alu0/data_rxc[82] (net)             2        11.26                          0.00     440.48 r
  check_ecc_alu0/data_rxc[82] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   440.48 r
  dout[82] (net)                                         11.26                          0.00     440.48 r
  dout[82] (out)                                                   99.31                4.34 &   444.83 r
  data arrival time                                                                              444.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -444.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     17.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[43] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.05     337.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/clk (d04fyj03nd0c0)    45.72              0.00     337.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/o (d04fyj03nd0c0)    70.16               97.47 c   434.53 r
  check_ecc_alu0/data_rxc[43] (net)             2        11.99                          0.00     434.53 r
  check_ecc_alu0/data_rxc[43] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   434.53 r
  dout[43] (net)                                         11.99                          0.00     434.53 r
  dout[43] (out)                                                   71.13                7.37 c   441.89 r
  data arrival time                                                                              441.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -441.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     20.81


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[84] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.16     337.16
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/clk (d04fyj03nd0c0)    45.77              0.00     337.16 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/o (d04fyj03nd0c0)    70.37               96.85 c   434.01 r
  check_ecc_alu0/data_rxc[84] (net)             2        12.07                          0.00     434.01 r
  check_ecc_alu0/data_rxc[84] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   434.01 r
  dout[84] (net)                                         12.07                          0.00     434.01 r
  dout[84] (out)                                                   71.54                7.60 c   441.61 r
  data arrival time                                                                              441.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -441.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[78] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.89     330.89
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/clk (d04fyj03nd0c0)    41.82              0.00     330.89 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/o (d04fyj03nd0c0)    69.95               98.00 c   428.89 r
  check_ecc_alu0/data_rxc[78] (net)             2        12.15                          0.00     428.89 r
  check_ecc_alu0/data_rxc[78] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   428.89 r
  dout[78] (net)                                         12.15                          0.00     428.89 r
  dout[78] (out)                                                   70.52                5.60 c   434.49 r
  data arrival time                                                                              434.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -434.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.21


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[46] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    337.13     337.13
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/clk (d04fyj03yd0b0)    45.76              0.00     337.13 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/o (d04fyj03yd0b0)    41.52               61.23 c   398.37 r
  check_ecc_alu0/data_rxc[46] (net)             2         3.94                          0.00     398.37 r
  check_ecc_alu0/data_rxc[46] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   398.37 r
  n23903 (net)                                            3.94                          0.00     398.37 r
  U12164/a (d04bfn00yn0d5)                                         42.46                2.03 c   400.40 r
  U12164/o (d04bfn00yn0d5)                                         24.05               30.98 c   431.38 r
  dout[46] (net)                                1        10.16                          0.00     431.38 r
  dout[46] (out)                                                   24.55                3.05 c   434.43 r
  data arrival time                                                                              434.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -434.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.27


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[27] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    358.65     358.65
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/clk (d04fyj03yd0g0)    40.83              0.00     358.65 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/o (d04fyj03yd0g0)    34.56               71.60 c   430.25 r
  check_ecc_alu0/data_rxc[27] (net)             2        11.35                          0.00     430.25 r
  check_ecc_alu0/data_rxc[27] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   430.25 r
  dout[27] (net)                                         11.35                          0.00     430.25 r
  dout[27] (out)                                                   35.03                3.58 c   433.83 r
  data arrival time                                                                              433.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -433.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[47] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.88     330.88
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/clk (d04fyj03nd0c0)    41.81              0.00     330.88 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/o (d04fyj03nd0c0)    68.75               97.01 c   427.89 r
  check_ecc_alu0/data_rxc[47] (net)             2        11.88                          0.00     427.89 r
  check_ecc_alu0/data_rxc[47] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   427.89 r
  dout[47] (net)                                         11.88                          0.00     427.89 r
  dout[47] (out)                                                   69.34                5.63 c   433.51 r
  data arrival time                                                                              433.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -433.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     29.19


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[42] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.50     330.50
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/clk (d04fyj03nd0c0)    41.60              0.00     330.50 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/o (d04fyj03nd0c0)    67.95               97.21 c   427.71 r
  check_ecc_alu0/data_rxc[42] (net)             2        11.79                          0.00     427.71 r
  check_ecc_alu0/data_rxc[42] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   427.71 r
  dout[42] (net)                                         11.79                          0.00     427.71 r
  dout[42] (out)                                                   68.30                4.69 c   432.40 r
  data arrival time                                                                              432.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -432.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.30


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[85] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.89     330.89
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/clk (d04fyj03nd0c0)    41.82              0.00     330.89 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/o (d04fyj03nd0c0)    67.65               94.53 c   425.43 r
  check_ecc_alu0/data_rxc[85] (net)             2        11.44                          0.00     425.43 r
  check_ecc_alu0/data_rxc[85] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   425.43 r
  dout[85] (net)                                         11.44                          0.00     425.43 r
  dout[85] (out)                                                   68.61                6.92 c   432.34 r
  data arrival time                                                                              432.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -432.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.36


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[86] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.85     330.85
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/clk (d04fyj03nd0c0)    41.80              0.00     330.85 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/o (d04fyj03nd0c0)    67.42               94.60 c   425.45 r
  check_ecc_alu0/data_rxc[86] (net)             2        11.42                          0.00     425.45 r
  check_ecc_alu0/data_rxc[86] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   425.45 r
  dout[86] (net)                                         11.42                          0.00     425.45 r
  dout[86] (out)                                                   68.31                6.70 c   432.15 r
  data arrival time                                                                              432.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -432.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.55


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[44] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.90     330.90
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/clk (d04fyj03nd0c0)    41.82              0.00     330.90 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/o (d04fyj03nd0c0)    65.88               96.18 c   427.08 r
  check_ecc_alu0/data_rxc[44] (net)             2        11.38                          0.00     427.08 r
  check_ecc_alu0/data_rxc[44] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   427.08 r
  dout[44] (net)                                         11.38                          0.00     427.08 r
  dout[44] (out)                                                   66.18                4.15 c   431.23 r
  data arrival time                                                                              431.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -431.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     31.47


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[58] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    346.52     346.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/clk (d04fyj03yd0c0)    47.58              0.00     346.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/o (d04fyj03yd0c0)    56.79               78.31 c   424.83 r
  check_ecc_alu0/data_rxc[58] (net)             2        11.54                          0.00     424.83 r
  check_ecc_alu0/data_rxc[58] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   424.83 r
  dout[58] (net)                                         11.54                          0.00     424.83 r
  dout[58] (out)                                                   57.29                5.04 c   429.87 r
  data arrival time                                                                              429.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -429.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     32.83


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[87] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    330.52     330.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/clk (d04fyj03yd0c0)    41.62              0.00     330.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/o (d04fyj03yd0c0)    57.37               76.91 c   407.43 r
  check_ecc_alu0/data_rxc[87] (net)             2        11.65                          0.00     407.43 r
  check_ecc_alu0/data_rxc[87] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   407.43 r
  dout[87] (net)                                         11.65                          0.00     407.43 r
  dout[87] (out)                                                   58.05                5.63 c   413.06 r
  data arrival time                                                                              413.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                         346.03     846.03
  clock reconvergence pessimism                                                         0.00     846.03
  clock uncertainty                                                                   -50.00     796.03
  output external delay                                                              -333.33     462.70
  data required time                                                                             462.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             462.70
  data arrival time                                                                             -413.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     49.64


1
