# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do rca_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment2 {C:/intelFPGA_lite/18.1/Assignment2/rca4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:20 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment2" C:/intelFPGA_lite/18.1/Assignment2/rca4.v 
# -- Compiling module rca4
# 
# Top level modules:
# 	rca4
# End time: 22:30:20 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment2 {C:/intelFPGA_lite/18.1/Assignment2/ha.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:20 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment2" C:/intelFPGA_lite/18.1/Assignment2/ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:30:20 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment2 {C:/intelFPGA_lite/18.1/Assignment2/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:20 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment2" C:/intelFPGA_lite/18.1/Assignment2/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# 
# Top level modules:
# 	_nand2
# 	_xor2
# End time: 22:30:20 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment2 {C:/intelFPGA_lite/18.1/Assignment2/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:20 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment2" C:/intelFPGA_lite/18.1/Assignment2/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:30:20 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment2 {C:/intelFPGA_lite/18.1/Assignment2/tb_rca4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:20 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment2" C:/intelFPGA_lite/18.1/Assignment2/tb_rca4.v 
# -- Compiling module tb_rca4
# 
# Top level modules:
# 	tb_rca4
# End time: 22:30:20 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_rca4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_rca4 
# Start time: 22:30:21 on Sep 23,2023
# Loading work.tb_rca4
# Loading work.rca4
# Loading work.fa
# Loading work.ha
# Loading work._and2
# Loading work._xor2
# Loading work._inv
# Loading work._or2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 22:32:03 on Sep 23,2023, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
