PPA Report for Clock with Startup Delay
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 6
IO Count: 7
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 260.42 MHz
Reg-to-Reg Critical Path Delay: 3.140 ns

POWER METRICS:
-------------
Total Power Consumption: 1.931 W
