Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 30 16:36:25 2023
| Host         : DESKTOP-HRIQRGI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |              67 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              98 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | tx_0/sd_tx_i_1_n_0           | rx_0/AR[0]       |                1 |              1 |         1.00 |
|  mclk_OBUF_BUFG  | rx_0/data_rx[23]_i_1_n_0     |                  |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | tx_0/data_tx_int[15]_i_1_n_0 | rx_0/AR[0]       |                3 |             16 |         5.33 |
|  mclk_OBUF_BUFG  | rx_0/r_data_rx_int_0         | rx_0/AR[0]       |                8 |             24 |         3.00 |
|  mclk_OBUF_BUFG  | rx_0/l_data_rx_int_1         | rx_0/AR[0]       |                8 |             24 |         3.00 |
|  mclk_OBUF_BUFG  |                              | rx_0/AR[0]       |                9 |             33 |         3.67 |
|  mclk_OBUF_BUFG  | rx_0/p_0_in                  | rx_0/AR[0]       |                9 |             33 |         3.67 |
|  clock_IBUF_BUFG |                              | rx_0/AR[0]       |                9 |             34 |         3.78 |
|  clock_IBUF_BUFG |                              |                  |               10 |             36 |         3.60 |
+------------------+------------------------------+------------------+------------------+----------------+--------------+


