/**
 * \file
 * \brief PCI configuration library.
 */

/*
 * Copyright (c) 2007, 2008, 2009, ETH Zurich.
 * All rights reserved.
 *
 * This file is distributed under the terms in the attached LICENSE file.
 * If you do not find this file, copies can be found by writing to:
 * ETH Zurich D-INFK, Haldeneggsteig 4, CH-8092 Zurich. Attn: Systems Group.
 */

#ifndef PCI_H
#define PCI_H

#include <barrelfish/inthandler.h>
#include <pci/mem.h>
#include <pci/devids.h>

struct pci_address {
    uint8_t bus;
    uint8_t device;
    uint8_t function;
};

typedef void (*pci_driver_init_fn)(void *user_state, struct device_mem *bar_info,
                                   int nr_mapped_bars);
typedef void (*legacy_driver_init_fn)(void);


errval_t pci_parse_int_arg(int argc, char ** argv);

errval_t pci_reregister_irq_for_device(uint32_t class, uint32_t subclass, uint32_t prog_if,
                                       uint32_t vendor, uint32_t device,
                                       uint32_t bus, uint32_t dev, uint32_t fun,
                                       interrupt_handler_fn handler,
                                       void *handler_arg,
                                       interrupt_handler_fn reloc_handler,
                                       void *reloc_handler_arg);

errval_t pci_register_driver_noirq(pci_driver_init_fn init_func,
                                   void *user_state, uint32_t class,
                                   uint32_t subclass, uint32_t prog_if,
                                   uint32_t vendor, uint32_t device,
                                   uint32_t bus, uint32_t dev, uint32_t fun);

errval_t pci_register_driver_movable_irq(pci_driver_init_fn init_func,
                                         void *user_state, uint32_t class,
                                         uint32_t subclass, uint32_t prog_if,
                                         uint32_t vendor, uint32_t device,
                                         uint32_t bus, uint32_t dev, uint32_t fun,
                                         interrupt_handler_fn handler,
                                         void *handler_arg,
                                         interrupt_handler_fn reloc_handler,
                                         void *reloc_handler_arg);

errval_t pci_register_driver_irq(pci_driver_init_fn init_func,
                                 void *user_state, uint32_t class,
                                 uint32_t subclass, uint32_t prog_if,
                                 uint32_t vendor, uint32_t device,
                                 uint32_t bus, uint32_t dev, uint32_t fun,
                                 interrupt_handler_fn handler, void *handler_arg);

/**
 * Deprecated. Use pci_register_legacy_driver_irq_cap.
 */
errval_t pci_register_legacy_driver_irq(legacy_driver_init_fn init_func,
                                        uint16_t iomin, uint16_t iomax, int irq,
                                        interrupt_handler_fn handler,
                                        void *handler_arg);

/**
 * Register a legacy device driver. The driver can specify a range of IO ports
 * that he wants to access.
 *
 * @param init_func          Callback function that will be called once pci_client is initialized.
 * @param iomin              I/O range minimum
 * @param iomax              I/O range maximum
 * @param irq_idx            Interrupt cap index
 * @param interrupt_handler  The handler function when a interrupt is triggered.
 * @param handler_arg        Argument for interrupt_handler
 *
 */
errval_t pci_register_legacy_driver_irq_cap(legacy_driver_init_fn init_func,
                                        uint16_t iomin, uint16_t iomax, int irq_idx,
                                        interrupt_handler_fn handler,
                                        void *handler_arg);

errval_t pci_setup_inthandler(interrupt_handler_fn handler, void *handler_arg,
                              uint8_t *ret_vector);


errval_t pci_read_conf_header(uint32_t dword, uint32_t *val);

errval_t pci_write_conf_header(uint32_t dword, uint32_t val);

errval_t pci_client_connect(void);


/**
 * Enable MSI-X for the PCI device
 * @param count Memory location where the number of supported vectors is written
 */
errval_t pci_msix_enable(uint16_t *count);

/**
 * \brief enables MSI-X interupts for a given device
 *
 * \param addr  PCI address of the device to activate or NULL if don't care
 * \param count returns the number of supported MSI-X interrupts
 *
 * \returns SYS_ERR_OK on success
 *          errval on FAILURE
 */
errval_t pci_msix_enable_addr(struct pci_address *addr, uint16_t *count);

/**
 * Configure an MSI-X vector
 * @param index       MSI-X Vector index
 * @param destination Destination APIC where the interrupt should be sent
 * @param vector      Interrupt vector to send
 */
errval_t pci_msix_vector_init(uint16_t index, uint8_t destination,
                              uint8_t vector);
/**
 * Configure an MSI-X vector
 * \param addr  PCI address of the device to activate or NULL if don't care
 * \param index       MSI-X Vector index
 * \param destination Destination APIC where the interrupt should be sent
 * \param vector      Interrupt vector to send
 */
errval_t pci_msix_vector_init_addr(struct pci_address *addr, uint16_t index,
                                   uint8_t destination, uint8_t vector);

#endif
