  always @(posedge clk) wr_data_r <= #TCQ wr_data;