module counter(clk, out);
    input clk;                    // è®¡æ•°æ—¶é’Ÿ
    output reg [2:0] out;             // è®¡æ•°å€?

always @(posedge clk)  begin  // åœ¨æ—¶é’Ÿä¸Šå‡æ²¿è®¡æ•°å™¨åŠ 1
    // åŠŸèƒ½å®ç°
	if (out==7) 
		out = 0;
	else 
		out = out + 1;
end                           
endmodule