[Inputs]
clk
=twave[9:0]=
=swave[9:0]=
[Outputs]
pwm
[BiDir]
[ATTRIBUTES]
VeriModel scompare

