Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun 25 20:06:53 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
| ML Models    : v2020.1.0
--------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Utilization
4. QoR Suggestions - Netlist

1. QoR Suggestions Report Summary
---------------------------------

+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
|       Name       |       Id       |   Status  | Generated At | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |    Source   |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
| RQS_UTIL-12-1    | RQS_UTIL-12    | Generated | route_design | opt_design     | Yes       | GLOBALSCOPE | No                   | Remapping small SRL to Registers in the design.                                          | Current Run |
| RQS_UTIL-15-1    | RQS_UTIL-15    | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Forward retime across Datapath Operators to reduce FF utilization.                       | Current Run |
| RQS_NETLIST-10-1 | RQS_NETLIST-10 | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Rebalance timing paths by forward and backward retiming.                                 | Current Run |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
* No QoR suggestions are provided when the fully routed design is assessed to easily meet timing.


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.


3. QoR Suggestions - Utilization
--------------------------------

+---------------+------------------------------------------------------------+-----------+--------+
|      Name     |                         Description                        | Hierarchy | Module |
+---------------+------------------------------------------------------------+-----------+--------+
| RQS_UTIL-12-1 | Remapping small SRL to Registers.                          | GLOBAL    | GLOBAL |
| RQS_UTIL-15-1 | Retime across Datapath operators to reduce FF utilization. | GLOBAL    | GLOBAL |
+---------------+------------------------------------------------------------+-----------+--------+


4. QoR Suggestions - Netlist
----------------------------

+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
|       Name       | No of Paths | Logic Levels | Routes | Slack |  Req.  |  Skew  | Fanout | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |    Startpoint    |         Endpoint         |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
| RQS_NETLIST-10-1 | 1           | 13           | 14     | 1.582 | 10.000 | -0.290 | -      | 8.061          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 15           | 16     | 0.578 | 10.000 | -0.293 | -      | 9.066          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 13           | 14     | 1.370 | 10.000 | -0.292 | -      | 8.272          | 35.10 | 64.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 13           | 14     | 1.118 | 10.000 | -0.294 | -      | 8.486          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 13           | 14     | 1.665 | 10.000 | -0.289 | -      | 7.944          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 13           | 14     | 0.895 | 10.000 | -0.294 | -      | 8.709          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 13           | 14     | 1.169 | 10.000 | -0.291 | -      | 8.446          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 13           | 14     | 0.933 | 10.000 | -0.294 | -      | 8.707          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 13           | 14     | 1.513 | 10.000 | -0.290 | -      | 8.095          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 13           | 14     | 1.513 | 10.000 | -0.290 | -      | 8.095          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 13           | 14     | 1.670 | 10.000 | -0.290 | -      | 7.938          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][27]/D  |
|                  | 1           | 13           | 14     | 0.618 | 10.000 | -0.292 | -      | 9.009          | 30.40 | 69.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 14           | 15     | 0.884 | 10.000 | -0.291 | -      | 8.723          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][31]/D  |
|                  | 1           | 15           | 16     | 0.869 | 10.000 | -0.292 | -      | 8.737          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 14           | 15     | 0.992 | 10.000 | -0.290 | -      | 8.601          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 13           | 14     | 0.705 | 10.000 | -0.292 | -      | 8.887          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 13           | 14     | 1.699 | 10.000 | -0.289 | -      | 7.918          | 36.30 | 63.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 13           | 14     | 0.657 | 10.000 | -0.293 | -      | 8.934          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 14           | 15     | 0.843 | 10.000 | -0.291 | -      | 8.749          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 14           | 15     | 1.008 | 10.000 | -0.290 | -      | 8.599          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 13           | 14     | 1.950 | 10.000 | -0.290 | -      | 7.802          | 35.10 | 64.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 13           | 14     | 1.517 | 10.000 | -0.290 | -      | 8.127          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 14           | 15     | 1.048 | 10.000 | -0.291 | -      | 8.567          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 13           | 14     | 1.358 | 10.000 | -0.292 | -      | 8.267          | 35.20 | 64.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 13           | 14     | 1.597 | 10.000 | -0.289 | -      | 8.051          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 15           | 16     | 0.862 | 10.000 | -0.291 | -      | 8.751          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 15           | 16     | 0.761 | 10.000 | -0.292 | -      | 8.831          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 15           | 16     | 0.690 | 10.000 | -0.292 | -      | 8.925          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 14           | 15     | 0.899 | 10.000 | -0.291 | -      | 8.694          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 13           | 14     | 1.482 | 10.000 | -0.291 | -      | 8.110          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 13           | 14     | 0.762 | 10.000 | -0.293 | -      | 8.864          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 13           | 14     | 0.669 | 10.000 | -0.293 | -      | 8.922          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 0.776 | 10.000 | -0.290 | -      | 8.838          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 13           | 14     | 0.834 | 10.000 | -0.291 | -      | 8.779          | 31.90 | 68.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 15           | 16     | 0.643 | 10.000 | -0.292 | -      | 8.968          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 15           | 16     | 0.576 | 10.000 | -0.292 | -      | 9.035          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 13           | 14     | 0.956 | 10.000 | -0.291 | -      | 8.651          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 15           | 16     | 0.576 | 10.000 | -0.292 | -      | 9.035          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 13           | 14     | 0.885 | 10.000 | -0.294 | -      | 8.719          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 15           | 16     | 1.011 | 10.000 | -0.291 | -      | 8.596          | 36.80 | 63.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 13           | 14     | 0.814 | 10.000 | -0.293 | -      | 8.829          | 31.10 | 68.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 14           | 15     | 0.884 | 10.000 | -0.291 | -      | 8.723          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][31]/D  |
|                  | 1           | 13           | 14     | 0.736 | 10.000 | -0.292 | -      | 8.869          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 13           | 14     | 1.524 | 10.000 | -0.288 | -      | 8.092          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 13           | 14     | 1.118 | 10.000 | -0.294 | -      | 8.486          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 13           | 14     | 0.654 | 10.000 | -0.292 | -      | 8.938          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 14           | 15     | 0.843 | 10.000 | -0.291 | -      | 8.749          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 15           | 16     | 0.572 | 10.000 | -0.293 | -      | 9.038          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 13           | 14     | 0.714 | 10.000 | -0.294 | -      | 8.928          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 15           | 16     | 0.746 | 10.000 | -0.292 | -      | 8.899          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 13           | 14     | 0.777 | 10.000 | -0.291 | -      | 8.803          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 14           | 15     | 0.911 | 10.000 | -0.290 | -      | 8.696          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 13           | 14     | 0.824 | 10.000 | -0.291 | -      | 8.803          | 31.20 | 68.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 15           | 16     | 0.847 | 10.000 | -0.291 | -      | 8.760          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 13           | 14     | 0.903 | 10.000 | -0.290 | -      | 8.714          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 13           | 14     | 0.606 | 10.000 | -0.292 | -      | 9.009          | 31.10 | 68.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 13           | 14     | 0.751 | 10.000 | -0.292 | -      | 8.855          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 13           | 14     | 1.193 | 10.000 | -0.292 | -      | 8.398          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 15           | 16     | 0.881 | 10.000 | -0.295 | -      | 8.757          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 13           | 14     | 0.572 | 10.000 | -0.293 | -      | 9.019          | 30.40 | 69.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 15           | 16     | 0.690 | 10.000 | -0.292 | -      | 8.925          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 14           | 15     | 1.048 | 10.000 | -0.291 | -      | 8.567          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 13           | 14     | 1.582 | 10.000 | -0.290 | -      | 8.061          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 15           | 16     | 0.857 | 10.000 | -0.293 | -      | 8.753          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 13           | 14     | 0.719 | 10.000 | -0.294 | -      | 8.893          | 30.80 | 69.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 1.699 | 10.000 | -0.289 | -      | 7.918          | 36.30 | 63.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 13           | 14     | 1.057 | 10.000 | -0.293 | -      | 8.556          | 34.00 | 66.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 13           | 14     | 0.693 | 10.000 | -0.292 | -      | 8.913          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 13           | 14     | 1.169 | 10.000 | -0.291 | -      | 8.446          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 13           | 14     | 0.933 | 10.000 | -0.294 | -      | 8.707          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 14           | 15     | 0.899 | 10.000 | -0.291 | -      | 8.694          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 13           | 14     | 1.504 | 10.000 | -0.288 | -      | 8.092          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 13           | 14     | 1.665 | 10.000 | -0.289 | -      | 7.944          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 14           | 15     | 0.848 | 10.000 | -0.290 | -      | 8.760          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 13           | 14     | 1.329 | 10.000 | -0.294 | -      | 8.297          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 13           | 14     | 0.676 | 10.000 | -0.291 | -      | 8.937          | 31.30 | 68.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 13           | 14     | 0.885 | 10.000 | -0.294 | -      | 8.719          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 13           | 14     | 0.657 | 10.000 | -0.292 | -      | 8.953          | 30.60 | 69.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 13           | 14     | 1.216 | 10.000 | -0.292 | -      | 8.389          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 13           | 14     | 0.628 | 10.000 | -0.291 | -      | 8.998          | 30.50 | 69.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 13           | 14     | 1.185 | 10.000 | -0.293 | -      | 8.441          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 14           | 15     | 1.035 | 10.000 | -0.291 | -      | 8.572          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 14           | 15     | 0.926 | 10.000 | -0.291 | -      | 8.704          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 13           | 14     | 1.057 | 10.000 | -0.293 | -      | 8.556          | 34.00 | 66.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 13           | 14     | 1.950 | 10.000 | -0.290 | -      | 7.802          | 35.10 | 64.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 13           | 14     | 0.762 | 10.000 | -0.293 | -      | 8.864          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 14           | 15     | 1.071 | 10.000 | -0.291 | -      | 8.572          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 14           | 15     | 1.071 | 10.000 | -0.291 | -      | 8.572          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 13           | 14     | 1.329 | 10.000 | -0.294 | -      | 8.297          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 13           | 14     | 0.657 | 10.000 | -0.292 | -      | 8.953          | 30.60 | 69.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 13           | 14     | 0.726 | 10.000 | -0.293 | -      | 8.864          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 15           | 16     | 0.847 | 10.000 | -0.291 | -      | 8.760          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 13           | 14     | 0.762 | 10.000 | -0.293 | -      | 8.879          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 13           | 14     | 1.675 | 10.000 | -0.289 | -      | 7.954          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 13           | 14     | 1.229 | 10.000 | -0.292 | -      | 8.398          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 13           | 14     | 1.524 | 10.000 | -0.288 | -      | 8.092          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 13           | 14     | 0.714 | 10.000 | -0.294 | -      | 8.928          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 15           | 16     | 1.011 | 10.000 | -0.291 | -      | 8.596          | 36.80 | 63.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 13           | 14     | 1.825 | 10.000 | -0.289 | -      | 7.783          | 37.00 | 63.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 14           | 15     | 0.911 | 10.000 | -0.290 | -      | 8.696          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 13           | 14     | 0.776 | 10.000 | -0.290 | -      | 8.838          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 13           | 14     | 0.762 | 10.000 | -0.293 | -      | 8.879          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 13           | 14     | 0.726 | 10.000 | -0.292 | -      | 8.886          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 14           | 15     | 1.008 | 10.000 | -0.290 | -      | 8.599          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 15           | 16     | 0.700 | 10.000 | -0.291 | -      | 8.912          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 13           | 14     | 0.719 | 10.000 | -0.294 | -      | 8.893          | 30.80 | 69.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 0.777 | 10.000 | -0.291 | -      | 8.803          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 13           | 14     | 1.194 | 10.000 | -0.293 | -      | 8.411          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 13           | 14     | 0.903 | 10.000 | -0.290 | -      | 8.714          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 13           | 14     | 1.348 | 10.000 | -0.288 | -      | 8.248          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][27]/D |
|                  | 1           | 13           | 14     | 1.597 | 10.000 | -0.289 | -      | 8.051          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 14           | 15     | 0.889 | 10.000 | -0.292 | -      | 8.717          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 15           | 16     | 0.725 | 10.000 | -0.295 | -      | 8.913          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 14           | 15     | 0.850 | 10.000 | -0.292 | -      | 8.742          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 13           | 14     | 0.834 | 10.000 | -0.291 | -      | 8.779          | 31.90 | 68.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 13           | 14     | 0.657 | 10.000 | -0.293 | -      | 8.934          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 15           | 16     | 0.857 | 10.000 | -0.293 | -      | 8.753          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 13           | 14     | 1.184 | 10.000 | -0.293 | -      | 8.421          | 34.50 | 65.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 13           | 14     | 1.514 | 10.000 | -0.290 | -      | 8.094          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 13           | 14     | 1.825 | 10.000 | -0.289 | -      | 7.783          | 37.00 | 63.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 13           | 14     | 0.646 | 10.000 | -0.294 | -      | 8.944          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 13           | 14     | 0.606 | 10.000 | -0.292 | -      | 9.009          | 31.10 | 68.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 13           | 14     | 1.166 | 10.000 | -0.291 | -      | 8.449          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 13           | 14     | 0.676 | 10.000 | -0.291 | -      | 8.937          | 31.30 | 68.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 13           | 14     | 0.654 | 10.000 | -0.292 | -      | 8.938          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 13           | 14     | 1.670 | 10.000 | -0.290 | -      | 7.938          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][27]/D  |
|                  | 1           | 13           | 14     | 1.675 | 10.000 | -0.289 | -      | 7.954          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 13           | 14     | 1.358 | 10.000 | -0.292 | -      | 8.267          | 35.20 | 64.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 13           | 14     | 0.705 | 10.000 | -0.292 | -      | 8.887          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 14           | 15     | 1.035 | 10.000 | -0.291 | -      | 8.572          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 13           | 14     | 1.517 | 10.000 | -0.290 | -      | 8.127          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 13           | 14     | 0.545 | 10.000 | -0.293 | -      | 9.059          | 30.30 | 69.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 15           | 16     | 0.881 | 10.000 | -0.295 | -      | 8.757          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 14           | 15     | 1.658 | 10.000 | -0.289 | -      | 8.047          | 37.20 | 62.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 15           | 16     | 0.700 | 10.000 | -0.291 | -      | 8.912          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 13           | 14     | 0.956 | 10.000 | -0.291 | -      | 8.651          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 15           | 16     | 0.725 | 10.000 | -0.295 | -      | 8.913          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 14           | 15     | 0.893 | 10.000 | -0.292 | -      | 8.751          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 13           | 14     | 0.814 | 10.000 | -0.293 | -      | 8.829          | 31.10 | 68.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 14           | 15     | 0.926 | 10.000 | -0.291 | -      | 8.704          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 15           | 16     | 0.869 | 10.000 | -0.292 | -      | 8.737          | 36.20 | 63.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 14           | 15     | 0.848 | 10.000 | -0.290 | -      | 8.760          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 13           | 14     | 0.726 | 10.000 | -0.292 | -      | 8.886          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 13           | 14     | 1.373 | 10.000 | -0.289 | -      | 8.241          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 15           | 16     | 0.723 | 10.000 | -0.291 | -      | 8.888          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 14           | 15     | 0.904 | 10.000 | -0.291 | -      | 8.738          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 13           | 14     | 1.185 | 10.000 | -0.293 | -      | 8.441          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 15           | 16     | 0.578 | 10.000 | -0.293 | -      | 9.066          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 13           | 14     | 1.214 | 10.000 | -0.292 | -      | 8.400          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 13           | 14     | 1.530 | 10.000 | -0.289 | -      | 8.101          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 13           | 14     | 0.726 | 10.000 | -0.293 | -      | 8.864          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 15           | 16     | 0.862 | 10.000 | -0.291 | -      | 8.751          | 36.10 | 63.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 13           | 14     | 1.216 | 10.000 | -0.292 | -      | 8.389          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 14           | 15     | 1.658 | 10.000 | -0.289 | -      | 8.047          | 37.20 | 62.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 15           | 16     | 0.572 | 10.000 | -0.293 | -      | 9.038          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 13           | 14     | 1.229 | 10.000 | -0.292 | -      | 8.398          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 13           | 14     | 1.193 | 10.000 | -0.292 | -      | 8.398          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 13           | 14     | 0.545 | 10.000 | -0.293 | -      | 9.059          | 30.30 | 69.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 15           | 16     | 0.761 | 10.000 | -0.292 | -      | 8.831          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 13           | 14     | 0.694 | 10.000 | -0.291 | -      | 8.919          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 15           | 16     | 0.723 | 10.000 | -0.291 | -      | 8.888          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 13           | 14     | 0.824 | 10.000 | -0.291 | -      | 8.803          | 31.20 | 68.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 13           | 14     | 0.736 | 10.000 | -0.292 | -      | 8.869          | 30.90 | 69.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 13           | 14     | 1.373 | 10.000 | -0.289 | -      | 8.241          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 13           | 14     | 0.895 | 10.000 | -0.294 | -      | 8.709          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 15           | 16     | 0.746 | 10.000 | -0.292 | -      | 8.899          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 13           | 14     | 1.193 | 10.000 | -0.292 | -      | 8.399          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 13           | 14     | 1.370 | 10.000 | -0.292 | -      | 8.272          | 35.10 | 64.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 14           | 15     | 0.904 | 10.000 | -0.291 | -      | 8.738          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 13           | 14     | 1.348 | 10.000 | -0.288 | -      | 8.248          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][27]/D |
|                  | 1           | 15           | 16     | 0.643 | 10.000 | -0.292 | -      | 8.968          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 13           | 14     | 0.628 | 10.000 | -0.291 | -      | 8.998          | 30.50 | 69.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 13           | 14     | 1.194 | 10.000 | -0.293 | -      | 8.411          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 13           | 14     | 1.504 | 10.000 | -0.288 | -      | 8.092          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 13           | 14     | 0.694 | 10.000 | -0.291 | -      | 8.919          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 13           | 14     | 1.482 | 10.000 | -0.291 | -      | 8.110          | 35.80 | 64.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 13           | 14     | 0.693 | 10.000 | -0.292 | -      | 8.913          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 14           | 15     | 0.850 | 10.000 | -0.292 | -      | 8.742          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 14           | 15     | 0.889 | 10.000 | -0.292 | -      | 8.717          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 13           | 14     | 1.184 | 10.000 | -0.293 | -      | 8.421          | 34.50 | 65.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 14           | 15     | 0.992 | 10.000 | -0.290 | -      | 8.601          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 14           | 15     | 0.893 | 10.000 | -0.292 | -      | 8.751          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 13           | 14     | 1.530 | 10.000 | -0.289 | -      | 8.101          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 13           | 14     | 0.751 | 10.000 | -0.292 | -      | 8.855          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 13           | 14     | 0.646 | 10.000 | -0.294 | -      | 8.944          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 13           | 14     | 1.166 | 10.000 | -0.291 | -      | 8.449          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 13           | 14     | 1.214 | 10.000 | -0.292 | -      | 8.400          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 13           | 14     | 0.572 | 10.000 | -0.293 | -      | 9.019          | 30.40 | 69.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 13           | 14     | 1.514 | 10.000 | -0.290 | -      | 8.094          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 13           | 14     | 1.193 | 10.000 | -0.292 | -      | 8.399          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 13           | 14     | 0.669 | 10.000 | -0.293 | -      | 8.922          | 30.70 | 69.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 0.618 | 10.000 | -0.292 | -      | 9.009          | 30.40 | 69.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+


