//
// Generated by LWPU LWVM Compiler
//
// Compiler Build ID: CL-19805474
// Lwca compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E
.visible .func  (.param .align 16 .b8 func_retval0[64]) stlr_main
(
	.param .b64 stlr_main_param_0,
	.param .align 8 .b8 stlr_main_param_1[24],
	.param .b32 stlr_main_param_2,
	.param .align 16 .b8 stlr_main_param_3[304],
	.param .align 8 .b8 stlr_main_param_4[8],
	.param .b32 stlr_main_param_5,
	.param .align 8 .b8 stlr_main_param_6[24],
	.param .align 8 .b8 stlr_main_param_7[24],
	.param .align 16 .b8 stlr_main_param_8[16],
	.param .b32 stlr_main_param_9,
	.param .b32 stlr_main_param_10,
	.param .b32 stlr_main_param_11,
	.param .b32 stlr_main_param_12
)
;
.visible .func  (.param .align 16 .b8 func_retval0[64]) stlr_ambient_occlusion
(
	.param .b64 stlr_ambient_occlusion_param_0,
	.param .align 8 .b8 stlr_ambient_occlusion_param_1[24],
	.param .b32 stlr_ambient_occlusion_param_2,
	.param .align 16 .b8 stlr_ambient_occlusion_param_3[304],
	.param .align 8 .b8 stlr_ambient_occlusion_param_4[8],
	.param .b32 stlr_ambient_occlusion_param_5,
	.param .align 8 .b8 stlr_ambient_occlusion_param_6[24],
	.param .align 8 .b8 stlr_ambient_occlusion_param_7[24],
	.param .align 16 .b8 stlr_ambient_occlusion_param_8[16],
	.param .b32 stlr_ambient_occlusion_param_9,
	.param .b32 stlr_ambient_occlusion_param_10,
	.param .b32 stlr_ambient_occlusion_param_11,
	.param .b32 stlr_ambient_occlusion_param_12
)
;
.global .align 8 .b8 launch_index[8];
.global .align 1 .b8 render_task_data[1];
.global .align 4 .u32 seed_base;
.global .align 4 .u32 frame_number;
.global .align 4 .u32 render_task_id;
.global .align 16 .b8 intersectionIds[16];
.global .align 4 .u32 decalId;
.global .align 16 .b8 ray_data[80];
.global .align 8 .b8 bc[8];
.global .align 4 .b8 ray[36];
.global .align 4 .f32 t_hit;
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZTVSt14error_category[72];
.global .align 8 .b8 _ZTVSt23_Generic_error_category[72];
.global .align 8 .b8 _ZTVSt24_Iostream_error_category[72];
.global .align 8 .b8 _ZTVSt22_System_error_category[72];
.global .align 4 .b8 _ZN21rti_internal_typeinfo12launch_indexE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo9seed_baseE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12frame_numberE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo14render_task_idE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo15intersectionIdsE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7decalIdE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8ray_dataE[8] = {82, 97, 121, 0, 80, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo2bcE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo3rayE[8] = {82, 97, 121, 0, 36, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo5t_hitE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 1 .b8 _ZN21rti_internal_typename12launch_indexE[5] = {105, 110, 116, 50, 0};
.global .align 1 .b8 _ZN21rti_internal_typename9seed_baseE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename12frame_numberE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename14render_task_idE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename15intersectionIdsE[5] = {105, 110, 116, 52, 0};
.global .align 1 .b8 _ZN21rti_internal_typename7decalIdE[4] = {105, 110, 116, 0};
.global .align 1 .b8 _ZN21rti_internal_typename8ray_dataE[8] = {82, 97, 121, 68, 97, 116, 97, 0};
.global .align 1 .b8 _ZN21rti_internal_typename2bcE[7] = {102, 108, 111, 97, 116, 50, 0};
.global .align 1 .b8 _ZN21rti_internal_typename3rayE[11] = {111, 112, 116, 105, 120, 58, 58, 82, 97, 121, 0};
.global .align 1 .b8 _ZN21rti_internal_typename5t_hitE[6] = {102, 108, 111, 97, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum12launch_indexE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum9seed_baseE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12frame_numberE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum14render_task_idE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum15intersectionIdsE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7decalIdE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8ray_dataE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum2bcE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum3rayE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum5t_hitE = 4919;
.global .align 1 .b8 _ZN21rti_internal_semantic12launch_indexE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic9seed_baseE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12frame_numberE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic14render_task_idE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic15intersectionIdsE[26] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 105, 110, 116, 101, 114, 115, 101, 99, 116, 105, 111, 110, 73, 100, 115, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic7decalIdE[18] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 100, 101, 99, 97, 108, 73, 100, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic8ray_dataE[10] = {114, 116, 80, 97, 121, 108, 111, 97, 100, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic2bcE[13] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 98, 99, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic3rayE[13] = {114, 116, 67, 117, 114, 114, 101, 110, 116, 82, 97, 121, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic5t_hitE[23] = {114, 116, 73, 110, 116, 101, 114, 115, 101, 99, 116, 105, 111, 110, 68, 105, 115, 116, 97, 110, 99, 101, 0};
.global .align 1 .b8 _ZN23rti_internal_annotation12launch_indexE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation9seed_baseE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12frame_numberE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation14render_task_idE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation15intersectionIdsE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7decalIdE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8ray_dataE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation2bcE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation3rayE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation5t_hitE[1];

.visible .func  (.param .align 8 .b8 func_retval0[24]) _Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E(
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_0,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_1,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_2,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_3
)
{
	.reg .f32 	%f<54>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_0];
	ld.param.u64 	%rd2, [_Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_1];
	ld.param.u64 	%rd3, [_Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_2];
	ld.param.u64 	%rd4, [_Z11interpolateRKN3rtt7stellar4Vec2IfEES4_S4_RKNS0_7ADReal2E_param_3];
	ld.v2.f32 	{%f1, %f2}, [%rd4];
	mov.f32 	%f4, 0f3F800000;
	sub.f32 	%f5, %f4, %f1;
	sub.f32 	%f7, %f5, %f2;
	ld.v2.f32 	{%f8, %f9}, [%rd1];
	ld.v2.f32 	{%f12, %f13}, [%rd2];
	mul.f32 	%f15, %f1, %f12;
	mul.f32 	%f17, %f1, %f13;
	fma.rn.f32 	%f18, %f8, %f7, %f15;
	fma.rn.f32 	%f19, %f7, %f9, %f17;
	ld.v2.f32 	{%f20, %f21}, [%rd3];
	fma.rn.f32 	%f24, %f2, %f20, %f18;
	fma.rn.f32 	%f25, %f2, %f21, %f19;
	ld.v2.f32 	{%f26, %f27}, [%rd4+8];
	sub.f32 	%f29, %f4, %f26;
	sub.f32 	%f31, %f29, %f27;
	mul.f32 	%f32, %f26, %f12;
	mul.f32 	%f33, %f26, %f13;
	fma.rn.f32 	%f34, %f8, %f31, %f32;
	fma.rn.f32 	%f35, %f31, %f9, %f33;
	fma.rn.f32 	%f36, %f27, %f20, %f34;
	fma.rn.f32 	%f37, %f27, %f21, %f35;
	ld.v2.f32 	{%f38, %f39}, [%rd4+16];
	sub.f32 	%f41, %f4, %f38;
	sub.f32 	%f43, %f41, %f39;
	mul.f32 	%f44, %f38, %f12;
	mul.f32 	%f45, %f38, %f13;
	fma.rn.f32 	%f46, %f8, %f43, %f44;
	fma.rn.f32 	%f47, %f43, %f9, %f45;
	fma.rn.f32 	%f48, %f39, %f20, %f46;
	fma.rn.f32 	%f49, %f39, %f21, %f47;
	sub.f32 	%f50, %f36, %f24;
	sub.f32 	%f51, %f37, %f25;
	sub.f32 	%f52, %f48, %f24;
	sub.f32 	%f53, %f49, %f25;
	st.param.f32	[func_retval0+0], %f24;
	st.param.f32	[func_retval0+4], %f25;
	st.param.f32	[func_retval0+8], %f50;
	st.param.f32	[func_retval0+12], %f51;
	st.param.f32	[func_retval0+16], %f52;
	st.param.f32	[func_retval0+20], %f53;
	ret;
}

	// .globl	_Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3_
.visible .func  (.param .align 8 .b8 func_retval0[8]) _Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3_(
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_0,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_1,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_2,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_3
)
{
	.reg .f32 	%f<26>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_0];
	ld.param.u64 	%rd2, [_Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_1];
	ld.param.u64 	%rd3, [_Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_2];
	ld.param.u64 	%rd4, [_Z11interpolateIN3rtt7stellar4Vec2IfEEET_RKS4_S6_S6_RKS3__param_3];
	ld.v2.f32 	{%f1, %f2}, [%rd4];
	mov.f32 	%f4, 0f3F800000;
	sub.f32 	%f5, %f4, %f1;
	sub.f32 	%f7, %f5, %f2;
	ld.v2.f32 	{%f8, %f9}, [%rd1];
	ld.v2.f32 	{%f12, %f13}, [%rd2];
	mul.f32 	%f15, %f1, %f12;
	mul.f32 	%f17, %f1, %f13;
	fma.rn.f32 	%f18, %f8, %f7, %f15;
	fma.rn.f32 	%f19, %f7, %f9, %f17;
	ld.v2.f32 	{%f20, %f21}, [%rd3];
	fma.rn.f32 	%f24, %f2, %f20, %f18;
	fma.rn.f32 	%f25, %f2, %f21, %f19;
	st.param.f32	[func_retval0+0], %f24;
	st.param.f32	[func_retval0+4], %f25;
	ret;
}

	// .globl	_Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E
.visible .func  (.param .align 16 .b8 func_retval0[48]) _Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E(
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_0,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_1,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_2,
	.param .b64 _Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_3
)
{
	.reg .f32 	%f<74>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_0];
	ld.param.u64 	%rd2, [_Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_1];
	ld.param.u64 	%rd3, [_Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_2];
	ld.param.u64 	%rd4, [_Z11interpolateRKN3rtt7stellar4Vec3IfEES4_S4_RKNS0_7ADReal2E_param_3];
	ld.v2.f32 	{%f1, %f2}, [%rd4];
	mov.f32 	%f4, 0f3F800000;
	sub.f32 	%f5, %f4, %f1;
	sub.f32 	%f7, %f5, %f2;
	ld.v4.f32 	{%f8, %f9, %f10, %f11}, [%rd1];
	ld.v4.f32 	{%f15, %f16, %f17, %f18}, [%rd2];
	mul.f32 	%f20, %f1, %f15;
	mul.f32 	%f22, %f1, %f16;
	mul.f32 	%f24, %f1, %f17;
	fma.rn.f32 	%f25, %f8, %f7, %f20;
	fma.rn.f32 	%f26, %f7, %f9, %f22;
	fma.rn.f32 	%f27, %f7, %f10, %f24;
	ld.v4.f32 	{%f28, %f29, %f30, %f31}, [%rd3];
	fma.rn.f32 	%f35, %f2, %f28, %f25;
	fma.rn.f32 	%f36, %f2, %f29, %f26;
	fma.rn.f32 	%f37, %f2, %f30, %f27;
	ld.v2.f32 	{%f38, %f39}, [%rd4+8];
	sub.f32 	%f41, %f4, %f38;
	sub.f32 	%f43, %f41, %f39;
	mul.f32 	%f44, %f38, %f15;
	mul.f32 	%f45, %f38, %f16;
	mul.f32 	%f46, %f38, %f17;
	fma.rn.f32 	%f47, %f8, %f43, %f44;
	fma.rn.f32 	%f48, %f43, %f9, %f45;
	fma.rn.f32 	%f49, %f43, %f10, %f46;
	fma.rn.f32 	%f50, %f39, %f28, %f47;
	fma.rn.f32 	%f51, %f39, %f29, %f48;
	fma.rn.f32 	%f52, %f39, %f30, %f49;
	ld.v2.f32 	{%f53, %f54}, [%rd4+16];
	sub.f32 	%f56, %f4, %f53;
	sub.f32 	%f58, %f56, %f54;
	mul.f32 	%f59, %f53, %f15;
	mul.f32 	%f60, %f53, %f16;
	mul.f32 	%f61, %f53, %f17;
	fma.rn.f32 	%f62, %f8, %f58, %f59;
	fma.rn.f32 	%f63, %f58, %f9, %f60;
	fma.rn.f32 	%f64, %f58, %f10, %f61;
	fma.rn.f32 	%f65, %f54, %f28, %f62;
	fma.rn.f32 	%f66, %f54, %f29, %f63;
	fma.rn.f32 	%f67, %f54, %f30, %f64;
	sub.f32 	%f68, %f50, %f35;
	sub.f32 	%f69, %f51, %f36;
	sub.f32 	%f70, %f52, %f37;
	sub.f32 	%f71, %f65, %f35;
	sub.f32 	%f72, %f66, %f36;
	sub.f32 	%f73, %f67, %f37;
	st.param.f32	[func_retval0+0], %f35;
	st.param.f32	[func_retval0+4], %f36;
	st.param.f32	[func_retval0+8], %f37;
	st.param.b32	[func_retval0+12], %r1;
	st.param.f32	[func_retval0+16], %f68;
	st.param.f32	[func_retval0+20], %f69;
	st.param.f32	[func_retval0+24], %f70;
	st.param.b32	[func_retval0+28], %r2;
	st.param.f32	[func_retval0+32], %f71;
	st.param.f32	[func_retval0+36], %f72;
	st.param.f32	[func_retval0+40], %f73;
	st.param.b32	[func_retval0+44], %r3;
	ret;
}

	// .globl	_Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE
.visible .func  (.param .align 16 .b8 func_retval0[16]) _Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE(
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_0,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_1,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_2,
	.param .b64 _Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_3
)
{
	.reg .f32 	%f<38>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_0];
	ld.param.u64 	%rd2, [_Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_1];
	ld.param.u64 	%rd3, [_Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_2];
	ld.param.u64 	%rd4, [_Z11interpolateIN3rtt7stellar4Vec3IfEEET_RKS4_S6_S6_RKNS1_4Vec2IfEE_param_3];
	ld.v2.f32 	{%f1, %f2}, [%rd4];
	mov.f32 	%f4, 0f3F800000;
	sub.f32 	%f5, %f4, %f1;
	sub.f32 	%f7, %f5, %f2;
	ld.v4.f32 	{%f8, %f9, %f10, %f11}, [%rd1];
	ld.v4.f32 	{%f15, %f16, %f17, %f18}, [%rd2];
	mul.f32 	%f20, %f1, %f15;
	mul.f32 	%f22, %f1, %f16;
	mul.f32 	%f24, %f1, %f17;
	fma.rn.f32 	%f25, %f8, %f7, %f20;
	fma.rn.f32 	%f26, %f7, %f9, %f22;
	fma.rn.f32 	%f27, %f7, %f10, %f24;
	ld.v4.f32 	{%f28, %f29, %f30, %f31}, [%rd3];
	fma.rn.f32 	%f35, %f2, %f28, %f25;
	fma.rn.f32 	%f36, %f2, %f29, %f26;
	fma.rn.f32 	%f37, %f2, %f30, %f27;
	st.param.f32	[func_retval0+0], %f35;
	st.param.f32	[func_retval0+4], %f36;
	st.param.f32	[func_retval0+8], %f37;
	st.param.b32	[func_retval0+12], %r1;
	ret;
}

	// .globl	_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4_
.visible .func  (.param .align 8 .b8 func_retval0[8]) _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4_(
	.param .b64 _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_0,
	.param .b64 _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_1,
	.param .b64 _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_2,
	.param .b64 _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_3,
	.param .b64 _Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_4
)
{
	.reg .f32 	%f<69>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_0];
	ld.param.u64 	%rd2, [_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_2];
	ld.param.u64 	%rd3, [_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_3];
	ld.param.u64 	%rd4, [_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_4];
	ld.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	ld.param.u64 	%rd5, [_Z12barycentricsRKN3rtt7stellar4Vec3IfEES4_S4_S4_S4__param_1];
	ld.v4.f32 	{%f8, %f9, %f10, %f11}, [%rd5];
	mul.f32 	%f13, %f9, %f3;
	mul.f32 	%f16, %f10, %f2;
	sub.f32 	%f17, %f13, %f16;
	mul.f32 	%f18, %f10, %f1;
	mul.f32 	%f19, %f8, %f3;
	sub.f32 	%f20, %f18, %f19;
	mul.f32 	%f21, %f8, %f2;
	mul.f32 	%f22, %f9, %f1;
	sub.f32 	%f23, %f21, %f22;
	ld.v4.f32 	{%f24, %f25, %f26, %f27}, [%rd3];
	mul.f32 	%f29, %f20, %f25;
	fma.rn.f32 	%f31, %f17, %f24, %f29;
	fma.rn.f32 	%f33, %f23, %f26, %f31;
	rcp.rn.f32 	%f34, %f33;
	ld.v4.f32 	{%f35, %f36, %f37, %f38}, [%rd1];
	ld.v4.f32 	{%f40, %f41, %f42, %f43}, [%rd2];
	sub.f32 	%f45, %f35, %f40;
	sub.f32 	%f48, %f36, %f41;
	sub.f32 	%f51, %f37, %f42;
	mul.f32 	%f52, %f20, %f48;
	fma.rn.f32 	%f53, %f17, %f45, %f52;
	fma.rn.f32 	%f54, %f23, %f51, %f53;
	mul.f32 	%f55, %f34, %f54;
	mul.f32 	%f56, %f48, %f26;
	mul.f32 	%f57, %f51, %f25;
	sub.f32 	%f58, %f56, %f57;
	mul.f32 	%f59, %f51, %f24;
	mul.f32 	%f60, %f45, %f26;
	sub.f32 	%f61, %f59, %f60;
	mul.f32 	%f62, %f45, %f25;
	mul.f32 	%f63, %f48, %f24;
	sub.f32 	%f64, %f62, %f63;
	mul.f32 	%f65, %f61, %f9;
	fma.rn.f32 	%f66, %f58, %f8, %f65;
	fma.rn.f32 	%f67, %f64, %f10, %f66;
	mul.f32 	%f68, %f34, %f67;
	st.param.f32	[func_retval0+0], %f55;
	st.param.f32	[func_retval0+4], %f68;
	ret;
}

	// .globl	_Z16closest_hit_implPFN3rtt7stellar15MLCShaderResultEPKvNS0_11MLCRaystackEiNS0_11MLCFragmentENS0_4Vec2IfEEiNS0_17MLCCameraInstanceENS0_7ADReal2E6float4fijfE
.visible .func _Z16closest_hit_implPFN3rtt7stellar15MLCShaderResultEPKvNS0_11MLCRaystackEiNS0_11MLCFragmentENS0_4Vec2IfEEiNS0_17MLCCameraInstanceENS0_7ADReal2E6float4fijfE(
	.param .b64 _Z16closest_hit_implPFN3rtt7stellar15MLCShaderResultEPKvNS0_11MLCRaystackEiNS0_11MLCFragmentENS0_4Vec2IfEEiNS0_17MLCCameraInstanceENS0_7ADReal2E6float4fijfE_param_0
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<22>;
	.reg .f32 	%f<918>;
	.reg .b32 	%r<134>;
	.reg .b64 	%rd<131>;


	ld.global.s32 	%rd16, [render_task_id];
	mov.u64 	%rd21, render_task_data;
	cvta.global.u64 	%rd15, %rd21;
	mov.u32 	%r13, 1;
	mov.u32 	%r14, 272;
	mov.u64 	%rd129, 0;
	// inline asm
	call (%rd14), _rt_buffer_get_64, (%rd15, %r13, %r14, %rd16, %rd129, %rd129, %rd129);
	// inline asm
	ld.global.v4.u32 	{%r15, %r16, %r17, %r18}, [intersectionIds];
	ld.global.u32 	%r7, [decalId];
	setp.eq.s32	%p1, %r7, -1;
	@%p1 bra 	BB5_2;

	mul.wide.s32 	%rd27, %r7, 176;
	add.s64 	%rd23, %rd27, 512;
	ld.u32 	%r19, [%rd14+188];
	mov.u64 	%rd26, 0;
	// inline asm
	call (%rd129), _rt_buffer_get_id_64, (%r19, %r13, %r13, %rd23, %rd26, %rd26, %rd26);
	// inline asm

BB5_2:
	mul.wide.s32 	%rd5, %r17, 160;
	add.s64 	%rd6, %rd129, 4;
	setp.eq.s64	%p2, %rd129, 0;
	@%p2 bra 	BB5_4;

	ld.u32 	%r133, [%rd6];
	bra.uni 	BB5_5;

BB5_4:
	add.s64 	%rd29, %rd5, 512;
	ld.u32 	%r22, [%rd14+180];
	mov.u64 	%rd32, 0;
	// inline asm
	call (%rd28), _rt_buffer_get_id_64, (%r22, %r13, %r13, %rd29, %rd32, %rd32, %rd32);
	// inline asm
	ld.u32 	%r133, [%rd28+20];

BB5_5:
	ld.global.f32 	%f1, [t_hit];
	mul.wide.s32 	%rd78, %r16, 16;
	add.s64 	%rd34, %rd78, 512;
	ld.u32 	%r25, [%rd14+172];
	mov.u64 	%rd77, 0;
	// inline asm
	call (%rd33), _rt_buffer_get_id_64, (%r25, %r13, %r13, %rd34, %rd77, %rd77, %rd77);
	// inline asm
	mul.lo.s32 	%r52, %r15, 3;
	mul.wide.s32 	%rd79, %r52, 4;
	add.s64 	%rd39, %rd79, 512;
	ld.u32 	%r28, [%rd33+4];
	// inline asm
	call (%rd38), _rt_buffer_get_id_64, (%r28, %r13, %r13, %rd39, %rd77, %rd77, %rd77);
	// inline asm
	ld.u32 	%r53, [%rd38];
	add.s32 	%r54, %r52, 1;
	mul.wide.s32 	%rd80, %r54, 4;
	add.s64 	%rd44, %rd80, 512;
	ld.u32 	%r31, [%rd33+4];
	// inline asm
	call (%rd43), _rt_buffer_get_id_64, (%r31, %r13, %r13, %rd44, %rd77, %rd77, %rd77);
	// inline asm
	ld.u32 	%r55, [%rd43];
	add.s32 	%r56, %r52, 2;
	mul.wide.s32 	%rd81, %r56, 4;
	add.s64 	%rd49, %rd81, 512;
	ld.u32 	%r34, [%rd33+4];
	// inline asm
	call (%rd48), _rt_buffer_get_id_64, (%r34, %r13, %r13, %rd49, %rd77, %rd77, %rd77);
	// inline asm
	ld.u32 	%r57, [%rd48];
	ld.u32 	%r37, [%rd14+180];
	add.s64 	%rd59, %rd5, 512;
	// inline asm
	call (%rd53), _rt_buffer_get_id_64, (%r37, %r13, %r13, %rd59, %rd77, %rd77, %rd77);
	// inline asm
	ld.u32 	%r40, [%rd14+180];
	// inline asm
	call (%rd58), _rt_buffer_get_id_64, (%r40, %r13, %r13, %rd59, %rd77, %rd77, %rd77);
	// inline asm
	mul.wide.s32 	%rd82, %r53, 52;
	add.s64 	%rd64, %rd82, 512;
	ld.u32 	%r43, [%rd33+12];
	// inline asm
	call (%rd63), _rt_buffer_get_id_64, (%r43, %r13, %r13, %rd64, %rd77, %rd77, %rd77);
	// inline asm
	mul.wide.s32 	%rd83, %r55, 52;
	add.s64 	%rd69, %rd83, 512;
	ld.u32 	%r46, [%rd33+12];
	// inline asm
	call (%rd68), _rt_buffer_get_id_64, (%r46, %r13, %r13, %rd69, %rd77, %rd77, %rd77);
	// inline asm
	mul.wide.s32 	%rd84, %r57, 52;
	add.s64 	%rd74, %rd84, 512;
	ld.u32 	%r49, [%rd33+12];
	// inline asm
	call (%rd73), _rt_buffer_get_id_64, (%r49, %r13, %r13, %rd74, %rd77, %rd77, %rd77);
	// inline asm
	ld.f32 	%f119, [%rd63+8];
	ld.v4.f32 	{%f120, %f121, %f122, %f123}, [%rd53+80];
	ld.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd53+64];
	fma.rn.f32 	%f130, %f125, %f119, %f120;
	fma.rn.f32 	%f133, %f126, %f119, %f121;
	fma.rn.f32 	%f136, %f127, %f119, %f122;
	ld.f32 	%f137, [%rd63+4];
	ld.v4.f32 	{%f138, %f139, %f140, %f141}, [%rd53+48];
	fma.rn.f32 	%f143, %f138, %f137, %f130;
	fma.rn.f32 	%f145, %f139, %f137, %f133;
	fma.rn.f32 	%f147, %f140, %f137, %f136;
	ld.f32 	%f148, [%rd63];
	ld.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd53+32];
	fma.rn.f32 	%f154, %f149, %f148, %f143;
	fma.rn.f32 	%f156, %f150, %f148, %f145;
	fma.rn.f32 	%f158, %f151, %f148, %f147;
	ld.f32 	%f159, [%rd68+8];
	fma.rn.f32 	%f160, %f125, %f159, %f120;
	fma.rn.f32 	%f161, %f126, %f159, %f121;
	fma.rn.f32 	%f162, %f127, %f159, %f122;
	ld.f32 	%f163, [%rd68+4];
	fma.rn.f32 	%f164, %f138, %f163, %f160;
	fma.rn.f32 	%f165, %f139, %f163, %f161;
	fma.rn.f32 	%f166, %f140, %f163, %f162;
	ld.f32 	%f167, [%rd68];
	fma.rn.f32 	%f168, %f149, %f167, %f164;
	fma.rn.f32 	%f169, %f150, %f167, %f165;
	fma.rn.f32 	%f170, %f151, %f167, %f166;
	ld.f32 	%f171, [%rd73+8];
	fma.rn.f32 	%f172, %f125, %f171, %f120;
	fma.rn.f32 	%f173, %f126, %f171, %f121;
	fma.rn.f32 	%f174, %f127, %f171, %f122;
	ld.f32 	%f175, [%rd73+4];
	fma.rn.f32 	%f176, %f138, %f175, %f172;
	fma.rn.f32 	%f177, %f139, %f175, %f173;
	fma.rn.f32 	%f178, %f140, %f175, %f174;
	ld.f32 	%f179, [%rd73];
	fma.rn.f32 	%f180, %f149, %f179, %f176;
	fma.rn.f32 	%f181, %f150, %f179, %f177;
	fma.rn.f32 	%f182, %f151, %f179, %f178;
	sub.f32 	%f183, %f167, %f148;
	sub.f32 	%f184, %f163, %f137;
	sub.f32 	%f185, %f159, %f119;
	sub.f32 	%f186, %f179, %f148;
	sub.f32 	%f187, %f175, %f137;
	sub.f32 	%f188, %f171, %f119;
	mul.f32 	%f189, %f184, %f188;
	mul.f32 	%f190, %f185, %f187;
	sub.f32 	%f191, %f189, %f190;
	mul.f32 	%f192, %f185, %f186;
	mul.f32 	%f193, %f183, %f188;
	sub.f32 	%f194, %f192, %f193;
	mul.f32 	%f195, %f183, %f187;
	mul.f32 	%f196, %f184, %f186;
	sub.f32 	%f197, %f195, %f196;
	mul.f32 	%f198, %f194, %f194;
	fma.rn.f32 	%f199, %f191, %f191, %f198;
	fma.rn.f32 	%f200, %f197, %f197, %f199;
	sqrt.rn.f32 	%f201, %f200;
	rcp.rn.f32 	%f202, %f201;
	mul.f32 	%f203, %f202, %f191;
	mul.f32 	%f204, %f202, %f194;
	mul.f32 	%f205, %f197, %f202;
	ld.v4.f32 	{%f206, %f207, %f208, %f209}, [%rd58+96];
	mul.f32 	%f213, %f205, %f208;
	ld.v4.f32 	{%f214, %f215, %f216, %f217}, [%rd58+112];
	mul.f32 	%f221, %f205, %f216;
	ld.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd58+128];
	mul.f32 	%f229, %f205, %f224;
	fma.rn.f32 	%f230, %f207, %f204, %f213;
	fma.rn.f32 	%f231, %f215, %f204, %f221;
	fma.rn.f32 	%f232, %f223, %f204, %f229;
	fma.rn.f32 	%f233, %f206, %f203, %f230;
	fma.rn.f32 	%f234, %f214, %f203, %f231;
	fma.rn.f32 	%f235, %f222, %f203, %f232;
	mul.f32 	%f236, %f234, %f234;
	fma.rn.f32 	%f237, %f233, %f233, %f236;
	fma.rn.f32 	%f238, %f235, %f235, %f237;
	sqrt.rn.f32 	%f239, %f238;
	rcp.rn.f32 	%f240, %f239;
	mul.f32 	%f2, %f233, %f240;
	mul.f32 	%f3, %f234, %f240;
	mul.f32 	%f4, %f235, %f240;
	sub.f32 	%f241, %f168, %f154;
	sub.f32 	%f242, %f169, %f156;
	sub.f32 	%f243, %f170, %f158;
	sub.f32 	%f244, %f180, %f154;
	sub.f32 	%f245, %f181, %f156;
	sub.f32 	%f246, %f182, %f158;
	ld.global.u64 	%rd85, [ray_data+16];
	ld.u32 	%r58, [%rd85+24];
	add.s32 	%r59, %r58, -1;
	mul.wide.s32 	%rd86, %r59, 112;
	add.s64 	%rd87, %rd85, %rd86;
	ld.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd87+32];
	ld.v4.f32 	{%f254, %f255, %f256, %f257}, [%rd87+48];
	add.f32 	%f259, %f247, %f254;
	add.f32 	%f261, %f248, %f255;
	add.f32 	%f263, %f249, %f256;
	ld.v4.f32 	{%f264, %f265, %f266, %f267}, [%rd87+80];
	ld.v4.f32 	{%f271, %f272, %f273, %f274}, [%rd87+96];
	add.f32 	%f276, %f264, %f271;
	add.f32 	%f278, %f265, %f272;
	add.f32 	%f280, %f266, %f273;
	mul.f32 	%f281, %f246, %f278;
	mul.f32 	%f282, %f245, %f280;
	sub.f32 	%f283, %f281, %f282;
	mul.f32 	%f284, %f244, %f280;
	mul.f32 	%f285, %f246, %f276;
	sub.f32 	%f286, %f284, %f285;
	mul.f32 	%f287, %f245, %f276;
	mul.f32 	%f288, %f244, %f278;
	sub.f32 	%f289, %f287, %f288;
	mul.f32 	%f290, %f242, %f286;
	fma.rn.f32 	%f291, %f241, %f283, %f290;
	fma.rn.f32 	%f292, %f243, %f289, %f291;
	rcp.rn.f32 	%f293, %f292;
	sub.f32 	%f294, %f259, %f154;
	sub.f32 	%f295, %f261, %f156;
	sub.f32 	%f296, %f263, %f158;
	mul.f32 	%f297, %f295, %f286;
	fma.rn.f32 	%f298, %f294, %f283, %f297;
	fma.rn.f32 	%f299, %f296, %f289, %f298;
	mul.f32 	%f5, %f293, %f299;
	mul.f32 	%f300, %f243, %f295;
	mul.f32 	%f301, %f242, %f296;
	sub.f32 	%f302, %f300, %f301;
	mul.f32 	%f303, %f241, %f296;
	mul.f32 	%f304, %f243, %f294;
	sub.f32 	%f305, %f303, %f304;
	mul.f32 	%f306, %f242, %f294;
	mul.f32 	%f307, %f241, %f295;
	sub.f32 	%f308, %f306, %f307;
	mul.f32 	%f309, %f278, %f305;
	fma.rn.f32 	%f310, %f276, %f302, %f309;
	fma.rn.f32 	%f311, %f308, %f280, %f310;
	mul.f32 	%f6, %f293, %f311;
	ld.v4.f32 	{%f312, %f313, %f314, %f315}, [%rd87+64];
	add.f32 	%f317, %f247, %f312;
	add.f32 	%f319, %f248, %f313;
	add.f32 	%f321, %f249, %f314;
	ld.v4.f32 	{%f322, %f323, %f324, %f325}, [%rd87+112];
	add.f32 	%f327, %f264, %f322;
	add.f32 	%f329, %f265, %f323;
	add.f32 	%f331, %f266, %f324;
	mul.f32 	%f332, %f246, %f329;
	mul.f32 	%f333, %f245, %f331;
	sub.f32 	%f334, %f332, %f333;
	mul.f32 	%f335, %f244, %f331;
	mul.f32 	%f336, %f246, %f327;
	sub.f32 	%f337, %f335, %f336;
	mul.f32 	%f338, %f245, %f327;
	mul.f32 	%f339, %f244, %f329;
	sub.f32 	%f340, %f338, %f339;
	mul.f32 	%f341, %f242, %f337;
	fma.rn.f32 	%f342, %f241, %f334, %f341;
	fma.rn.f32 	%f343, %f243, %f340, %f342;
	rcp.rn.f32 	%f344, %f343;
	sub.f32 	%f345, %f317, %f154;
	sub.f32 	%f346, %f319, %f156;
	sub.f32 	%f347, %f321, %f158;
	mul.f32 	%f348, %f346, %f337;
	fma.rn.f32 	%f349, %f345, %f334, %f348;
	fma.rn.f32 	%f350, %f347, %f340, %f349;
	mul.f32 	%f7, %f344, %f350;
	mul.f32 	%f351, %f243, %f346;
	mul.f32 	%f352, %f242, %f347;
	sub.f32 	%f353, %f351, %f352;
	mul.f32 	%f354, %f241, %f347;
	mul.f32 	%f355, %f243, %f345;
	sub.f32 	%f356, %f354, %f355;
	mul.f32 	%f357, %f242, %f345;
	mul.f32 	%f358, %f241, %f346;
	sub.f32 	%f359, %f357, %f358;
	mul.f32 	%f360, %f329, %f356;
	fma.rn.f32 	%f361, %f327, %f353, %f360;
	fma.rn.f32 	%f362, %f359, %f331, %f361;
	mul.f32 	%f8, %f344, %f362;
	ld.global.v2.f32 	{%f363, %f364}, [bc];
	mov.f32 	%f365, 0f3F800000;
	sub.f32 	%f366, %f365, %f363;
	sub.f32 	%f367, %f366, %f364;
	mul.f32 	%f368, %f154, %f367;
	mul.f32 	%f369, %f156, %f367;
	mul.f32 	%f370, %f158, %f367;
	fma.rn.f32 	%f371, %f168, %f363, %f368;
	fma.rn.f32 	%f372, %f169, %f363, %f369;
	fma.rn.f32 	%f373, %f170, %f363, %f370;
	fma.rn.f32 	%f11, %f180, %f364, %f371;
	fma.rn.f32 	%f12, %f181, %f364, %f372;
	fma.rn.f32 	%f13, %f182, %f364, %f373;
	sub.f32 	%f374, %f365, %f5;
	sub.f32 	%f375, %f374, %f6;
	mul.f32 	%f376, %f154, %f375;
	mul.f32 	%f377, %f156, %f375;
	mul.f32 	%f378, %f158, %f375;
	fma.rn.f32 	%f379, %f168, %f5, %f376;
	fma.rn.f32 	%f380, %f169, %f5, %f377;
	fma.rn.f32 	%f381, %f170, %f5, %f378;
	fma.rn.f32 	%f382, %f180, %f6, %f379;
	fma.rn.f32 	%f383, %f181, %f6, %f380;
	fma.rn.f32 	%f384, %f182, %f6, %f381;
	sub.f32 	%f385, %f365, %f7;
	sub.f32 	%f386, %f385, %f8;
	mul.f32 	%f387, %f154, %f386;
	mul.f32 	%f388, %f156, %f386;
	mul.f32 	%f389, %f158, %f386;
	fma.rn.f32 	%f390, %f168, %f7, %f387;
	fma.rn.f32 	%f391, %f169, %f7, %f388;
	fma.rn.f32 	%f392, %f170, %f7, %f389;
	fma.rn.f32 	%f393, %f180, %f8, %f390;
	fma.rn.f32 	%f394, %f181, %f8, %f391;
	fma.rn.f32 	%f395, %f182, %f8, %f392;
	sub.f32 	%f14, %f382, %f11;
	sub.f32 	%f15, %f383, %f12;
	sub.f32 	%f16, %f384, %f13;
	sub.f32 	%f17, %f393, %f11;
	sub.f32 	%f18, %f394, %f12;
	sub.f32 	%f19, %f395, %f13;
	ld.f32 	%f396, [%rd63+20];
	mul.f32 	%f397, %f208, %f396;
	mul.f32 	%f398, %f216, %f396;
	mul.f32 	%f399, %f224, %f396;
	ld.f32 	%f400, [%rd63+16];
	fma.rn.f32 	%f401, %f207, %f400, %f397;
	fma.rn.f32 	%f402, %f215, %f400, %f398;
	fma.rn.f32 	%f403, %f223, %f400, %f399;
	ld.f32 	%f404, [%rd63+12];
	fma.rn.f32 	%f405, %f206, %f404, %f401;
	fma.rn.f32 	%f406, %f214, %f404, %f402;
	fma.rn.f32 	%f407, %f222, %f404, %f403;
	ld.f32 	%f408, [%rd68+20];
	mul.f32 	%f409, %f208, %f408;
	mul.f32 	%f410, %f216, %f408;
	mul.f32 	%f411, %f224, %f408;
	ld.f32 	%f412, [%rd68+16];
	fma.rn.f32 	%f413, %f207, %f412, %f409;
	fma.rn.f32 	%f414, %f215, %f412, %f410;
	fma.rn.f32 	%f415, %f223, %f412, %f411;
	ld.f32 	%f416, [%rd68+12];
	fma.rn.f32 	%f417, %f206, %f416, %f413;
	fma.rn.f32 	%f418, %f214, %f416, %f414;
	fma.rn.f32 	%f419, %f222, %f416, %f415;
	ld.f32 	%f420, [%rd73+20];
	mul.f32 	%f421, %f208, %f420;
	mul.f32 	%f422, %f216, %f420;
	mul.f32 	%f423, %f224, %f420;
	ld.f32 	%f424, [%rd73+16];
	fma.rn.f32 	%f425, %f207, %f424, %f421;
	fma.rn.f32 	%f426, %f215, %f424, %f422;
	fma.rn.f32 	%f427, %f223, %f424, %f423;
	ld.f32 	%f428, [%rd73+12];
	fma.rn.f32 	%f429, %f206, %f428, %f425;
	fma.rn.f32 	%f430, %f214, %f428, %f426;
	fma.rn.f32 	%f431, %f222, %f428, %f427;
	mul.f32 	%f432, %f363, %f417;
	mul.f32 	%f433, %f363, %f418;
	mul.f32 	%f434, %f363, %f419;
	fma.rn.f32 	%f435, %f367, %f405, %f432;
	fma.rn.f32 	%f436, %f367, %f406, %f433;
	fma.rn.f32 	%f437, %f367, %f407, %f434;
	fma.rn.f32 	%f438, %f364, %f429, %f435;
	fma.rn.f32 	%f439, %f364, %f430, %f436;
	fma.rn.f32 	%f440, %f364, %f431, %f437;
	mul.f32 	%f441, %f5, %f417;
	mul.f32 	%f442, %f5, %f418;
	mul.f32 	%f443, %f5, %f419;
	fma.rn.f32 	%f444, %f375, %f405, %f441;
	fma.rn.f32 	%f445, %f375, %f406, %f442;
	fma.rn.f32 	%f446, %f375, %f407, %f443;
	fma.rn.f32 	%f447, %f6, %f429, %f444;
	fma.rn.f32 	%f448, %f6, %f430, %f445;
	fma.rn.f32 	%f449, %f6, %f431, %f446;
	mul.f32 	%f450, %f7, %f417;
	mul.f32 	%f451, %f7, %f418;
	mul.f32 	%f452, %f7, %f419;
	fma.rn.f32 	%f453, %f405, %f386, %f450;
	fma.rn.f32 	%f454, %f406, %f386, %f451;
	fma.rn.f32 	%f455, %f386, %f407, %f452;
	fma.rn.f32 	%f456, %f8, %f429, %f453;
	fma.rn.f32 	%f457, %f8, %f430, %f454;
	fma.rn.f32 	%f458, %f8, %f431, %f455;
	sub.f32 	%f459, %f447, %f438;
	sub.f32 	%f460, %f448, %f439;
	sub.f32 	%f461, %f449, %f440;
	sub.f32 	%f462, %f456, %f438;
	sub.f32 	%f463, %f457, %f439;
	sub.f32 	%f464, %f458, %f440;
	mul.f32 	%f465, %f439, %f439;
	fma.rn.f32 	%f466, %f438, %f438, %f465;
	fma.rn.f32 	%f467, %f440, %f440, %f466;
	rsqrt.approx.f32 	%f468, %f467;
	mul.f32 	%f20, %f438, %f468;
	mul.f32 	%f21, %f439, %f468;
	mul.f32 	%f22, %f468, %f440;
	mul.f32 	%f23, %f459, %f468;
	mul.f32 	%f24, %f468, %f460;
	mul.f32 	%f25, %f468, %f461;
	mul.f32 	%f26, %f462, %f468;
	mul.f32 	%f27, %f468, %f463;
	mul.f32 	%f28, %f468, %f464;
	ld.f32 	%f469, [%rd63+32];
	mul.f32 	%f470, %f469, %f125;
	mul.f32 	%f471, %f469, %f126;
	mul.f32 	%f472, %f469, %f127;
	ld.f32 	%f473, [%rd63+28];
	fma.rn.f32 	%f474, %f138, %f473, %f470;
	fma.rn.f32 	%f475, %f139, %f473, %f471;
	fma.rn.f32 	%f476, %f140, %f473, %f472;
	ld.f32 	%f477, [%rd63+24];
	fma.rn.f32 	%f478, %f149, %f477, %f474;
	fma.rn.f32 	%f479, %f150, %f477, %f475;
	fma.rn.f32 	%f480, %f151, %f477, %f476;
	ld.f32 	%f481, [%rd68+32];
	mul.f32 	%f482, %f481, %f125;
	mul.f32 	%f483, %f481, %f126;
	mul.f32 	%f484, %f481, %f127;
	ld.f32 	%f485, [%rd68+28];
	fma.rn.f32 	%f486, %f138, %f485, %f482;
	fma.rn.f32 	%f487, %f139, %f485, %f483;
	fma.rn.f32 	%f488, %f140, %f485, %f484;
	ld.f32 	%f489, [%rd68+24];
	fma.rn.f32 	%f490, %f149, %f489, %f486;
	fma.rn.f32 	%f491, %f150, %f489, %f487;
	fma.rn.f32 	%f492, %f151, %f489, %f488;
	ld.f32 	%f493, [%rd73+32];
	mul.f32 	%f494, %f493, %f125;
	mul.f32 	%f495, %f493, %f126;
	mul.f32 	%f496, %f493, %f127;
	ld.f32 	%f497, [%rd73+28];
	fma.rn.f32 	%f498, %f138, %f497, %f494;
	fma.rn.f32 	%f499, %f139, %f497, %f495;
	fma.rn.f32 	%f500, %f140, %f497, %f496;
	ld.f32 	%f501, [%rd73+24];
	fma.rn.f32 	%f502, %f149, %f501, %f498;
	fma.rn.f32 	%f503, %f150, %f501, %f499;
	fma.rn.f32 	%f504, %f151, %f501, %f500;
	mul.f32 	%f505, %f363, %f490;
	mul.f32 	%f506, %f363, %f491;
	mul.f32 	%f507, %f363, %f492;
	fma.rn.f32 	%f508, %f367, %f478, %f505;
	fma.rn.f32 	%f509, %f367, %f479, %f506;
	fma.rn.f32 	%f510, %f367, %f480, %f507;
	fma.rn.f32 	%f511, %f364, %f502, %f508;
	fma.rn.f32 	%f512, %f364, %f503, %f509;
	fma.rn.f32 	%f513, %f364, %f504, %f510;
	mul.f32 	%f514, %f5, %f490;
	mul.f32 	%f515, %f5, %f491;
	mul.f32 	%f516, %f5, %f492;
	fma.rn.f32 	%f517, %f375, %f478, %f514;
	fma.rn.f32 	%f518, %f375, %f479, %f515;
	fma.rn.f32 	%f519, %f375, %f480, %f516;
	fma.rn.f32 	%f520, %f6, %f502, %f517;
	fma.rn.f32 	%f521, %f6, %f503, %f518;
	fma.rn.f32 	%f522, %f6, %f504, %f519;
	mul.f32 	%f523, %f7, %f490;
	mul.f32 	%f524, %f7, %f491;
	mul.f32 	%f525, %f7, %f492;
	fma.rn.f32 	%f526, %f386, %f478, %f523;
	fma.rn.f32 	%f527, %f386, %f479, %f524;
	fma.rn.f32 	%f528, %f386, %f480, %f525;
	fma.rn.f32 	%f529, %f8, %f502, %f526;
	fma.rn.f32 	%f530, %f8, %f503, %f527;
	fma.rn.f32 	%f531, %f8, %f504, %f528;
	sub.f32 	%f532, %f520, %f511;
	sub.f32 	%f533, %f521, %f512;
	sub.f32 	%f534, %f522, %f513;
	sub.f32 	%f535, %f529, %f511;
	sub.f32 	%f536, %f530, %f512;
	sub.f32 	%f537, %f531, %f513;
	mul.f32 	%f538, %f21, %f513;
	mul.f32 	%f539, %f22, %f512;
	sub.f32 	%f540, %f538, %f539;
	mul.f32 	%f541, %f22, %f511;
	mul.f32 	%f542, %f20, %f513;
	sub.f32 	%f543, %f541, %f542;
	mul.f32 	%f544, %f20, %f512;
	mul.f32 	%f545, %f21, %f511;
	sub.f32 	%f546, %f544, %f545;
	mul.f32 	%f547, %f24, %f534;
	mul.f32 	%f548, %f25, %f533;
	sub.f32 	%f549, %f547, %f548;
	mul.f32 	%f550, %f25, %f532;
	mul.f32 	%f551, %f23, %f534;
	sub.f32 	%f552, %f550, %f551;
	mul.f32 	%f553, %f23, %f533;
	mul.f32 	%f554, %f24, %f532;
	sub.f32 	%f555, %f553, %f554;
	mul.f32 	%f556, %f27, %f537;
	mul.f32 	%f557, %f28, %f536;
	sub.f32 	%f558, %f556, %f557;
	mul.f32 	%f559, %f28, %f535;
	mul.f32 	%f560, %f26, %f537;
	sub.f32 	%f561, %f559, %f560;
	mul.f32 	%f562, %f26, %f536;
	mul.f32 	%f563, %f27, %f535;
	sub.f32 	%f564, %f562, %f563;
	mul.f32 	%f565, %f543, %f543;
	fma.rn.f32 	%f566, %f540, %f540, %f565;
	fma.rn.f32 	%f567, %f546, %f546, %f566;
	rsqrt.approx.f32 	%f568, %f567;
	mul.f32 	%f569, %f568, %f540;
	mul.f32 	%f570, %f568, %f543;
	mul.f32 	%f571, %f568, %f546;
	mul.f32 	%f572, %f568, %f549;
	mul.f32 	%f573, %f568, %f552;
	mul.f32 	%f574, %f568, %f555;
	mul.f32 	%f575, %f568, %f558;
	mul.f32 	%f576, %f568, %f561;
	mul.f32 	%f577, %f568, %f564;
	mul.f32 	%f578, %f22, %f570;
	mul.f32 	%f579, %f21, %f571;
	sub.f32 	%f29, %f578, %f579;
	mul.f32 	%f580, %f20, %f571;
	mul.f32 	%f581, %f22, %f569;
	sub.f32 	%f30, %f580, %f581;
	mul.f32 	%f582, %f21, %f569;
	mul.f32 	%f583, %f20, %f570;
	sub.f32 	%f31, %f582, %f583;
	mul.f32 	%f584, %f25, %f573;
	mul.f32 	%f585, %f24, %f574;
	sub.f32 	%f32, %f584, %f585;
	mul.f32 	%f586, %f23, %f574;
	mul.f32 	%f587, %f25, %f572;
	sub.f32 	%f33, %f586, %f587;
	mul.f32 	%f588, %f24, %f572;
	mul.f32 	%f589, %f23, %f573;
	sub.f32 	%f34, %f588, %f589;
	mul.f32 	%f590, %f28, %f576;
	mul.f32 	%f591, %f27, %f577;
	sub.f32 	%f35, %f590, %f591;
	mul.f32 	%f592, %f26, %f577;
	mul.f32 	%f593, %f28, %f575;
	sub.f32 	%f36, %f592, %f593;
	mul.f32 	%f594, %f27, %f575;
	mul.f32 	%f595, %f26, %f576;
	sub.f32 	%f37, %f594, %f595;
	mul.f32 	%f596, %f400, %f469;
	mul.f32 	%f597, %f396, %f473;
	sub.f32 	%f598, %f596, %f597;
	mul.f32 	%f599, %f396, %f477;
	mul.f32 	%f600, %f404, %f469;
	sub.f32 	%f601, %f599, %f600;
	mul.f32 	%f602, %f404, %f473;
	mul.f32 	%f603, %f400, %f477;
	sub.f32 	%f604, %f602, %f603;
	mul.f32 	%f605, %f125, %f604;
	mul.f32 	%f606, %f604, %f126;
	mul.f32 	%f607, %f604, %f127;
	fma.rn.f32 	%f608, %f138, %f601, %f605;
	fma.rn.f32 	%f609, %f139, %f601, %f606;
	fma.rn.f32 	%f610, %f140, %f601, %f607;
	fma.rn.f32 	%f611, %f149, %f598, %f608;
	fma.rn.f32 	%f612, %f150, %f598, %f609;
	fma.rn.f32 	%f613, %f151, %f598, %f610;
	mul.f32 	%f614, %f412, %f481;
	mul.f32 	%f615, %f408, %f485;
	sub.f32 	%f616, %f614, %f615;
	mul.f32 	%f617, %f408, %f489;
	mul.f32 	%f618, %f416, %f481;
	sub.f32 	%f619, %f617, %f618;
	mul.f32 	%f620, %f416, %f485;
	mul.f32 	%f621, %f412, %f489;
	sub.f32 	%f622, %f620, %f621;
	mul.f32 	%f623, %f125, %f622;
	mul.f32 	%f624, %f622, %f126;
	mul.f32 	%f625, %f622, %f127;
	fma.rn.f32 	%f626, %f138, %f619, %f623;
	fma.rn.f32 	%f627, %f139, %f619, %f624;
	fma.rn.f32 	%f628, %f140, %f619, %f625;
	fma.rn.f32 	%f629, %f149, %f616, %f626;
	fma.rn.f32 	%f630, %f150, %f616, %f627;
	fma.rn.f32 	%f631, %f151, %f616, %f628;
	mul.f32 	%f632, %f424, %f493;
	mul.f32 	%f633, %f420, %f497;
	sub.f32 	%f634, %f632, %f633;
	mul.f32 	%f635, %f420, %f501;
	mul.f32 	%f636, %f428, %f493;
	sub.f32 	%f637, %f635, %f636;
	mul.f32 	%f638, %f428, %f497;
	mul.f32 	%f639, %f424, %f501;
	sub.f32 	%f640, %f638, %f639;
	mul.f32 	%f641, %f125, %f640;
	mul.f32 	%f642, %f640, %f126;
	mul.f32 	%f643, %f640, %f127;
	fma.rn.f32 	%f644, %f138, %f637, %f641;
	fma.rn.f32 	%f645, %f139, %f637, %f642;
	fma.rn.f32 	%f646, %f140, %f637, %f643;
	fma.rn.f32 	%f647, %f149, %f634, %f644;
	fma.rn.f32 	%f648, %f150, %f634, %f645;
	fma.rn.f32 	%f649, %f151, %f634, %f646;
	mul.f32 	%f650, %f363, %f629;
	mul.f32 	%f651, %f363, %f630;
	mul.f32 	%f652, %f363, %f631;
	fma.rn.f32 	%f653, %f367, %f611, %f650;
	fma.rn.f32 	%f654, %f367, %f612, %f651;
	fma.rn.f32 	%f655, %f367, %f613, %f652;
	fma.rn.f32 	%f656, %f364, %f647, %f653;
	fma.rn.f32 	%f657, %f364, %f648, %f654;
	fma.rn.f32 	%f658, %f364, %f649, %f655;
	mul.f32 	%f659, %f5, %f629;
	mul.f32 	%f660, %f5, %f630;
	mul.f32 	%f661, %f5, %f631;
	fma.rn.f32 	%f662, %f375, %f611, %f659;
	fma.rn.f32 	%f663, %f375, %f612, %f660;
	fma.rn.f32 	%f664, %f375, %f613, %f661;
	fma.rn.f32 	%f665, %f6, %f647, %f662;
	fma.rn.f32 	%f666, %f6, %f648, %f663;
	fma.rn.f32 	%f667, %f6, %f649, %f664;
	mul.f32 	%f668, %f7, %f629;
	mul.f32 	%f669, %f7, %f630;
	mul.f32 	%f670, %f7, %f631;
	fma.rn.f32 	%f671, %f386, %f611, %f668;
	fma.rn.f32 	%f672, %f386, %f612, %f669;
	fma.rn.f32 	%f673, %f386, %f613, %f670;
	fma.rn.f32 	%f674, %f8, %f647, %f671;
	fma.rn.f32 	%f675, %f8, %f648, %f672;
	fma.rn.f32 	%f676, %f8, %f649, %f673;
	sub.f32 	%f677, %f665, %f656;
	sub.f32 	%f678, %f666, %f657;
	sub.f32 	%f679, %f667, %f658;
	sub.f32 	%f680, %f674, %f656;
	sub.f32 	%f681, %f675, %f657;
	sub.f32 	%f682, %f676, %f658;
	mul.f32 	%f683, %f657, %f657;
	fma.rn.f32 	%f684, %f656, %f656, %f683;
	fma.rn.f32 	%f685, %f658, %f658, %f684;
	rsqrt.approx.f32 	%f686, %f685;
	mul.f32 	%f38, %f656, %f686;
	mul.f32 	%f39, %f657, %f686;
	mul.f32 	%f40, %f686, %f658;
	mul.f32 	%f41, %f677, %f686;
	mul.f32 	%f42, %f678, %f686;
	mul.f32 	%f43, %f686, %f679;
	mul.f32 	%f44, %f680, %f686;
	mul.f32 	%f45, %f681, %f686;
	mul.f32 	%f46, %f686, %f682;
	ld.f32 	%f687, [%rd63+36];
	ld.f32 	%f688, [%rd63+40];
	ld.f32 	%f689, [%rd68+36];
	mul.f32 	%f690, %f363, %f689;
	ld.f32 	%f691, [%rd68+40];
	mul.f32 	%f692, %f363, %f691;
	fma.rn.f32 	%f693, %f367, %f687, %f690;
	fma.rn.f32 	%f694, %f367, %f688, %f692;
	ld.f32 	%f695, [%rd73+36];
	ld.f32 	%f696, [%rd73+40];
	fma.rn.f32 	%f907, %f364, %f695, %f693;
	fma.rn.f32 	%f908, %f364, %f696, %f694;
	mul.f32 	%f697, %f5, %f689;
	mul.f32 	%f698, %f5, %f691;
	fma.rn.f32 	%f699, %f375, %f687, %f697;
	fma.rn.f32 	%f700, %f375, %f688, %f698;
	fma.rn.f32 	%f701, %f6, %f695, %f699;
	fma.rn.f32 	%f702, %f6, %f696, %f700;
	mul.f32 	%f703, %f7, %f689;
	mul.f32 	%f704, %f7, %f691;
	fma.rn.f32 	%f705, %f386, %f687, %f703;
	fma.rn.f32 	%f706, %f386, %f688, %f704;
	fma.rn.f32 	%f707, %f8, %f695, %f705;
	fma.rn.f32 	%f708, %f8, %f696, %f706;
	sub.f32 	%f909, %f701, %f907;
	sub.f32 	%f910, %f702, %f908;
	sub.f32 	%f911, %f707, %f907;
	sub.f32 	%f912, %f708, %f908;
	@%p2 bra 	BB5_34;

	add.s64 	%rd122, %rd129, 4;
	ld.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd122+140];
	ld.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd122+124];
	fma.rn.f32 	%f719, %f714, %f13, %f709;
	fma.rn.f32 	%f722, %f715, %f13, %f710;
	fma.rn.f32 	%f725, %f716, %f13, %f711;
	ld.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd122+108];
	fma.rn.f32 	%f731, %f726, %f12, %f719;
	fma.rn.f32 	%f733, %f727, %f12, %f722;
	fma.rn.f32 	%f735, %f728, %f12, %f725;
	ld.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd122+92];
	fma.rn.f32 	%f53, %f736, %f11, %f731;
	fma.rn.f32 	%f54, %f737, %f11, %f733;
	fma.rn.f32 	%f55, %f738, %f11, %f735;
	ld.u32 	%r12, [%rd122+156];
	neg.f32 	%f743, %f54;
	neg.f32 	%f744, %f53;
	abs.f32 	%f56, %f744;
	abs.f32 	%f57, %f743;
	setp.eq.f32	%p4, %f56, 0f00000000;
	setp.eq.f32	%p5, %f57, 0f00000000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB5_10;
	bra.uni 	BB5_7;

BB5_10:
	mov.b32 	 %r76, %f53;
	not.b32 	%r77, %r76;
	shr.s32 	%r78, %r77, 31;
	and.b32  	%r79, %r78, 1078530011;
	mov.b32 	 %r80, %f54;
	not.b32 	%r81, %r80;
	and.b32  	%r82, %r81, -2147483648;
	or.b32  	%r83, %r82, %r79;
	mov.b32 	 %f904, %r83;
	bra.uni 	BB5_11;

BB5_7:
	setp.eq.f32	%p7, %f56, 0f7F800000;
	setp.eq.f32	%p8, %f57, 0f7F800000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB5_9;
	bra.uni 	BB5_8;

BB5_9:
	mov.b32 	 %r67, %f53;
	not.b32 	%r68, %r67;
	shr.s32 	%r69, %r68, 31;
	and.b32  	%r70, %r69, 13483017;
	add.s32 	%r71, %r70, 1061752795;
	mov.b32 	 %r72, %f54;
	not.b32 	%r73, %r72;
	and.b32  	%r74, %r73, -2147483648;
	or.b32  	%r75, %r71, %r74;
	mov.b32 	 %f904, %r75;
	bra.uni 	BB5_11;

BB5_8:
	max.f32 	%f745, %f57, %f56;
	min.f32 	%f746, %f57, %f56;
	div.rn.f32 	%f747, %f746, %f745;
	mul.rn.f32 	%f748, %f747, %f747;
	mov.f32 	%f749, 0fC0B59883;
	mov.f32 	%f750, 0fBF52C7EA;
	fma.rn.f32 	%f751, %f748, %f750, %f749;
	mov.f32 	%f752, 0fC0D21907;
	fma.rn.f32 	%f753, %f751, %f748, %f752;
	mul.f32 	%f754, %f748, %f753;
	mul.f32 	%f755, %f747, %f754;
	add.f32 	%f756, %f748, 0f41355DC0;
	mov.f32 	%f757, 0f41E6BD60;
	fma.rn.f32 	%f758, %f756, %f748, %f757;
	mov.f32 	%f759, 0f419D92C8;
	fma.rn.f32 	%f760, %f758, %f748, %f759;
	rcp.rn.f32 	%f761, %f760;
	fma.rn.f32 	%f762, %f755, %f761, %f747;
	mov.f32 	%f763, 0f3FC90FDB;
	sub.f32 	%f764, %f763, %f762;
	setp.gt.f32	%p10, %f57, %f56;
	selp.f32	%f765, %f764, %f762, %p10;
	mov.b32 	 %r60, %f53;
	xor.b32  	%r61, %r60, -2147483648;
	setp.lt.s32	%p11, %r61, 0;
	mov.f32 	%f766, 0f40490FDB;
	sub.f32 	%f767, %f766, %f765;
	selp.f32	%f768, %f767, %f765, %p11;
	mov.b32 	 %r62, %f768;
	mov.b32 	 %r63, %f54;
	not.b32 	%r64, %r63;
	and.b32  	%r65, %r64, -2147483648;
	or.b32  	%r66, %r62, %r65;
	mov.b32 	 %f769, %r66;
	add.f32 	%f770, %f56, %f57;
	setp.gtu.f32	%p12, %f770, 0f7F800000;
	selp.f32	%f904, %f770, %f769, %p12;

BB5_11:
	mul.f32 	%f771, %f904, 0f3F000000;
	div.rn.f32 	%f772, %f771, 0f40490FDB;
	setp.lt.f32	%p13, %f772, 0f00000000;
	add.f32 	%f773, %f772, 0f3F800000;
	selp.f32	%f62, %f773, %f772, %p13;
	setp.gt.s32	%p14, %r12, 2;
	@%p14 bra 	BB5_15;

	setp.eq.s32	%p17, %r12, 1;
	@%p17 bra 	BB5_32;
	bra.uni 	BB5_13;

BB5_32:
	add.f32 	%f905, %f53, 0f3F000000;
	add.f32 	%f906, %f54, 0f3F000000;
	bra.uni 	BB5_33;

BB5_15:
	setp.eq.s32	%p15, %r12, 3;
	@%p15 bra 	BB5_18;
	bra.uni 	BB5_16;

BB5_18:
	mul.f32 	%f774, %f54, %f54;
	fma.rn.f32 	%f775, %f53, %f53, %f774;
	fma.rn.f32 	%f776, %f55, %f55, %f775;
	sqrt.rn.f32 	%f66, %f776;
	setp.gt.f32	%p19, %f66, 0f00000000;
	@%p19 bra 	BB5_20;
	bra.uni 	BB5_19;

BB5_20:
	mov.f32 	%f902, 0f3F800000;
	div.rn.f32 	%f777, %f55, %f66;
	abs.f32 	%f778, %f777;
	sub.f32 	%f780, %f902, %f778;
	mul.f32 	%f781, %f780, 0f3F000000;
	sqrt.rn.f32 	%f782, %f781;
	setp.gt.f32	%p20, %f778, 0f3F11EB85;
	selp.f32	%f783, %f782, %f778, %p20;
	mul.f32 	%f784, %f783, %f783;
	mov.f32 	%f785, 0f3C94D2E9;
	mov.f32 	%f786, 0f3D53F941;
	fma.rn.f32 	%f787, %f786, %f784, %f785;
	mov.f32 	%f788, 0f3D3F841F;
	fma.rn.f32 	%f789, %f787, %f784, %f788;
	mov.f32 	%f790, 0f3D994929;
	fma.rn.f32 	%f791, %f789, %f784, %f790;
	mov.f32 	%f792, 0f3E2AAB94;
	fma.rn.f32 	%f793, %f791, %f784, %f792;
	mul.f32 	%f794, %f784, %f793;
	fma.rn.f32 	%f795, %f794, %f783, %f783;
	add.f32 	%f796, %f795, %f795;
	mov.f32 	%f797, 0f3FC90FDB;
	sub.f32 	%f798, %f797, %f795;
	selp.f32	%f799, %f796, %f798, %p20;
	setp.lt.f32	%p21, %f777, 0f00000000;
	mov.f32 	%f800, 0f40490FDB;
	sub.f32 	%f801, %f800, %f799;
	selp.f32	%f802, %f801, %f799, %p21;
	div.rn.f32 	%f803, %f802, 0f40490FDB;
	sub.f32 	%f906, %f902, %f803;
	mov.f32 	%f905, %f62;
	bra.uni 	BB5_33;

BB5_13:
	setp.eq.s32	%p18, %r12, 2;
	@%p18 bra 	BB5_21;
	bra.uni 	BB5_14;

BB5_21:
	abs.f32 	%f71, %f53;
	abs.f32 	%f72, %f54;
	setp.gt.f32	%p22, %f71, %f72;
	abs.f32 	%f73, %f55;
	setp.gt.f32	%p23, %f71, %f73;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB5_29;
	bra.uni 	BB5_22;

BB5_29:
	setp.gt.f32	%p30, %f53, 0f00000000;
	add.f32 	%f84, %f55, 0f3F000000;
	@%p30 bra 	BB5_31;
	bra.uni 	BB5_30;

BB5_31:
	add.f32 	%f905, %f54, 0f3F000000;
	mov.f32 	%f906, %f84;
	bra.uni 	BB5_33;

BB5_16:
	setp.ne.s32	%p16, %r12, 4;
	@%p16 bra 	BB5_14;

	add.f32 	%f906, %f55, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB5_33;

BB5_14:
	mov.f32 	%f906, %f908;
	mov.f32 	%f905, %f907;
	bra.uni 	BB5_33;

BB5_19:
	mov.f32 	%f906, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB5_33;

BB5_22:
	setp.gt.f32	%p25, %f72, %f71;
	setp.gt.f32	%p26, %f72, %f73;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB5_26;
	bra.uni 	BB5_23;

BB5_26:
	setp.gt.f32	%p29, %f54, 0f00000000;
	add.f32 	%f79, %f55, 0f3F000000;
	@%p29 bra 	BB5_28;
	bra.uni 	BB5_27;

BB5_28:
	mov.f32 	%f805, 0f3F000000;
	sub.f32 	%f905, %f805, %f53;
	mov.f32 	%f906, %f79;
	bra.uni 	BB5_33;

BB5_30:
	mov.f32 	%f806, 0f3F000000;
	sub.f32 	%f905, %f806, %f54;
	mov.f32 	%f906, %f84;
	bra.uni 	BB5_33;

BB5_23:
	setp.gt.f32	%p28, %f55, 0f00000000;
	add.f32 	%f74, %f54, 0f3F000000;
	@%p28 bra 	BB5_25;
	bra.uni 	BB5_24;

BB5_25:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f74;
	bra.uni 	BB5_33;

BB5_27:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f79;
	bra.uni 	BB5_33;

BB5_24:
	mov.f32 	%f804, 0f3F000000;
	sub.f32 	%f905, %f804, %f53;
	mov.f32 	%f906, %f74;

BB5_33:
	mov.f32 	%f907, %f905;
	mov.f32 	%f912, 0f00000000;
	mov.f32 	%f911, %f912;
	mov.f32 	%f910, %f912;
	mov.f32 	%f909, %f912;
	mov.f32 	%f908, %f906;

BB5_34:
	mov.f32 	%f916, 0f3F800000;
	ld.f32 	%f818, [%rd63+44];
	ld.f32 	%f819, [%rd63+48];
	ld.f32 	%f820, [%rd68+44];
	mul.f32 	%f821, %f363, %f820;
	ld.f32 	%f822, [%rd68+48];
	mul.f32 	%f823, %f363, %f822;
	fma.rn.f32 	%f824, %f367, %f818, %f821;
	fma.rn.f32 	%f825, %f367, %f819, %f823;
	ld.f32 	%f826, [%rd73+44];
	ld.f32 	%f827, [%rd73+48];
	fma.rn.f32 	%f103, %f364, %f826, %f824;
	fma.rn.f32 	%f104, %f364, %f827, %f825;
	mul.f32 	%f830, %f5, %f820;
	mul.f32 	%f831, %f5, %f822;
	fma.rn.f32 	%f832, %f375, %f818, %f830;
	fma.rn.f32 	%f833, %f375, %f819, %f831;
	fma.rn.f32 	%f105, %f6, %f826, %f832;
	fma.rn.f32 	%f106, %f6, %f827, %f833;
	mul.f32 	%f836, %f7, %f820;
	mul.f32 	%f837, %f7, %f822;
	fma.rn.f32 	%f838, %f386, %f818, %f836;
	fma.rn.f32 	%f839, %f386, %f819, %f837;
	fma.rn.f32 	%f107, %f8, %f826, %f838;
	fma.rn.f32 	%f108, %f8, %f827, %f839;
	ld.u8 	%rs1, [%rd14+80];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p31, %rs2, 1;
	mov.f32 	%f917, 0f7F800000;
	mov.f32 	%f915, 0f00000000;
	mov.f32 	%f914, %f915;
	mov.f32 	%f913, %f916;
	@!%p31 bra 	BB5_36;
	bra.uni 	BB5_35;

BB5_35:
	ld.u32 	%r88, [%rd14];
	ld.global.v2.u32 	{%r89, %r90}, [launch_index];
	sub.s32 	%r92, %r89, %r88;
	sub.s32 	%r94, %r90, %r88;
	cvt.rn.f32.s32	%f852, %r92;
	cvt.rn.f32.s32	%f853, %r94;
	ld.u32 	%r84, [%rd14+64];
	mov.u32 	%r87, 2;
	mov.f32 	%f855, 0f00000000;
	// inline asm
	call (%f913, %f914, %f915, %f843), _rt_texture_get_f_id, (%r84, %r87, %f852, %f853, %f855, %f855);
	// inline asm
	mov.f32 	%f856, 0f3F800000;
	sub.f32 	%f916, %f856, %f843;
	ld.u32 	%r86, [%rd14+68];
	// inline asm
	call (%f917, %f849, %f850, %f851), _rt_texture_get_f_id, (%r86, %r87, %f852, %f853, %f855, %f855);
	// inline asm

BB5_36:
	mov.u64 	%rd126, 0;
	mul.wide.s32 	%rd124, %r17, 160;
	add.s64 	%rd123, %rd124, 512;
	ld.u32 	%r95, [%rd14+180];
	// inline asm
	call (%rd88), _rt_buffer_get_id_64, (%r95, %r13, %r13, %rd123, %rd126, %rd126, %rd126);
	// inline asm
	@%p2 bra 	BB5_38;

	mov.u64 	%rd127, 0;
	ld.global.u32 	%r101, [ray+24];
	mul.wide.u32 	%rd99, %r101, 8;
	add.s64 	%rd100, %rd14, %rd99;
	ld.global.u32 	%r102, [decalId];
	mul.wide.s32 	%rd101, %r102, 16;
	add.s64 	%rd95, %rd101, 512;
	ld.u32 	%r98, [%rd100+140];
	// inline asm
	call (%rd130), _rt_buffer_get_id_64, (%r98, %r13, %r13, %rd95, %rd127, %rd127, %rd127);
	// inline asm
	bra.uni 	BB5_39;

BB5_38:
	mov.u64 	%rd128, 0;
	ld.global.u32 	%r106, [ray+24];
	mul.wide.u32 	%rd107, %r106, 8;
	add.s64 	%rd108, %rd14, %rd107;
	mul.wide.s32 	%rd109, %r17, 16;
	add.s64 	%rd103, %rd109, 512;
	ld.u32 	%r103, [%rd108+124];
	// inline asm
	call (%rd130), _rt_buffer_get_id_64, (%r103, %r13, %r13, %rd103, %rd128, %rd128, %rd128);
	// inline asm

BB5_39:
	ld.param.u64 	%rd125, [_Z16closest_hit_implPFN3rtt7stellar15MLCShaderResultEPKvNS0_11MLCRaystackEiNS0_11MLCFragmentENS0_4Vec2IfEEiNS0_17MLCCameraInstanceENS0_7ADReal2E6float4fijfE_param_0];
	sub.f32 	%f857, %f105, %f103;
	sub.f32 	%f858, %f106, %f104;
	sub.f32 	%f859, %f107, %f103;
	sub.f32 	%f860, %f108, %f104;
	ld.u64 	%rd110, [%rd14+56];
	ld.u64 	%rd111, [%rd14+48];
	ld.v2.u32 	{%r107, %r108}, [%rd14+40];
	ld.global.u32 	%r111, [render_task_id];
	ld.global.u32 	%r112, [frame_number];
	ld.global.u32 	%r113, [seed_base];
	add.s32 	%r114, %r112, %r113;
	ld.u8 	%rs3, [%rd14+80];
	shr.u16 	%rs4, %rs3, 1;
	and.b16  	%rs5, %rs4, 1;
	cvt.u32.u16	%r115, %rs5;
	ld.v2.f32 	{%f861, %f862}, [%rd14+72];
	mov.b32 	 %r116, %f862;
	ld.u64 	%rd112, [%rd130+8];
	ld.global.u64 	%rd113, [ray_data+16];
	ld.u64 	%rd114, [%rd113+16];
	ld.v2.u64 	{%rd115, %rd116}, [%rd113];
	ld.global.v2.f32 	{%f865, %f866}, [ray_data+64];
	ld.global.v2.f32 	{%f869, %f870}, [ray_data+40];
	ld.global.v2.f32 	{%f873, %f874}, [ray_data+48];
	ld.global.v2.f32 	{%f877, %f878}, [ray_data+56];
	mov.f32 	%f881, 0f00000000;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd112;
	.param .align 8 .b8 param1[24];
	st.param.b64	[param1+0], %rd115;
	st.param.b64	[param1+8], %rd116;
	st.param.b64	[param1+16], %rd114;
	.param .b32 param2;
	st.param.b32	[param2+0], %r114;
	.param .align 16 .b8 param3[304];
	st.param.f32	[param3+0], %f11;
	st.param.f32	[param3+4], %f12;
	st.param.f32	[param3+8], %f13;
	st.param.b32	[param3+12], %r117;
	st.param.f32	[param3+16], %f14;
	st.param.f32	[param3+20], %f15;
	st.param.f32	[param3+24], %f16;
	st.param.b32	[param3+28], %r118;
	st.param.f32	[param3+32], %f17;
	st.param.f32	[param3+36], %f18;
	st.param.f32	[param3+40], %f19;
	st.param.b32	[param3+44], %r119;
	st.param.f32	[param3+48], %f2;
	st.param.f32	[param3+52], %f3;
	st.param.f32	[param3+56], %f4;
	st.param.b32	[param3+60], %r120;
	st.param.f32	[param3+64], %f881;
	st.param.f32	[param3+68], %f881;
	st.param.f32	[param3+72], %f881;
	st.param.b32	[param3+76], %r121;
	st.param.f32	[param3+80], %f881;
	st.param.f32	[param3+84], %f881;
	st.param.f32	[param3+88], %f881;
	st.param.b32	[param3+92], %r122;
	st.param.f32	[param3+96], %f20;
	st.param.f32	[param3+100], %f21;
	st.param.f32	[param3+104], %f22;
	st.param.b32	[param3+108], %r123;
	st.param.f32	[param3+112], %f23;
	st.param.f32	[param3+116], %f24;
	st.param.f32	[param3+120], %f25;
	st.param.b32	[param3+124], %r124;
	st.param.f32	[param3+128], %f26;
	st.param.f32	[param3+132], %f27;
	st.param.f32	[param3+136], %f28;
	st.param.b32	[param3+140], %r125;
	st.param.f32	[param3+144], %f29;
	st.param.f32	[param3+148], %f30;
	st.param.f32	[param3+152], %f31;
	st.param.b32	[param3+156], %r126;
	st.param.f32	[param3+160], %f32;
	st.param.f32	[param3+164], %f33;
	st.param.f32	[param3+168], %f34;
	st.param.b32	[param3+172], %r127;
	st.param.f32	[param3+176], %f35;
	st.param.f32	[param3+180], %f36;
	st.param.f32	[param3+184], %f37;
	st.param.b32	[param3+188], %r128;
	st.param.f32	[param3+192], %f38;
	st.param.f32	[param3+196], %f39;
	st.param.f32	[param3+200], %f40;
	st.param.b32	[param3+204], %r129;
	st.param.f32	[param3+208], %f41;
	st.param.f32	[param3+212], %f42;
	st.param.f32	[param3+216], %f43;
	st.param.b32	[param3+220], %r130;
	st.param.f32	[param3+224], %f44;
	st.param.f32	[param3+228], %f45;
	st.param.f32	[param3+232], %f46;
	st.param.b32	[param3+236], %r131;
	st.param.f32	[param3+240], %f907;
	st.param.f32	[param3+244], %f908;
	st.param.f32	[param3+248], %f909;
	st.param.f32	[param3+252], %f910;
	st.param.f32	[param3+256], %f911;
	st.param.f32	[param3+260], %f912;
	st.param.f32	[param3+264], %f103;
	st.param.f32	[param3+268], %f104;
	st.param.f32	[param3+272], %f857;
	st.param.f32	[param3+276], %f858;
	st.param.f32	[param3+280], %f859;
	st.param.f32	[param3+284], %f860;
	st.param.f32	[param3+288], %f1;
	st.param.f32	[param3+292], %f881;
	st.param.b32	[param3+296], %r17;
	st.param.b32	[param3+300], %r133;
	.param .align 8 .b8 param4[8];
	st.param.f32	[param4+0], %f865;
	st.param.f32	[param4+4], %f866;
	.param .b32 param5;
	st.param.b32	[param5+0], %r111;
	.param .align 8 .b8 param6[24];
	st.param.b32	[param6+0], %r107;
	st.param.b32	[param6+4], %r108;
	st.param.b64	[param6+8], %rd111;
	st.param.b64	[param6+16], %rd110;
	.param .align 8 .b8 param7[24];
	st.param.f32	[param7+0], %f869;
	st.param.f32	[param7+4], %f870;
	st.param.f32	[param7+8], %f873;
	st.param.f32	[param7+12], %f874;
	st.param.f32	[param7+16], %f877;
	st.param.f32	[param7+20], %f878;
	.param .align 16 .b8 param8[16];
	st.param.f32	[param8+0], %f913;
	st.param.f32	[param8+4], %f914;
	st.param.f32	[param8+8], %f915;
	st.param.f32	[param8+12], %f916;
	.param .b32 param9;
	st.param.f32	[param9+0], %f917;
	.param .b32 param10;
	st.param.b32	[param10+0], %r115;
	.param .b32 param11;
	st.param.b32	[param11+0], %r116;
	.param .b32 param12;
	st.param.f32	[param12+0], %f861;
	.param .align 16 .b8 retval0[64];
	prototype_0 : .callprototype (.param .align 16 .b8 _[64]) _ (.param .b64 _, .param .align 8 .b8 _[24], .param .b32 _, .param .align 16 .b8 _[304], .param .align 8 .b8 _[8], .param .b32 _, .param .align 8 .b8 _[24], .param .align 8 .b8 _[24], .param .align 16 .b8 _[16], .param .b32 _, .param .b32 _, .param .b32 _, .param .b32 _);
	call (retval0), 
	%rd125, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12
	)
	, prototype_0;
	ld.param.b64	%rd119, [retval0+0];
	ld.param.b64	%rd120, [retval0+8];
	ld.param.b64	%rd121, [retval0+16];
	ld.param.b8	%rs6, [retval0+24];
	ld.param.b8	%rs7, [retval0+25];
	ld.param.b8	%rs8, [retval0+26];
	ld.param.b8	%rs9, [retval0+27];
	ld.param.b8	%rs10, [retval0+28];
	ld.param.b8	%rs11, [retval0+29];
	ld.param.b8	%rs12, [retval0+30];
	ld.param.b8	%rs13, [retval0+31];
	ld.param.f32	%f882, [retval0+32];
	ld.param.f32	%f883, [retval0+36];
	ld.param.f32	%f884, [retval0+40];
	ld.param.b32	%r132, [retval0+44];
	ld.param.f32	%f885, [retval0+48];
	ld.param.f32	%f886, [retval0+52];
	ld.param.b8	%rs14, [retval0+56];
	ld.param.b8	%rs15, [retval0+57];
	ld.param.b8	%rs16, [retval0+58];
	ld.param.b8	%rs17, [retval0+59];
	ld.param.b8	%rs18, [retval0+60];
	ld.param.b8	%rs19, [retval0+61];
	ld.param.b8	%rs20, [retval0+62];
	ld.param.b8	%rs21, [retval0+63];
	
	//{
	}// Callseq End 0
	ld.global.v4.f32 	{%f887, %f888, %f889, %f890}, [ray_data];
	add.f32 	%f892, %f885, %f890;
	add.f32 	%f894, %f884, %f889;
	add.f32 	%f896, %f883, %f888;
	add.f32 	%f898, %f887, %f882;
	ld.global.f32 	%f899, [ray_data+72];
	st.global.v4.f32 	[ray_data], {%f898, %f896, %f894, %f892};
	min.f32 	%f900, %f886, %f899;
	min.f32 	%f901, %f900, %f917;
	st.global.f32 	[ray_data+72], %f901;
	ret;
}

	// .globl	_ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2
.visible .func  (.param .align 8 .b8 func_retval0[8]) _ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2(
	.param .b64 _ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_0,
	.param .b64 _ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_1,
	.param .b64 _ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_2
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<158>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd3, [_ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_0];
	ld.param.u64 	%rd1, [_ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_1];
	ld.param.u64 	%rd2, [_ZNK3rtt7stellar6decals5Decal10projectUVsERK6float3RK6float2_param_2];
	ld.u32 	%r5, [%rd3+160];
	setp.gt.s32	%p1, %r5, 2;
	@%p1 bra 	BB6_4;

	setp.eq.s32	%p4, %r5, 1;
	@%p4 bra 	BB6_31;
	bra.uni 	BB6_2;

BB6_31:
	ld.f32 	%f150, [%rd1];
	add.f32 	%f156, %f150, 0f3F000000;
	ld.f32 	%f151, [%rd1+4];
	add.f32 	%f157, %f151, 0f3F000000;
	bra.uni 	BB6_32;

BB6_4:
	setp.eq.s32	%p2, %r5, 3;
	@%p2 bra 	BB6_12;
	bra.uni 	BB6_5;

BB6_12:
	ld.f32 	%f84, [%rd1];
	ld.f32 	%f85, [%rd1+4];
	mul.f32 	%f86, %f85, %f85;
	fma.rn.f32 	%f87, %f84, %f84, %f86;
	ld.f32 	%f9, [%rd1+8];
	fma.rn.f32 	%f88, %f9, %f9, %f87;
	sqrt.rn.f32 	%f10, %f88;
	neg.f32 	%f89, %f85;
	neg.f32 	%f90, %f84;
	abs.f32 	%f11, %f90;
	abs.f32 	%f12, %f89;
	setp.eq.f32	%p16, %f11, 0f00000000;
	setp.eq.f32	%p17, %f12, 0f00000000;
	and.pred  	%p18, %p16, %p17;
	mov.b32 	 %r3, %f90;
	mov.b32 	 %r16, %f89;
	and.b32  	%r4, %r16, -2147483648;
	@%p18 bra 	BB6_16;
	bra.uni 	BB6_13;

BB6_16:
	shr.s32 	%r23, %r3, 31;
	and.b32  	%r24, %r23, 1078530011;
	or.b32  	%r25, %r24, %r4;
	mov.b32 	 %f155, %r25;
	bra.uni 	BB6_17;

BB6_2:
	setp.eq.s32	%p5, %r5, 2;
	@%p5 bra 	BB6_20;
	bra.uni 	BB6_3;

BB6_20:
	ld.f32 	%f23, [%rd1];
	abs.f32 	%f24, %f23;
	ld.f32 	%f25, [%rd1+4];
	abs.f32 	%f26, %f25;
	ld.f32 	%f27, [%rd1+8];
	abs.f32 	%f28, %f27;
	setp.gt.f32	%p29, %f24, %f26;
	setp.gt.f32	%p30, %f24, %f28;
	and.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB6_28;
	bra.uni 	BB6_21;

BB6_28:
	setp.gt.f32	%p37, %f23, 0f00000000;
	add.f32 	%f39, %f27, 0f3F000000;
	@%p37 bra 	BB6_30;
	bra.uni 	BB6_29;

BB6_30:
	add.f32 	%f156, %f25, 0f3F000000;
	mov.f32 	%f157, %f39;
	bra.uni 	BB6_32;

BB6_5:
	setp.ne.s32	%p3, %r5, 4;
	@%p3 bra 	BB6_3;

	ld.f32 	%f50, [%rd1];
	ld.f32 	%f51, [%rd1+4];
	neg.f32 	%f52, %f51;
	neg.f32 	%f53, %f50;
	abs.f32 	%f1, %f53;
	abs.f32 	%f2, %f52;
	setp.eq.f32	%p6, %f1, 0f00000000;
	setp.eq.f32	%p7, %f2, 0f00000000;
	and.pred  	%p8, %p6, %p7;
	mov.b32 	 %r1, %f53;
	mov.b32 	 %r6, %f52;
	and.b32  	%r2, %r6, -2147483648;
	@%p8 bra 	BB6_10;
	bra.uni 	BB6_7;

BB6_10:
	shr.s32 	%r13, %r1, 31;
	and.b32  	%r14, %r13, 1078530011;
	or.b32  	%r15, %r14, %r2;
	mov.b32 	 %f154, %r15;
	bra.uni 	BB6_11;

BB6_3:
	ld.v2.f32 	{%f152, %f153}, [%rd2];
	mov.f32 	%f157, %f153;
	mov.f32 	%f156, %f152;
	bra.uni 	BB6_32;

BB6_13:
	setp.eq.f32	%p19, %f11, 0f7F800000;
	setp.eq.f32	%p20, %f12, 0f7F800000;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	shr.s32 	%r19, %r3, 31;
	and.b32  	%r20, %r19, 13483017;
	add.s32 	%r21, %r20, 1061752795;
	or.b32  	%r22, %r21, %r4;
	mov.b32 	 %f155, %r22;
	bra.uni 	BB6_17;

BB6_21:
	setp.gt.f32	%p32, %f26, %f24;
	setp.gt.f32	%p33, %f26, %f28;
	and.pred  	%p34, %p32, %p33;
	@%p34 bra 	BB6_25;
	bra.uni 	BB6_22;

BB6_25:
	setp.gt.f32	%p36, %f25, 0f00000000;
	add.f32 	%f34, %f27, 0f3F000000;
	@%p36 bra 	BB6_27;
	bra.uni 	BB6_26;

BB6_27:
	mov.f32 	%f148, 0f3F000000;
	sub.f32 	%f156, %f148, %f23;
	mov.f32 	%f157, %f34;
	bra.uni 	BB6_32;

BB6_7:
	setp.eq.f32	%p9, %f1, 0f7F800000;
	setp.eq.f32	%p10, %f2, 0f7F800000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB6_9;
	bra.uni 	BB6_8;

BB6_9:
	shr.s32 	%r9, %r1, 31;
	and.b32  	%r10, %r9, 13483017;
	add.s32 	%r11, %r10, 1061752795;
	or.b32  	%r12, %r11, %r2;
	mov.b32 	 %f154, %r12;
	bra.uni 	BB6_11;

BB6_14:
	max.f32 	%f91, %f12, %f11;
	min.f32 	%f92, %f12, %f11;
	div.rn.f32 	%f93, %f92, %f91;
	mul.rn.f32 	%f94, %f93, %f93;
	mov.f32 	%f95, 0fC0B59883;
	mov.f32 	%f96, 0fBF52C7EA;
	fma.rn.f32 	%f97, %f94, %f96, %f95;
	mov.f32 	%f98, 0fC0D21907;
	fma.rn.f32 	%f99, %f97, %f94, %f98;
	mul.f32 	%f100, %f94, %f99;
	mul.f32 	%f101, %f93, %f100;
	add.f32 	%f102, %f94, 0f41355DC0;
	mov.f32 	%f103, 0f41E6BD60;
	fma.rn.f32 	%f104, %f102, %f94, %f103;
	mov.f32 	%f105, 0f419D92C8;
	fma.rn.f32 	%f106, %f104, %f94, %f105;
	rcp.rn.f32 	%f107, %f106;
	fma.rn.f32 	%f108, %f101, %f107, %f93;
	mov.f32 	%f109, 0f3FC90FDB;
	sub.f32 	%f110, %f109, %f108;
	setp.gt.f32	%p22, %f12, %f11;
	selp.f32	%f111, %f110, %f108, %p22;
	mov.f32 	%f112, 0f40490FDB;
	sub.f32 	%f113, %f112, %f111;
	setp.lt.s32	%p23, %r3, 0;
	selp.f32	%f114, %f113, %f111, %p23;
	mov.b32 	 %r17, %f114;
	or.b32  	%r18, %r17, %r4;
	mov.b32 	 %f115, %r18;
	add.f32 	%f116, %f11, %f12;
	setp.gtu.f32	%p24, %f116, 0f7F800000;
	selp.f32	%f155, %f116, %f115, %p24;

BB6_17:
	mul.f32 	%f117, %f155, 0f3F000000;
	div.rn.f32 	%f118, %f117, 0f40490FDB;
	setp.lt.f32	%p25, %f118, 0f00000000;
	add.f32 	%f119, %f118, 0f3F800000;
	selp.f32	%f17, %f119, %f118, %p25;
	setp.gt.f32	%p26, %f10, 0f00000000;
	@%p26 bra 	BB6_19;
	bra.uni 	BB6_18;

BB6_19:
	div.rn.f32 	%f120, %f9, %f10;
	abs.f32 	%f121, %f120;
	mov.f32 	%f122, 0f3F800000;
	sub.f32 	%f123, %f122, %f121;
	mul.f32 	%f124, %f123, 0f3F000000;
	sqrt.rn.f32 	%f125, %f124;
	setp.gt.f32	%p27, %f121, 0f3F11EB85;
	selp.f32	%f126, %f125, %f121, %p27;
	mul.f32 	%f127, %f126, %f126;
	mov.f32 	%f128, 0f3C94D2E9;
	mov.f32 	%f129, 0f3D53F941;
	fma.rn.f32 	%f130, %f129, %f127, %f128;
	mov.f32 	%f131, 0f3D3F841F;
	fma.rn.f32 	%f132, %f130, %f127, %f131;
	mov.f32 	%f133, 0f3D994929;
	fma.rn.f32 	%f134, %f132, %f127, %f133;
	mov.f32 	%f135, 0f3E2AAB94;
	fma.rn.f32 	%f136, %f134, %f127, %f135;
	mul.f32 	%f137, %f127, %f136;
	fma.rn.f32 	%f138, %f137, %f126, %f126;
	add.f32 	%f139, %f138, %f138;
	mov.f32 	%f140, 0f3FC90FDB;
	sub.f32 	%f141, %f140, %f138;
	selp.f32	%f142, %f139, %f141, %p27;
	setp.lt.f32	%p28, %f120, 0f00000000;
	mov.f32 	%f143, 0f40490FDB;
	sub.f32 	%f144, %f143, %f142;
	selp.f32	%f145, %f144, %f142, %p28;
	div.rn.f32 	%f146, %f145, 0f40490FDB;
	sub.f32 	%f157, %f122, %f146;
	mov.f32 	%f156, %f17;
	bra.uni 	BB6_32;

BB6_18:
	mov.f32 	%f157, 0f3F000000;
	mov.f32 	%f156, %f17;
	bra.uni 	BB6_32;

BB6_29:
	mov.f32 	%f149, 0f3F000000;
	sub.f32 	%f156, %f149, %f25;
	mov.f32 	%f157, %f39;
	bra.uni 	BB6_32;

BB6_22:
	setp.gt.f32	%p35, %f27, 0f00000000;
	add.f32 	%f29, %f25, 0f3F000000;
	@%p35 bra 	BB6_24;
	bra.uni 	BB6_23;

BB6_24:
	add.f32 	%f156, %f23, 0f3F000000;
	mov.f32 	%f157, %f29;
	bra.uni 	BB6_32;

BB6_8:
	max.f32 	%f54, %f2, %f1;
	min.f32 	%f55, %f2, %f1;
	div.rn.f32 	%f56, %f55, %f54;
	mul.rn.f32 	%f57, %f56, %f56;
	mov.f32 	%f58, 0fC0B59883;
	mov.f32 	%f59, 0fBF52C7EA;
	fma.rn.f32 	%f60, %f57, %f59, %f58;
	mov.f32 	%f61, 0fC0D21907;
	fma.rn.f32 	%f62, %f60, %f57, %f61;
	mul.f32 	%f63, %f57, %f62;
	mul.f32 	%f64, %f56, %f63;
	add.f32 	%f65, %f57, 0f41355DC0;
	mov.f32 	%f66, 0f41E6BD60;
	fma.rn.f32 	%f67, %f65, %f57, %f66;
	mov.f32 	%f68, 0f419D92C8;
	fma.rn.f32 	%f69, %f67, %f57, %f68;
	rcp.rn.f32 	%f70, %f69;
	fma.rn.f32 	%f71, %f64, %f70, %f56;
	mov.f32 	%f72, 0f3FC90FDB;
	sub.f32 	%f73, %f72, %f71;
	setp.gt.f32	%p12, %f2, %f1;
	selp.f32	%f74, %f73, %f71, %p12;
	mov.f32 	%f75, 0f40490FDB;
	sub.f32 	%f76, %f75, %f74;
	setp.lt.s32	%p13, %r1, 0;
	selp.f32	%f77, %f76, %f74, %p13;
	mov.b32 	 %r7, %f77;
	or.b32  	%r8, %r7, %r2;
	mov.b32 	 %f78, %r8;
	add.f32 	%f79, %f1, %f2;
	setp.gtu.f32	%p14, %f79, 0f7F800000;
	selp.f32	%f154, %f79, %f78, %p14;

BB6_11:
	mul.f32 	%f80, %f154, 0f3F000000;
	div.rn.f32 	%f81, %f80, 0f40490FDB;
	setp.lt.f32	%p15, %f81, 0f00000000;
	add.f32 	%f82, %f81, 0f3F800000;
	selp.f32	%f156, %f82, %f81, %p15;
	ld.f32 	%f83, [%rd1+8];
	add.f32 	%f157, %f83, 0f3F000000;

BB6_32:
	st.param.f32	[func_retval0+0], %f156;
	st.param.f32	[func_retval0+4], %f157;
	ret;

BB6_26:
	add.f32 	%f156, %f23, 0f3F000000;
	mov.f32 	%f157, %f34;
	bra.uni 	BB6_32;

BB6_23:
	mov.f32 	%f147, 0f3F000000;
	sub.f32 	%f156, %f147, %f23;
	mov.f32 	%f157, %f29;
	bra.uni 	BB6_32;
}

	// .globl	_ZNK3rtt7stellar12OptixClosureIvPKvS3_S3_S3_S3_S3_S3_S3_E7externsEv
.visible .func  (.param .b64 func_retval0) _ZNK3rtt7stellar12OptixClosureIvPKvS3_S3_S3_S3_S3_S3_S3_E7externsEv(
	.param .b64 _ZNK3rtt7stellar12OptixClosureIvPKvS3_S3_S3_S3_S3_S3_S3_E7externsEv_param_0
)
{
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZNK3rtt7stellar12OptixClosureIvPKvS3_S3_S3_S3_S3_S3_S3_E7externsEv_param_0];
	ld.u64 	%rd2, [%rd1+8];
	st.param.b64	[func_retval0+0], %rd2;
	ret;
}

	// .globl	_Z11closest_hitv
.visible .entry _Z11closest_hitv(

)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<22>;
	.reg .f32 	%f<918>;
	.reg .b32 	%r<135>;
	.reg .b64 	%rd<129>;


	ldu.global.u32 	%r15, [render_task_id];
	cvt.s64.s32	%rd15, %r15;
	mov.u64 	%rd20, render_task_data;
	cvta.global.u64 	%rd14, %rd20;
	mov.u32 	%r13, 1;
	mov.u32 	%r14, 272;
	mov.u64 	%rd127, 0;
	// inline asm
	call (%rd13), _rt_buffer_get_64, (%rd14, %r13, %r14, %rd15, %rd127, %rd127, %rd127);
	// inline asm
	ld.global.v4.u32 	{%r16, %r17, %r18, %r19}, [intersectionIds];
	ld.global.u32 	%r7, [decalId];
	setp.eq.s32	%p1, %r7, -1;
	@%p1 bra 	BB8_2;

	mul.wide.s32 	%rd26, %r7, 176;
	add.s64 	%rd22, %rd26, 512;
	ld.u32 	%r20, [%rd13+188];
	mov.u64 	%rd25, 0;
	// inline asm
	call (%rd127), _rt_buffer_get_id_64, (%r20, %r13, %r13, %rd22, %rd25, %rd25, %rd25);
	// inline asm

BB8_2:
	mul.wide.s32 	%rd5, %r18, 160;
	add.s64 	%rd6, %rd127, 4;
	setp.eq.s64	%p2, %rd127, 0;
	@%p2 bra 	BB8_4;

	ld.u32 	%r134, [%rd6];
	bra.uni 	BB8_5;

BB8_4:
	add.s64 	%rd28, %rd5, 512;
	ld.u32 	%r23, [%rd13+180];
	mov.u64 	%rd31, 0;
	// inline asm
	call (%rd27), _rt_buffer_get_id_64, (%r23, %r13, %r13, %rd28, %rd31, %rd31, %rd31);
	// inline asm
	ld.u32 	%r134, [%rd27+20];

BB8_5:
	ld.global.f32 	%f1, [t_hit];
	mul.wide.s32 	%rd77, %r17, 16;
	add.s64 	%rd33, %rd77, 512;
	ld.u32 	%r26, [%rd13+172];
	mov.u64 	%rd76, 0;
	// inline asm
	call (%rd32), _rt_buffer_get_id_64, (%r26, %r13, %r13, %rd33, %rd76, %rd76, %rd76);
	// inline asm
	mul.lo.s32 	%r53, %r16, 3;
	mul.wide.s32 	%rd78, %r53, 4;
	add.s64 	%rd38, %rd78, 512;
	ld.u32 	%r29, [%rd32+4];
	// inline asm
	call (%rd37), _rt_buffer_get_id_64, (%r29, %r13, %r13, %rd38, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r54, [%rd37];
	add.s32 	%r55, %r53, 1;
	mul.wide.s32 	%rd79, %r55, 4;
	add.s64 	%rd43, %rd79, 512;
	ld.u32 	%r32, [%rd32+4];
	// inline asm
	call (%rd42), _rt_buffer_get_id_64, (%r32, %r13, %r13, %rd43, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r56, [%rd42];
	add.s32 	%r57, %r53, 2;
	mul.wide.s32 	%rd80, %r57, 4;
	add.s64 	%rd48, %rd80, 512;
	ld.u32 	%r35, [%rd32+4];
	// inline asm
	call (%rd47), _rt_buffer_get_id_64, (%r35, %r13, %r13, %rd48, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r58, [%rd47];
	ld.u32 	%r38, [%rd13+180];
	add.s64 	%rd58, %rd5, 512;
	// inline asm
	call (%rd52), _rt_buffer_get_id_64, (%r38, %r13, %r13, %rd58, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r41, [%rd13+180];
	// inline asm
	call (%rd57), _rt_buffer_get_id_64, (%r41, %r13, %r13, %rd58, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd81, %r54, 52;
	add.s64 	%rd63, %rd81, 512;
	ld.u32 	%r44, [%rd32+12];
	// inline asm
	call (%rd62), _rt_buffer_get_id_64, (%r44, %r13, %r13, %rd63, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd82, %r56, 52;
	add.s64 	%rd68, %rd82, 512;
	ld.u32 	%r47, [%rd32+12];
	// inline asm
	call (%rd67), _rt_buffer_get_id_64, (%r47, %r13, %r13, %rd68, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd83, %r58, 52;
	add.s64 	%rd73, %rd83, 512;
	ld.u32 	%r50, [%rd32+12];
	// inline asm
	call (%rd72), _rt_buffer_get_id_64, (%r50, %r13, %r13, %rd73, %rd76, %rd76, %rd76);
	// inline asm
	ld.f32 	%f119, [%rd62+8];
	ld.v4.f32 	{%f120, %f121, %f122, %f123}, [%rd52+80];
	ld.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd52+64];
	fma.rn.f32 	%f130, %f125, %f119, %f120;
	fma.rn.f32 	%f133, %f126, %f119, %f121;
	fma.rn.f32 	%f136, %f127, %f119, %f122;
	ld.f32 	%f137, [%rd62+4];
	ld.v4.f32 	{%f138, %f139, %f140, %f141}, [%rd52+48];
	fma.rn.f32 	%f143, %f138, %f137, %f130;
	fma.rn.f32 	%f145, %f139, %f137, %f133;
	fma.rn.f32 	%f147, %f140, %f137, %f136;
	ld.f32 	%f148, [%rd62];
	ld.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd52+32];
	fma.rn.f32 	%f154, %f149, %f148, %f143;
	fma.rn.f32 	%f156, %f150, %f148, %f145;
	fma.rn.f32 	%f158, %f151, %f148, %f147;
	ld.f32 	%f159, [%rd67+8];
	fma.rn.f32 	%f160, %f125, %f159, %f120;
	fma.rn.f32 	%f161, %f126, %f159, %f121;
	fma.rn.f32 	%f162, %f127, %f159, %f122;
	ld.f32 	%f163, [%rd67+4];
	fma.rn.f32 	%f164, %f138, %f163, %f160;
	fma.rn.f32 	%f165, %f139, %f163, %f161;
	fma.rn.f32 	%f166, %f140, %f163, %f162;
	ld.f32 	%f167, [%rd67];
	fma.rn.f32 	%f168, %f149, %f167, %f164;
	fma.rn.f32 	%f169, %f150, %f167, %f165;
	fma.rn.f32 	%f170, %f151, %f167, %f166;
	ld.f32 	%f171, [%rd72+8];
	fma.rn.f32 	%f172, %f125, %f171, %f120;
	fma.rn.f32 	%f173, %f126, %f171, %f121;
	fma.rn.f32 	%f174, %f127, %f171, %f122;
	ld.f32 	%f175, [%rd72+4];
	fma.rn.f32 	%f176, %f138, %f175, %f172;
	fma.rn.f32 	%f177, %f139, %f175, %f173;
	fma.rn.f32 	%f178, %f140, %f175, %f174;
	ld.f32 	%f179, [%rd72];
	fma.rn.f32 	%f180, %f149, %f179, %f176;
	fma.rn.f32 	%f181, %f150, %f179, %f177;
	fma.rn.f32 	%f182, %f151, %f179, %f178;
	sub.f32 	%f183, %f167, %f148;
	sub.f32 	%f184, %f163, %f137;
	sub.f32 	%f185, %f159, %f119;
	sub.f32 	%f186, %f179, %f148;
	sub.f32 	%f187, %f175, %f137;
	sub.f32 	%f188, %f171, %f119;
	mul.f32 	%f189, %f184, %f188;
	mul.f32 	%f190, %f185, %f187;
	sub.f32 	%f191, %f189, %f190;
	mul.f32 	%f192, %f185, %f186;
	mul.f32 	%f193, %f183, %f188;
	sub.f32 	%f194, %f192, %f193;
	mul.f32 	%f195, %f183, %f187;
	mul.f32 	%f196, %f184, %f186;
	sub.f32 	%f197, %f195, %f196;
	mul.f32 	%f198, %f194, %f194;
	fma.rn.f32 	%f199, %f191, %f191, %f198;
	fma.rn.f32 	%f200, %f197, %f197, %f199;
	sqrt.rn.f32 	%f201, %f200;
	rcp.rn.f32 	%f202, %f201;
	mul.f32 	%f203, %f191, %f202;
	mul.f32 	%f204, %f194, %f202;
	mul.f32 	%f205, %f197, %f202;
	ld.v4.f32 	{%f206, %f207, %f208, %f209}, [%rd57+96];
	mul.f32 	%f213, %f205, %f208;
	ld.v4.f32 	{%f214, %f215, %f216, %f217}, [%rd57+112];
	mul.f32 	%f221, %f205, %f216;
	ld.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd57+128];
	mul.f32 	%f229, %f205, %f224;
	fma.rn.f32 	%f230, %f207, %f204, %f213;
	fma.rn.f32 	%f231, %f215, %f204, %f221;
	fma.rn.f32 	%f232, %f223, %f204, %f229;
	fma.rn.f32 	%f233, %f206, %f203, %f230;
	fma.rn.f32 	%f234, %f214, %f203, %f231;
	fma.rn.f32 	%f235, %f222, %f203, %f232;
	mul.f32 	%f236, %f234, %f234;
	fma.rn.f32 	%f237, %f233, %f233, %f236;
	fma.rn.f32 	%f238, %f235, %f235, %f237;
	sqrt.rn.f32 	%f239, %f238;
	rcp.rn.f32 	%f240, %f239;
	mul.f32 	%f2, %f233, %f240;
	mul.f32 	%f3, %f234, %f240;
	mul.f32 	%f4, %f235, %f240;
	sub.f32 	%f241, %f168, %f154;
	sub.f32 	%f242, %f169, %f156;
	sub.f32 	%f243, %f170, %f158;
	sub.f32 	%f244, %f180, %f154;
	sub.f32 	%f245, %f181, %f156;
	sub.f32 	%f246, %f182, %f158;
	ld.global.u64 	%rd84, [ray_data+16];
	ld.u32 	%r59, [%rd84+24];
	add.s32 	%r60, %r59, -1;
	mul.wide.s32 	%rd85, %r60, 112;
	add.s64 	%rd86, %rd84, %rd85;
	ld.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd86+32];
	ld.v4.f32 	{%f254, %f255, %f256, %f257}, [%rd86+48];
	add.f32 	%f259, %f247, %f254;
	add.f32 	%f261, %f248, %f255;
	add.f32 	%f263, %f249, %f256;
	ld.v4.f32 	{%f264, %f265, %f266, %f267}, [%rd86+80];
	ld.v4.f32 	{%f271, %f272, %f273, %f274}, [%rd86+96];
	add.f32 	%f276, %f264, %f271;
	add.f32 	%f278, %f265, %f272;
	add.f32 	%f280, %f266, %f273;
	mul.f32 	%f281, %f246, %f278;
	mul.f32 	%f282, %f245, %f280;
	sub.f32 	%f283, %f281, %f282;
	mul.f32 	%f284, %f244, %f280;
	mul.f32 	%f285, %f246, %f276;
	sub.f32 	%f286, %f284, %f285;
	mul.f32 	%f287, %f245, %f276;
	mul.f32 	%f288, %f244, %f278;
	sub.f32 	%f289, %f287, %f288;
	mul.f32 	%f290, %f242, %f286;
	fma.rn.f32 	%f291, %f241, %f283, %f290;
	fma.rn.f32 	%f292, %f243, %f289, %f291;
	rcp.rn.f32 	%f293, %f292;
	sub.f32 	%f294, %f259, %f154;
	sub.f32 	%f295, %f261, %f156;
	sub.f32 	%f296, %f263, %f158;
	mul.f32 	%f297, %f295, %f286;
	fma.rn.f32 	%f298, %f294, %f283, %f297;
	fma.rn.f32 	%f299, %f296, %f289, %f298;
	mul.f32 	%f5, %f293, %f299;
	mul.f32 	%f300, %f243, %f295;
	mul.f32 	%f301, %f242, %f296;
	sub.f32 	%f302, %f300, %f301;
	mul.f32 	%f303, %f241, %f296;
	mul.f32 	%f304, %f243, %f294;
	sub.f32 	%f305, %f303, %f304;
	mul.f32 	%f306, %f242, %f294;
	mul.f32 	%f307, %f241, %f295;
	sub.f32 	%f308, %f306, %f307;
	mul.f32 	%f309, %f278, %f305;
	fma.rn.f32 	%f310, %f276, %f302, %f309;
	fma.rn.f32 	%f311, %f308, %f280, %f310;
	mul.f32 	%f6, %f293, %f311;
	ld.v4.f32 	{%f312, %f313, %f314, %f315}, [%rd86+64];
	add.f32 	%f317, %f247, %f312;
	add.f32 	%f319, %f248, %f313;
	add.f32 	%f321, %f249, %f314;
	ld.v4.f32 	{%f322, %f323, %f324, %f325}, [%rd86+112];
	add.f32 	%f327, %f264, %f322;
	add.f32 	%f329, %f265, %f323;
	add.f32 	%f331, %f266, %f324;
	mul.f32 	%f332, %f246, %f329;
	mul.f32 	%f333, %f245, %f331;
	sub.f32 	%f334, %f332, %f333;
	mul.f32 	%f335, %f244, %f331;
	mul.f32 	%f336, %f246, %f327;
	sub.f32 	%f337, %f335, %f336;
	mul.f32 	%f338, %f245, %f327;
	mul.f32 	%f339, %f244, %f329;
	sub.f32 	%f340, %f338, %f339;
	mul.f32 	%f341, %f242, %f337;
	fma.rn.f32 	%f342, %f241, %f334, %f341;
	fma.rn.f32 	%f343, %f243, %f340, %f342;
	rcp.rn.f32 	%f344, %f343;
	sub.f32 	%f345, %f317, %f154;
	sub.f32 	%f346, %f319, %f156;
	sub.f32 	%f347, %f321, %f158;
	mul.f32 	%f348, %f346, %f337;
	fma.rn.f32 	%f349, %f345, %f334, %f348;
	fma.rn.f32 	%f350, %f347, %f340, %f349;
	mul.f32 	%f7, %f344, %f350;
	mul.f32 	%f351, %f243, %f346;
	mul.f32 	%f352, %f242, %f347;
	sub.f32 	%f353, %f351, %f352;
	mul.f32 	%f354, %f241, %f347;
	mul.f32 	%f355, %f243, %f345;
	sub.f32 	%f356, %f354, %f355;
	mul.f32 	%f357, %f242, %f345;
	mul.f32 	%f358, %f241, %f346;
	sub.f32 	%f359, %f357, %f358;
	mul.f32 	%f360, %f329, %f356;
	fma.rn.f32 	%f361, %f327, %f353, %f360;
	fma.rn.f32 	%f362, %f359, %f331, %f361;
	mul.f32 	%f8, %f344, %f362;
	ld.global.v2.f32 	{%f363, %f364}, [bc];
	mov.f32 	%f365, 0f3F800000;
	sub.f32 	%f366, %f365, %f363;
	sub.f32 	%f367, %f366, %f364;
	mul.f32 	%f368, %f154, %f367;
	mul.f32 	%f369, %f156, %f367;
	mul.f32 	%f370, %f158, %f367;
	fma.rn.f32 	%f371, %f168, %f363, %f368;
	fma.rn.f32 	%f372, %f169, %f363, %f369;
	fma.rn.f32 	%f373, %f170, %f363, %f370;
	fma.rn.f32 	%f11, %f180, %f364, %f371;
	fma.rn.f32 	%f12, %f181, %f364, %f372;
	fma.rn.f32 	%f13, %f182, %f364, %f373;
	sub.f32 	%f374, %f365, %f5;
	sub.f32 	%f375, %f374, %f6;
	mul.f32 	%f376, %f154, %f375;
	mul.f32 	%f377, %f156, %f375;
	mul.f32 	%f378, %f158, %f375;
	fma.rn.f32 	%f379, %f168, %f5, %f376;
	fma.rn.f32 	%f380, %f169, %f5, %f377;
	fma.rn.f32 	%f381, %f170, %f5, %f378;
	fma.rn.f32 	%f382, %f180, %f6, %f379;
	fma.rn.f32 	%f383, %f181, %f6, %f380;
	fma.rn.f32 	%f384, %f182, %f6, %f381;
	sub.f32 	%f385, %f365, %f7;
	sub.f32 	%f386, %f385, %f8;
	mul.f32 	%f387, %f154, %f386;
	mul.f32 	%f388, %f156, %f386;
	mul.f32 	%f389, %f158, %f386;
	fma.rn.f32 	%f390, %f168, %f7, %f387;
	fma.rn.f32 	%f391, %f169, %f7, %f388;
	fma.rn.f32 	%f392, %f170, %f7, %f389;
	fma.rn.f32 	%f393, %f180, %f8, %f390;
	fma.rn.f32 	%f394, %f181, %f8, %f391;
	fma.rn.f32 	%f395, %f182, %f8, %f392;
	sub.f32 	%f14, %f382, %f11;
	sub.f32 	%f15, %f383, %f12;
	sub.f32 	%f16, %f384, %f13;
	sub.f32 	%f17, %f393, %f11;
	sub.f32 	%f18, %f394, %f12;
	sub.f32 	%f19, %f395, %f13;
	ld.f32 	%f396, [%rd62+20];
	mul.f32 	%f397, %f208, %f396;
	mul.f32 	%f398, %f216, %f396;
	mul.f32 	%f399, %f224, %f396;
	ld.f32 	%f400, [%rd62+16];
	fma.rn.f32 	%f401, %f207, %f400, %f397;
	fma.rn.f32 	%f402, %f215, %f400, %f398;
	fma.rn.f32 	%f403, %f223, %f400, %f399;
	ld.f32 	%f404, [%rd62+12];
	fma.rn.f32 	%f405, %f206, %f404, %f401;
	fma.rn.f32 	%f406, %f214, %f404, %f402;
	fma.rn.f32 	%f407, %f222, %f404, %f403;
	ld.f32 	%f408, [%rd67+20];
	mul.f32 	%f409, %f208, %f408;
	mul.f32 	%f410, %f216, %f408;
	mul.f32 	%f411, %f224, %f408;
	ld.f32 	%f412, [%rd67+16];
	fma.rn.f32 	%f413, %f207, %f412, %f409;
	fma.rn.f32 	%f414, %f215, %f412, %f410;
	fma.rn.f32 	%f415, %f223, %f412, %f411;
	ld.f32 	%f416, [%rd67+12];
	fma.rn.f32 	%f417, %f206, %f416, %f413;
	fma.rn.f32 	%f418, %f214, %f416, %f414;
	fma.rn.f32 	%f419, %f222, %f416, %f415;
	ld.f32 	%f420, [%rd72+20];
	mul.f32 	%f421, %f208, %f420;
	mul.f32 	%f422, %f216, %f420;
	mul.f32 	%f423, %f224, %f420;
	ld.f32 	%f424, [%rd72+16];
	fma.rn.f32 	%f425, %f207, %f424, %f421;
	fma.rn.f32 	%f426, %f215, %f424, %f422;
	fma.rn.f32 	%f427, %f223, %f424, %f423;
	ld.f32 	%f428, [%rd72+12];
	fma.rn.f32 	%f429, %f206, %f428, %f425;
	fma.rn.f32 	%f430, %f214, %f428, %f426;
	fma.rn.f32 	%f431, %f222, %f428, %f427;
	mul.f32 	%f432, %f363, %f417;
	mul.f32 	%f433, %f363, %f418;
	mul.f32 	%f434, %f363, %f419;
	fma.rn.f32 	%f435, %f367, %f405, %f432;
	fma.rn.f32 	%f436, %f367, %f406, %f433;
	fma.rn.f32 	%f437, %f367, %f407, %f434;
	fma.rn.f32 	%f438, %f364, %f429, %f435;
	fma.rn.f32 	%f439, %f364, %f430, %f436;
	fma.rn.f32 	%f440, %f364, %f431, %f437;
	mul.f32 	%f441, %f5, %f417;
	mul.f32 	%f442, %f5, %f418;
	mul.f32 	%f443, %f5, %f419;
	fma.rn.f32 	%f444, %f375, %f405, %f441;
	fma.rn.f32 	%f445, %f375, %f406, %f442;
	fma.rn.f32 	%f446, %f375, %f407, %f443;
	fma.rn.f32 	%f447, %f6, %f429, %f444;
	fma.rn.f32 	%f448, %f6, %f430, %f445;
	fma.rn.f32 	%f449, %f6, %f431, %f446;
	mul.f32 	%f450, %f7, %f417;
	mul.f32 	%f451, %f7, %f418;
	mul.f32 	%f452, %f7, %f419;
	fma.rn.f32 	%f453, %f405, %f386, %f450;
	fma.rn.f32 	%f454, %f406, %f386, %f451;
	fma.rn.f32 	%f455, %f386, %f407, %f452;
	fma.rn.f32 	%f456, %f8, %f429, %f453;
	fma.rn.f32 	%f457, %f8, %f430, %f454;
	fma.rn.f32 	%f458, %f8, %f431, %f455;
	sub.f32 	%f459, %f447, %f438;
	sub.f32 	%f460, %f448, %f439;
	sub.f32 	%f461, %f449, %f440;
	sub.f32 	%f462, %f456, %f438;
	sub.f32 	%f463, %f457, %f439;
	sub.f32 	%f464, %f458, %f440;
	mul.f32 	%f465, %f439, %f439;
	fma.rn.f32 	%f466, %f438, %f438, %f465;
	fma.rn.f32 	%f467, %f440, %f440, %f466;
	rsqrt.approx.f32 	%f468, %f467;
	mul.f32 	%f20, %f438, %f468;
	mul.f32 	%f21, %f439, %f468;
	mul.f32 	%f22, %f468, %f440;
	mul.f32 	%f23, %f459, %f468;
	mul.f32 	%f24, %f468, %f460;
	mul.f32 	%f25, %f468, %f461;
	mul.f32 	%f26, %f462, %f468;
	mul.f32 	%f27, %f468, %f463;
	mul.f32 	%f28, %f468, %f464;
	ld.f32 	%f469, [%rd62+32];
	mul.f32 	%f470, %f125, %f469;
	mul.f32 	%f471, %f126, %f469;
	mul.f32 	%f472, %f127, %f469;
	ld.f32 	%f473, [%rd62+28];
	fma.rn.f32 	%f474, %f138, %f473, %f470;
	fma.rn.f32 	%f475, %f139, %f473, %f471;
	fma.rn.f32 	%f476, %f140, %f473, %f472;
	ld.f32 	%f477, [%rd62+24];
	fma.rn.f32 	%f478, %f149, %f477, %f474;
	fma.rn.f32 	%f479, %f150, %f477, %f475;
	fma.rn.f32 	%f480, %f151, %f477, %f476;
	ld.f32 	%f481, [%rd67+32];
	mul.f32 	%f482, %f125, %f481;
	mul.f32 	%f483, %f126, %f481;
	mul.f32 	%f484, %f127, %f481;
	ld.f32 	%f485, [%rd67+28];
	fma.rn.f32 	%f486, %f138, %f485, %f482;
	fma.rn.f32 	%f487, %f139, %f485, %f483;
	fma.rn.f32 	%f488, %f140, %f485, %f484;
	ld.f32 	%f489, [%rd67+24];
	fma.rn.f32 	%f490, %f149, %f489, %f486;
	fma.rn.f32 	%f491, %f150, %f489, %f487;
	fma.rn.f32 	%f492, %f151, %f489, %f488;
	ld.f32 	%f493, [%rd72+32];
	mul.f32 	%f494, %f125, %f493;
	mul.f32 	%f495, %f126, %f493;
	mul.f32 	%f496, %f127, %f493;
	ld.f32 	%f497, [%rd72+28];
	fma.rn.f32 	%f498, %f138, %f497, %f494;
	fma.rn.f32 	%f499, %f139, %f497, %f495;
	fma.rn.f32 	%f500, %f140, %f497, %f496;
	ld.f32 	%f501, [%rd72+24];
	fma.rn.f32 	%f502, %f149, %f501, %f498;
	fma.rn.f32 	%f503, %f150, %f501, %f499;
	fma.rn.f32 	%f504, %f151, %f501, %f500;
	mul.f32 	%f505, %f363, %f490;
	mul.f32 	%f506, %f363, %f491;
	mul.f32 	%f507, %f363, %f492;
	fma.rn.f32 	%f508, %f367, %f478, %f505;
	fma.rn.f32 	%f509, %f367, %f479, %f506;
	fma.rn.f32 	%f510, %f367, %f480, %f507;
	fma.rn.f32 	%f511, %f364, %f502, %f508;
	fma.rn.f32 	%f512, %f364, %f503, %f509;
	fma.rn.f32 	%f513, %f364, %f504, %f510;
	mul.f32 	%f514, %f5, %f490;
	mul.f32 	%f515, %f5, %f491;
	mul.f32 	%f516, %f5, %f492;
	fma.rn.f32 	%f517, %f375, %f478, %f514;
	fma.rn.f32 	%f518, %f375, %f479, %f515;
	fma.rn.f32 	%f519, %f375, %f480, %f516;
	fma.rn.f32 	%f520, %f6, %f502, %f517;
	fma.rn.f32 	%f521, %f6, %f503, %f518;
	fma.rn.f32 	%f522, %f6, %f504, %f519;
	mul.f32 	%f523, %f7, %f490;
	mul.f32 	%f524, %f7, %f491;
	mul.f32 	%f525, %f7, %f492;
	fma.rn.f32 	%f526, %f386, %f478, %f523;
	fma.rn.f32 	%f527, %f386, %f479, %f524;
	fma.rn.f32 	%f528, %f386, %f480, %f525;
	fma.rn.f32 	%f529, %f8, %f502, %f526;
	fma.rn.f32 	%f530, %f8, %f503, %f527;
	fma.rn.f32 	%f531, %f8, %f504, %f528;
	sub.f32 	%f532, %f520, %f511;
	sub.f32 	%f533, %f521, %f512;
	sub.f32 	%f534, %f522, %f513;
	sub.f32 	%f535, %f529, %f511;
	sub.f32 	%f536, %f530, %f512;
	sub.f32 	%f537, %f531, %f513;
	mul.f32 	%f538, %f21, %f513;
	mul.f32 	%f539, %f22, %f512;
	sub.f32 	%f540, %f538, %f539;
	mul.f32 	%f541, %f22, %f511;
	mul.f32 	%f542, %f20, %f513;
	sub.f32 	%f543, %f541, %f542;
	mul.f32 	%f544, %f20, %f512;
	mul.f32 	%f545, %f21, %f511;
	sub.f32 	%f546, %f544, %f545;
	mul.f32 	%f547, %f24, %f534;
	mul.f32 	%f548, %f25, %f533;
	sub.f32 	%f549, %f547, %f548;
	mul.f32 	%f550, %f25, %f532;
	mul.f32 	%f551, %f23, %f534;
	sub.f32 	%f552, %f550, %f551;
	mul.f32 	%f553, %f23, %f533;
	mul.f32 	%f554, %f24, %f532;
	sub.f32 	%f555, %f553, %f554;
	mul.f32 	%f556, %f27, %f537;
	mul.f32 	%f557, %f28, %f536;
	sub.f32 	%f558, %f556, %f557;
	mul.f32 	%f559, %f28, %f535;
	mul.f32 	%f560, %f26, %f537;
	sub.f32 	%f561, %f559, %f560;
	mul.f32 	%f562, %f26, %f536;
	mul.f32 	%f563, %f27, %f535;
	sub.f32 	%f564, %f562, %f563;
	mul.f32 	%f565, %f543, %f543;
	fma.rn.f32 	%f566, %f540, %f540, %f565;
	fma.rn.f32 	%f567, %f546, %f546, %f566;
	rsqrt.approx.f32 	%f568, %f567;
	mul.f32 	%f569, %f568, %f540;
	mul.f32 	%f570, %f568, %f543;
	mul.f32 	%f571, %f568, %f546;
	mul.f32 	%f572, %f568, %f549;
	mul.f32 	%f573, %f568, %f552;
	mul.f32 	%f574, %f568, %f555;
	mul.f32 	%f575, %f568, %f558;
	mul.f32 	%f576, %f568, %f561;
	mul.f32 	%f577, %f568, %f564;
	mul.f32 	%f578, %f22, %f570;
	mul.f32 	%f579, %f21, %f571;
	sub.f32 	%f29, %f578, %f579;
	mul.f32 	%f580, %f20, %f571;
	mul.f32 	%f581, %f22, %f569;
	sub.f32 	%f30, %f580, %f581;
	mul.f32 	%f582, %f21, %f569;
	mul.f32 	%f583, %f20, %f570;
	sub.f32 	%f31, %f582, %f583;
	mul.f32 	%f584, %f25, %f573;
	mul.f32 	%f585, %f24, %f574;
	sub.f32 	%f32, %f584, %f585;
	mul.f32 	%f586, %f23, %f574;
	mul.f32 	%f587, %f25, %f572;
	sub.f32 	%f33, %f586, %f587;
	mul.f32 	%f588, %f24, %f572;
	mul.f32 	%f589, %f23, %f573;
	sub.f32 	%f34, %f588, %f589;
	mul.f32 	%f590, %f28, %f576;
	mul.f32 	%f591, %f27, %f577;
	sub.f32 	%f35, %f590, %f591;
	mul.f32 	%f592, %f26, %f577;
	mul.f32 	%f593, %f28, %f575;
	sub.f32 	%f36, %f592, %f593;
	mul.f32 	%f594, %f27, %f575;
	mul.f32 	%f595, %f26, %f576;
	sub.f32 	%f37, %f594, %f595;
	mul.f32 	%f596, %f400, %f469;
	mul.f32 	%f597, %f396, %f473;
	sub.f32 	%f598, %f596, %f597;
	mul.f32 	%f599, %f396, %f477;
	mul.f32 	%f600, %f404, %f469;
	sub.f32 	%f601, %f599, %f600;
	mul.f32 	%f602, %f404, %f473;
	mul.f32 	%f603, %f400, %f477;
	sub.f32 	%f604, %f602, %f603;
	mul.f32 	%f605, %f125, %f604;
	mul.f32 	%f606, %f126, %f604;
	mul.f32 	%f607, %f127, %f604;
	fma.rn.f32 	%f608, %f138, %f601, %f605;
	fma.rn.f32 	%f609, %f139, %f601, %f606;
	fma.rn.f32 	%f610, %f140, %f601, %f607;
	fma.rn.f32 	%f611, %f149, %f598, %f608;
	fma.rn.f32 	%f612, %f150, %f598, %f609;
	fma.rn.f32 	%f613, %f151, %f598, %f610;
	mul.f32 	%f614, %f412, %f481;
	mul.f32 	%f615, %f408, %f485;
	sub.f32 	%f616, %f614, %f615;
	mul.f32 	%f617, %f408, %f489;
	mul.f32 	%f618, %f416, %f481;
	sub.f32 	%f619, %f617, %f618;
	mul.f32 	%f620, %f416, %f485;
	mul.f32 	%f621, %f412, %f489;
	sub.f32 	%f622, %f620, %f621;
	mul.f32 	%f623, %f125, %f622;
	mul.f32 	%f624, %f126, %f622;
	mul.f32 	%f625, %f127, %f622;
	fma.rn.f32 	%f626, %f138, %f619, %f623;
	fma.rn.f32 	%f627, %f139, %f619, %f624;
	fma.rn.f32 	%f628, %f140, %f619, %f625;
	fma.rn.f32 	%f629, %f149, %f616, %f626;
	fma.rn.f32 	%f630, %f150, %f616, %f627;
	fma.rn.f32 	%f631, %f151, %f616, %f628;
	mul.f32 	%f632, %f424, %f493;
	mul.f32 	%f633, %f420, %f497;
	sub.f32 	%f634, %f632, %f633;
	mul.f32 	%f635, %f420, %f501;
	mul.f32 	%f636, %f428, %f493;
	sub.f32 	%f637, %f635, %f636;
	mul.f32 	%f638, %f428, %f497;
	mul.f32 	%f639, %f424, %f501;
	sub.f32 	%f640, %f638, %f639;
	mul.f32 	%f641, %f125, %f640;
	mul.f32 	%f642, %f126, %f640;
	mul.f32 	%f643, %f127, %f640;
	fma.rn.f32 	%f644, %f138, %f637, %f641;
	fma.rn.f32 	%f645, %f139, %f637, %f642;
	fma.rn.f32 	%f646, %f140, %f637, %f643;
	fma.rn.f32 	%f647, %f149, %f634, %f644;
	fma.rn.f32 	%f648, %f150, %f634, %f645;
	fma.rn.f32 	%f649, %f151, %f634, %f646;
	mul.f32 	%f650, %f363, %f629;
	mul.f32 	%f651, %f363, %f630;
	mul.f32 	%f652, %f363, %f631;
	fma.rn.f32 	%f653, %f367, %f611, %f650;
	fma.rn.f32 	%f654, %f367, %f612, %f651;
	fma.rn.f32 	%f655, %f367, %f613, %f652;
	fma.rn.f32 	%f656, %f364, %f647, %f653;
	fma.rn.f32 	%f657, %f364, %f648, %f654;
	fma.rn.f32 	%f658, %f364, %f649, %f655;
	mul.f32 	%f659, %f5, %f629;
	mul.f32 	%f660, %f5, %f630;
	mul.f32 	%f661, %f5, %f631;
	fma.rn.f32 	%f662, %f375, %f611, %f659;
	fma.rn.f32 	%f663, %f375, %f612, %f660;
	fma.rn.f32 	%f664, %f375, %f613, %f661;
	fma.rn.f32 	%f665, %f6, %f647, %f662;
	fma.rn.f32 	%f666, %f6, %f648, %f663;
	fma.rn.f32 	%f667, %f6, %f649, %f664;
	mul.f32 	%f668, %f7, %f629;
	mul.f32 	%f669, %f7, %f630;
	mul.f32 	%f670, %f7, %f631;
	fma.rn.f32 	%f671, %f386, %f611, %f668;
	fma.rn.f32 	%f672, %f386, %f612, %f669;
	fma.rn.f32 	%f673, %f386, %f613, %f670;
	fma.rn.f32 	%f674, %f8, %f647, %f671;
	fma.rn.f32 	%f675, %f8, %f648, %f672;
	fma.rn.f32 	%f676, %f8, %f649, %f673;
	sub.f32 	%f677, %f665, %f656;
	sub.f32 	%f678, %f666, %f657;
	sub.f32 	%f679, %f667, %f658;
	sub.f32 	%f680, %f674, %f656;
	sub.f32 	%f681, %f675, %f657;
	sub.f32 	%f682, %f676, %f658;
	mul.f32 	%f683, %f657, %f657;
	fma.rn.f32 	%f684, %f656, %f656, %f683;
	fma.rn.f32 	%f685, %f658, %f658, %f684;
	rsqrt.approx.f32 	%f686, %f685;
	mul.f32 	%f38, %f656, %f686;
	mul.f32 	%f39, %f657, %f686;
	mul.f32 	%f40, %f686, %f658;
	mul.f32 	%f41, %f677, %f686;
	mul.f32 	%f42, %f686, %f678;
	mul.f32 	%f43, %f686, %f679;
	mul.f32 	%f44, %f680, %f686;
	mul.f32 	%f45, %f686, %f681;
	mul.f32 	%f46, %f686, %f682;
	ld.f32 	%f687, [%rd62+36];
	ld.f32 	%f688, [%rd62+40];
	ld.f32 	%f689, [%rd67+36];
	mul.f32 	%f690, %f363, %f689;
	ld.f32 	%f691, [%rd67+40];
	mul.f32 	%f692, %f363, %f691;
	fma.rn.f32 	%f693, %f367, %f687, %f690;
	fma.rn.f32 	%f694, %f367, %f688, %f692;
	ld.f32 	%f695, [%rd72+36];
	ld.f32 	%f696, [%rd72+40];
	fma.rn.f32 	%f907, %f364, %f695, %f693;
	fma.rn.f32 	%f908, %f364, %f696, %f694;
	mul.f32 	%f697, %f5, %f689;
	mul.f32 	%f698, %f5, %f691;
	fma.rn.f32 	%f699, %f375, %f687, %f697;
	fma.rn.f32 	%f700, %f375, %f688, %f698;
	fma.rn.f32 	%f701, %f6, %f695, %f699;
	fma.rn.f32 	%f702, %f6, %f696, %f700;
	mul.f32 	%f703, %f7, %f689;
	mul.f32 	%f704, %f7, %f691;
	fma.rn.f32 	%f705, %f386, %f687, %f703;
	fma.rn.f32 	%f706, %f386, %f688, %f704;
	fma.rn.f32 	%f707, %f8, %f695, %f705;
	fma.rn.f32 	%f708, %f8, %f696, %f706;
	sub.f32 	%f909, %f701, %f907;
	sub.f32 	%f910, %f702, %f908;
	sub.f32 	%f911, %f707, %f907;
	sub.f32 	%f912, %f708, %f908;
	@%p2 bra 	BB8_34;

	add.s64 	%rd121, %rd127, 4;
	ld.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd121+140];
	ld.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd121+124];
	fma.rn.f32 	%f719, %f714, %f13, %f709;
	fma.rn.f32 	%f722, %f715, %f13, %f710;
	fma.rn.f32 	%f725, %f716, %f13, %f711;
	ld.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd121+108];
	fma.rn.f32 	%f731, %f726, %f12, %f719;
	fma.rn.f32 	%f733, %f727, %f12, %f722;
	fma.rn.f32 	%f735, %f728, %f12, %f725;
	ld.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd121+92];
	fma.rn.f32 	%f53, %f736, %f11, %f731;
	fma.rn.f32 	%f54, %f737, %f11, %f733;
	fma.rn.f32 	%f55, %f738, %f11, %f735;
	ld.u32 	%r12, [%rd121+156];
	neg.f32 	%f743, %f54;
	neg.f32 	%f744, %f53;
	abs.f32 	%f56, %f744;
	abs.f32 	%f57, %f743;
	setp.eq.f32	%p4, %f56, 0f00000000;
	setp.eq.f32	%p5, %f57, 0f00000000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB8_10;
	bra.uni 	BB8_7;

BB8_10:
	mov.b32 	 %r77, %f53;
	not.b32 	%r78, %r77;
	shr.s32 	%r79, %r78, 31;
	and.b32  	%r80, %r79, 1078530011;
	mov.b32 	 %r81, %f54;
	not.b32 	%r82, %r81;
	and.b32  	%r83, %r82, -2147483648;
	or.b32  	%r84, %r83, %r80;
	mov.b32 	 %f904, %r84;
	bra.uni 	BB8_11;

BB8_7:
	setp.eq.f32	%p7, %f56, 0f7F800000;
	setp.eq.f32	%p8, %f57, 0f7F800000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB8_9;
	bra.uni 	BB8_8;

BB8_9:
	mov.b32 	 %r68, %f53;
	not.b32 	%r69, %r68;
	shr.s32 	%r70, %r69, 31;
	and.b32  	%r71, %r70, 13483017;
	add.s32 	%r72, %r71, 1061752795;
	mov.b32 	 %r73, %f54;
	not.b32 	%r74, %r73;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r72, %r75;
	mov.b32 	 %f904, %r76;
	bra.uni 	BB8_11;

BB8_8:
	max.f32 	%f745, %f57, %f56;
	min.f32 	%f746, %f57, %f56;
	div.rn.f32 	%f747, %f746, %f745;
	mul.rn.f32 	%f748, %f747, %f747;
	mov.f32 	%f749, 0fC0B59883;
	mov.f32 	%f750, 0fBF52C7EA;
	fma.rn.f32 	%f751, %f748, %f750, %f749;
	mov.f32 	%f752, 0fC0D21907;
	fma.rn.f32 	%f753, %f751, %f748, %f752;
	mul.f32 	%f754, %f748, %f753;
	mul.f32 	%f755, %f747, %f754;
	add.f32 	%f756, %f748, 0f41355DC0;
	mov.f32 	%f757, 0f41E6BD60;
	fma.rn.f32 	%f758, %f756, %f748, %f757;
	mov.f32 	%f759, 0f419D92C8;
	fma.rn.f32 	%f760, %f758, %f748, %f759;
	rcp.rn.f32 	%f761, %f760;
	fma.rn.f32 	%f762, %f755, %f761, %f747;
	mov.f32 	%f763, 0f3FC90FDB;
	sub.f32 	%f764, %f763, %f762;
	setp.gt.f32	%p10, %f57, %f56;
	selp.f32	%f765, %f764, %f762, %p10;
	mov.b32 	 %r61, %f53;
	xor.b32  	%r62, %r61, -2147483648;
	setp.lt.s32	%p11, %r62, 0;
	mov.f32 	%f766, 0f40490FDB;
	sub.f32 	%f767, %f766, %f765;
	selp.f32	%f768, %f767, %f765, %p11;
	mov.b32 	 %r63, %f768;
	mov.b32 	 %r64, %f54;
	not.b32 	%r65, %r64;
	and.b32  	%r66, %r65, -2147483648;
	or.b32  	%r67, %r63, %r66;
	mov.b32 	 %f769, %r67;
	add.f32 	%f770, %f56, %f57;
	setp.gtu.f32	%p12, %f770, 0f7F800000;
	selp.f32	%f904, %f770, %f769, %p12;

BB8_11:
	mul.f32 	%f771, %f904, 0f3F000000;
	div.rn.f32 	%f772, %f771, 0f40490FDB;
	setp.lt.f32	%p13, %f772, 0f00000000;
	add.f32 	%f773, %f772, 0f3F800000;
	selp.f32	%f62, %f773, %f772, %p13;
	setp.gt.s32	%p14, %r12, 2;
	@%p14 bra 	BB8_15;

	setp.eq.s32	%p17, %r12, 1;
	@%p17 bra 	BB8_32;
	bra.uni 	BB8_13;

BB8_32:
	add.f32 	%f905, %f53, 0f3F000000;
	add.f32 	%f906, %f54, 0f3F000000;
	bra.uni 	BB8_33;

BB8_15:
	setp.eq.s32	%p15, %r12, 3;
	@%p15 bra 	BB8_18;
	bra.uni 	BB8_16;

BB8_18:
	mul.f32 	%f774, %f54, %f54;
	fma.rn.f32 	%f775, %f53, %f53, %f774;
	fma.rn.f32 	%f776, %f55, %f55, %f775;
	sqrt.rn.f32 	%f66, %f776;
	setp.gt.f32	%p19, %f66, 0f00000000;
	@%p19 bra 	BB8_20;
	bra.uni 	BB8_19;

BB8_20:
	mov.f32 	%f902, 0f3F800000;
	div.rn.f32 	%f777, %f55, %f66;
	abs.f32 	%f778, %f777;
	sub.f32 	%f780, %f902, %f778;
	mul.f32 	%f781, %f780, 0f3F000000;
	sqrt.rn.f32 	%f782, %f781;
	setp.gt.f32	%p20, %f778, 0f3F11EB85;
	selp.f32	%f783, %f782, %f778, %p20;
	mul.f32 	%f784, %f783, %f783;
	mov.f32 	%f785, 0f3C94D2E9;
	mov.f32 	%f786, 0f3D53F941;
	fma.rn.f32 	%f787, %f786, %f784, %f785;
	mov.f32 	%f788, 0f3D3F841F;
	fma.rn.f32 	%f789, %f787, %f784, %f788;
	mov.f32 	%f790, 0f3D994929;
	fma.rn.f32 	%f791, %f789, %f784, %f790;
	mov.f32 	%f792, 0f3E2AAB94;
	fma.rn.f32 	%f793, %f791, %f784, %f792;
	mul.f32 	%f794, %f784, %f793;
	fma.rn.f32 	%f795, %f794, %f783, %f783;
	add.f32 	%f796, %f795, %f795;
	mov.f32 	%f797, 0f3FC90FDB;
	sub.f32 	%f798, %f797, %f795;
	selp.f32	%f799, %f796, %f798, %p20;
	setp.lt.f32	%p21, %f777, 0f00000000;
	mov.f32 	%f800, 0f40490FDB;
	sub.f32 	%f801, %f800, %f799;
	selp.f32	%f802, %f801, %f799, %p21;
	div.rn.f32 	%f803, %f802, 0f40490FDB;
	sub.f32 	%f906, %f902, %f803;
	mov.f32 	%f905, %f62;
	bra.uni 	BB8_33;

BB8_13:
	setp.eq.s32	%p18, %r12, 2;
	@%p18 bra 	BB8_21;
	bra.uni 	BB8_14;

BB8_21:
	abs.f32 	%f71, %f53;
	abs.f32 	%f72, %f54;
	setp.gt.f32	%p22, %f71, %f72;
	abs.f32 	%f73, %f55;
	setp.gt.f32	%p23, %f71, %f73;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB8_29;
	bra.uni 	BB8_22;

BB8_29:
	setp.gt.f32	%p30, %f53, 0f00000000;
	add.f32 	%f84, %f55, 0f3F000000;
	@%p30 bra 	BB8_31;
	bra.uni 	BB8_30;

BB8_31:
	add.f32 	%f905, %f54, 0f3F000000;
	mov.f32 	%f906, %f84;
	bra.uni 	BB8_33;

BB8_16:
	setp.ne.s32	%p16, %r12, 4;
	@%p16 bra 	BB8_14;

	add.f32 	%f906, %f55, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB8_33;

BB8_14:
	mov.f32 	%f906, %f908;
	mov.f32 	%f905, %f907;
	bra.uni 	BB8_33;

BB8_19:
	mov.f32 	%f906, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB8_33;

BB8_22:
	setp.gt.f32	%p25, %f72, %f71;
	setp.gt.f32	%p26, %f72, %f73;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB8_26;
	bra.uni 	BB8_23;

BB8_26:
	setp.gt.f32	%p29, %f54, 0f00000000;
	add.f32 	%f79, %f55, 0f3F000000;
	@%p29 bra 	BB8_28;
	bra.uni 	BB8_27;

BB8_28:
	mov.f32 	%f805, 0f3F000000;
	sub.f32 	%f905, %f805, %f53;
	mov.f32 	%f906, %f79;
	bra.uni 	BB8_33;

BB8_30:
	mov.f32 	%f806, 0f3F000000;
	sub.f32 	%f905, %f806, %f54;
	mov.f32 	%f906, %f84;
	bra.uni 	BB8_33;

BB8_23:
	setp.gt.f32	%p28, %f55, 0f00000000;
	add.f32 	%f74, %f54, 0f3F000000;
	@%p28 bra 	BB8_25;
	bra.uni 	BB8_24;

BB8_25:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f74;
	bra.uni 	BB8_33;

BB8_27:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f79;
	bra.uni 	BB8_33;

BB8_24:
	mov.f32 	%f804, 0f3F000000;
	sub.f32 	%f905, %f804, %f53;
	mov.f32 	%f906, %f74;

BB8_33:
	mov.f32 	%f907, %f905;
	mov.f32 	%f912, 0f00000000;
	mov.f32 	%f911, %f912;
	mov.f32 	%f910, %f912;
	mov.f32 	%f909, %f912;
	mov.f32 	%f908, %f906;

BB8_34:
	mov.f32 	%f916, 0f3F800000;
	ld.f32 	%f818, [%rd62+44];
	ld.f32 	%f819, [%rd62+48];
	ld.f32 	%f820, [%rd67+44];
	mul.f32 	%f821, %f363, %f820;
	ld.f32 	%f822, [%rd67+48];
	mul.f32 	%f823, %f363, %f822;
	fma.rn.f32 	%f824, %f367, %f818, %f821;
	fma.rn.f32 	%f825, %f367, %f819, %f823;
	ld.f32 	%f826, [%rd72+44];
	ld.f32 	%f827, [%rd72+48];
	fma.rn.f32 	%f103, %f364, %f826, %f824;
	fma.rn.f32 	%f104, %f364, %f827, %f825;
	mul.f32 	%f830, %f5, %f820;
	mul.f32 	%f831, %f5, %f822;
	fma.rn.f32 	%f832, %f375, %f818, %f830;
	fma.rn.f32 	%f833, %f375, %f819, %f831;
	fma.rn.f32 	%f105, %f6, %f826, %f832;
	fma.rn.f32 	%f106, %f6, %f827, %f833;
	mul.f32 	%f836, %f7, %f820;
	mul.f32 	%f837, %f7, %f822;
	fma.rn.f32 	%f838, %f386, %f818, %f836;
	fma.rn.f32 	%f839, %f386, %f819, %f837;
	fma.rn.f32 	%f107, %f8, %f826, %f838;
	fma.rn.f32 	%f108, %f8, %f827, %f839;
	ld.u8 	%rs1, [%rd13+80];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p31, %rs2, 1;
	mov.f32 	%f917, 0f7F800000;
	mov.f32 	%f915, 0f00000000;
	mov.f32 	%f914, %f915;
	mov.f32 	%f913, %f916;
	@!%p31 bra 	BB8_36;
	bra.uni 	BB8_35;

BB8_35:
	ld.u32 	%r89, [%rd13];
	ld.global.v2.u32 	{%r90, %r91}, [launch_index];
	sub.s32 	%r93, %r90, %r89;
	sub.s32 	%r95, %r91, %r89;
	cvt.rn.f32.s32	%f852, %r93;
	cvt.rn.f32.s32	%f853, %r95;
	ld.u32 	%r85, [%rd13+64];
	mov.u32 	%r88, 2;
	mov.f32 	%f855, 0f00000000;
	// inline asm
	call (%f913, %f914, %f915, %f843), _rt_texture_get_f_id, (%r85, %r88, %f852, %f853, %f855, %f855);
	// inline asm
	mov.f32 	%f856, 0f3F800000;
	sub.f32 	%f916, %f856, %f843;
	ld.u32 	%r87, [%rd13+68];
	// inline asm
	call (%f917, %f849, %f850, %f851), _rt_texture_get_f_id, (%r87, %r88, %f852, %f853, %f855, %f855);
	// inline asm

BB8_36:
	mov.u64 	%rd124, 0;
	mul.wide.s32 	%rd123, %r18, 160;
	add.s64 	%rd122, %rd123, 512;
	ld.u32 	%r96, [%rd13+180];
	// inline asm
	call (%rd87), _rt_buffer_get_id_64, (%r96, %r13, %r13, %rd122, %rd124, %rd124, %rd124);
	// inline asm
	@%p2 bra 	BB8_38;

	mov.u64 	%rd125, 0;
	ld.global.u32 	%r102, [ray+24];
	mul.wide.u32 	%rd98, %r102, 8;
	add.s64 	%rd99, %rd13, %rd98;
	ld.global.u32 	%r103, [decalId];
	mul.wide.s32 	%rd100, %r103, 16;
	add.s64 	%rd94, %rd100, 512;
	ld.u32 	%r99, [%rd99+140];
	// inline asm
	call (%rd128), _rt_buffer_get_id_64, (%r99, %r13, %r13, %rd94, %rd125, %rd125, %rd125);
	// inline asm
	bra.uni 	BB8_39;

BB8_38:
	mov.u64 	%rd126, 0;
	ld.global.u32 	%r107, [ray+24];
	mul.wide.u32 	%rd106, %r107, 8;
	add.s64 	%rd107, %rd13, %rd106;
	mul.wide.s32 	%rd108, %r18, 16;
	add.s64 	%rd102, %rd108, 512;
	ld.u32 	%r104, [%rd107+124];
	// inline asm
	call (%rd128), _rt_buffer_get_id_64, (%r104, %r13, %r13, %rd102, %rd126, %rd126, %rd126);
	// inline asm

BB8_39:
	sub.f32 	%f857, %f105, %f103;
	sub.f32 	%f858, %f106, %f104;
	sub.f32 	%f859, %f107, %f103;
	sub.f32 	%f860, %f108, %f104;
	ld.u64 	%rd109, [%rd13+56];
	ld.u64 	%rd110, [%rd13+48];
	ld.v2.u32 	{%r108, %r109}, [%rd13+40];
	ld.global.u32 	%r112, [render_task_id];
	ld.global.u32 	%r113, [frame_number];
	ld.global.u32 	%r114, [seed_base];
	add.s32 	%r115, %r113, %r114;
	ld.u8 	%rs3, [%rd13+80];
	shr.u16 	%rs4, %rs3, 1;
	and.b16  	%rs5, %rs4, 1;
	cvt.u32.u16	%r116, %rs5;
	ld.v2.f32 	{%f861, %f862}, [%rd13+72];
	mov.b32 	 %r117, %f862;
	ld.u64 	%rd111, [%rd128+8];
	ld.global.u64 	%rd112, [ray_data+16];
	ld.u64 	%rd113, [%rd112+16];
	ld.v2.u64 	{%rd114, %rd115}, [%rd112];
	ld.global.v2.f32 	{%f865, %f866}, [ray_data+64];
	ld.global.v2.f32 	{%f869, %f870}, [ray_data+40];
	ld.global.v2.f32 	{%f873, %f874}, [ray_data+48];
	ld.global.v2.f32 	{%f877, %f878}, [ray_data+56];
	mov.f32 	%f881, 0f00000000;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd111;
	.param .align 8 .b8 param1[24];
	st.param.b64	[param1+0], %rd114;
	st.param.b64	[param1+8], %rd115;
	st.param.b64	[param1+16], %rd113;
	.param .b32 param2;
	st.param.b32	[param2+0], %r115;
	.param .align 16 .b8 param3[304];
	st.param.f32	[param3+0], %f11;
	st.param.f32	[param3+4], %f12;
	st.param.f32	[param3+8], %f13;
	st.param.b32	[param3+12], %r118;
	st.param.f32	[param3+16], %f14;
	st.param.f32	[param3+20], %f15;
	st.param.f32	[param3+24], %f16;
	st.param.b32	[param3+28], %r119;
	st.param.f32	[param3+32], %f17;
	st.param.f32	[param3+36], %f18;
	st.param.f32	[param3+40], %f19;
	st.param.b32	[param3+44], %r120;
	st.param.f32	[param3+48], %f2;
	st.param.f32	[param3+52], %f3;
	st.param.f32	[param3+56], %f4;
	st.param.b32	[param3+60], %r121;
	st.param.f32	[param3+64], %f881;
	st.param.f32	[param3+68], %f881;
	st.param.f32	[param3+72], %f881;
	st.param.b32	[param3+76], %r122;
	st.param.f32	[param3+80], %f881;
	st.param.f32	[param3+84], %f881;
	st.param.f32	[param3+88], %f881;
	st.param.b32	[param3+92], %r123;
	st.param.f32	[param3+96], %f20;
	st.param.f32	[param3+100], %f21;
	st.param.f32	[param3+104], %f22;
	st.param.b32	[param3+108], %r124;
	st.param.f32	[param3+112], %f23;
	st.param.f32	[param3+116], %f24;
	st.param.f32	[param3+120], %f25;
	st.param.b32	[param3+124], %r125;
	st.param.f32	[param3+128], %f26;
	st.param.f32	[param3+132], %f27;
	st.param.f32	[param3+136], %f28;
	st.param.b32	[param3+140], %r126;
	st.param.f32	[param3+144], %f29;
	st.param.f32	[param3+148], %f30;
	st.param.f32	[param3+152], %f31;
	st.param.b32	[param3+156], %r127;
	st.param.f32	[param3+160], %f32;
	st.param.f32	[param3+164], %f33;
	st.param.f32	[param3+168], %f34;
	st.param.b32	[param3+172], %r128;
	st.param.f32	[param3+176], %f35;
	st.param.f32	[param3+180], %f36;
	st.param.f32	[param3+184], %f37;
	st.param.b32	[param3+188], %r129;
	st.param.f32	[param3+192], %f38;
	st.param.f32	[param3+196], %f39;
	st.param.f32	[param3+200], %f40;
	st.param.b32	[param3+204], %r130;
	st.param.f32	[param3+208], %f41;
	st.param.f32	[param3+212], %f42;
	st.param.f32	[param3+216], %f43;
	st.param.b32	[param3+220], %r131;
	st.param.f32	[param3+224], %f44;
	st.param.f32	[param3+228], %f45;
	st.param.f32	[param3+232], %f46;
	st.param.b32	[param3+236], %r132;
	st.param.f32	[param3+240], %f907;
	st.param.f32	[param3+244], %f908;
	st.param.f32	[param3+248], %f909;
	st.param.f32	[param3+252], %f910;
	st.param.f32	[param3+256], %f911;
	st.param.f32	[param3+260], %f912;
	st.param.f32	[param3+264], %f103;
	st.param.f32	[param3+268], %f104;
	st.param.f32	[param3+272], %f857;
	st.param.f32	[param3+276], %f858;
	st.param.f32	[param3+280], %f859;
	st.param.f32	[param3+284], %f860;
	st.param.f32	[param3+288], %f1;
	st.param.f32	[param3+292], %f881;
	st.param.b32	[param3+296], %r18;
	st.param.b32	[param3+300], %r134;
	.param .align 8 .b8 param4[8];
	st.param.f32	[param4+0], %f865;
	st.param.f32	[param4+4], %f866;
	.param .b32 param5;
	st.param.b32	[param5+0], %r112;
	.param .align 8 .b8 param6[24];
	st.param.b32	[param6+0], %r108;
	st.param.b32	[param6+4], %r109;
	st.param.b64	[param6+8], %rd110;
	st.param.b64	[param6+16], %rd109;
	.param .align 8 .b8 param7[24];
	st.param.f32	[param7+0], %f869;
	st.param.f32	[param7+4], %f870;
	st.param.f32	[param7+8], %f873;
	st.param.f32	[param7+12], %f874;
	st.param.f32	[param7+16], %f877;
	st.param.f32	[param7+20], %f878;
	.param .align 16 .b8 param8[16];
	st.param.f32	[param8+0], %f913;
	st.param.f32	[param8+4], %f914;
	st.param.f32	[param8+8], %f915;
	st.param.f32	[param8+12], %f916;
	.param .b32 param9;
	st.param.f32	[param9+0], %f917;
	.param .b32 param10;
	st.param.b32	[param10+0], %r116;
	.param .b32 param11;
	st.param.b32	[param11+0], %r117;
	.param .b32 param12;
	st.param.f32	[param12+0], %f861;
	.param .align 16 .b8 retval0[64];
	call.uni (retval0), 
	stlr_main, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12
	);
	ld.param.b64	%rd118, [retval0+0];
	ld.param.b64	%rd119, [retval0+8];
	ld.param.b64	%rd120, [retval0+16];
	ld.param.b8	%rs6, [retval0+24];
	ld.param.b8	%rs7, [retval0+25];
	ld.param.b8	%rs8, [retval0+26];
	ld.param.b8	%rs9, [retval0+27];
	ld.param.b8	%rs10, [retval0+28];
	ld.param.b8	%rs11, [retval0+29];
	ld.param.b8	%rs12, [retval0+30];
	ld.param.b8	%rs13, [retval0+31];
	ld.param.f32	%f882, [retval0+32];
	ld.param.f32	%f883, [retval0+36];
	ld.param.f32	%f884, [retval0+40];
	ld.param.b32	%r133, [retval0+44];
	ld.param.f32	%f885, [retval0+48];
	ld.param.f32	%f886, [retval0+52];
	ld.param.b8	%rs14, [retval0+56];
	ld.param.b8	%rs15, [retval0+57];
	ld.param.b8	%rs16, [retval0+58];
	ld.param.b8	%rs17, [retval0+59];
	ld.param.b8	%rs18, [retval0+60];
	ld.param.b8	%rs19, [retval0+61];
	ld.param.b8	%rs20, [retval0+62];
	ld.param.b8	%rs21, [retval0+63];
	
	//{
	}// Callseq End 1
	ld.global.v4.f32 	{%f887, %f888, %f889, %f890}, [ray_data];
	add.f32 	%f892, %f885, %f890;
	add.f32 	%f894, %f884, %f889;
	add.f32 	%f896, %f883, %f888;
	add.f32 	%f898, %f887, %f882;
	ld.global.f32 	%f899, [ray_data+72];
	st.global.v4.f32 	[ray_data], {%f898, %f896, %f894, %f892};
	min.f32 	%f900, %f886, %f899;
	min.f32 	%f901, %f900, %f917;
	st.global.f32 	[ray_data+72], %f901;
	ret;
}

	// .globl	_Z14closest_hit_aov
.visible .entry _Z14closest_hit_aov(

)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<22>;
	.reg .f32 	%f<918>;
	.reg .b32 	%r<135>;
	.reg .b64 	%rd<129>;


	ldu.global.u32 	%r15, [render_task_id];
	cvt.s64.s32	%rd15, %r15;
	mov.u64 	%rd20, render_task_data;
	cvta.global.u64 	%rd14, %rd20;
	mov.u32 	%r13, 1;
	mov.u32 	%r14, 272;
	mov.u64 	%rd127, 0;
	// inline asm
	call (%rd13), _rt_buffer_get_64, (%rd14, %r13, %r14, %rd15, %rd127, %rd127, %rd127);
	// inline asm
	ld.global.v4.u32 	{%r16, %r17, %r18, %r19}, [intersectionIds];
	ld.global.u32 	%r7, [decalId];
	setp.eq.s32	%p1, %r7, -1;
	@%p1 bra 	BB9_2;

	mul.wide.s32 	%rd26, %r7, 176;
	add.s64 	%rd22, %rd26, 512;
	ld.u32 	%r20, [%rd13+188];
	mov.u64 	%rd25, 0;
	// inline asm
	call (%rd127), _rt_buffer_get_id_64, (%r20, %r13, %r13, %rd22, %rd25, %rd25, %rd25);
	// inline asm

BB9_2:
	mul.wide.s32 	%rd5, %r18, 160;
	add.s64 	%rd6, %rd127, 4;
	setp.eq.s64	%p2, %rd127, 0;
	@%p2 bra 	BB9_4;

	ld.u32 	%r134, [%rd6];
	bra.uni 	BB9_5;

BB9_4:
	add.s64 	%rd28, %rd5, 512;
	ld.u32 	%r23, [%rd13+180];
	mov.u64 	%rd31, 0;
	// inline asm
	call (%rd27), _rt_buffer_get_id_64, (%r23, %r13, %r13, %rd28, %rd31, %rd31, %rd31);
	// inline asm
	ld.u32 	%r134, [%rd27+20];

BB9_5:
	ld.global.f32 	%f1, [t_hit];
	mul.wide.s32 	%rd77, %r17, 16;
	add.s64 	%rd33, %rd77, 512;
	ld.u32 	%r26, [%rd13+172];
	mov.u64 	%rd76, 0;
	// inline asm
	call (%rd32), _rt_buffer_get_id_64, (%r26, %r13, %r13, %rd33, %rd76, %rd76, %rd76);
	// inline asm
	mul.lo.s32 	%r53, %r16, 3;
	mul.wide.s32 	%rd78, %r53, 4;
	add.s64 	%rd38, %rd78, 512;
	ld.u32 	%r29, [%rd32+4];
	// inline asm
	call (%rd37), _rt_buffer_get_id_64, (%r29, %r13, %r13, %rd38, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r54, [%rd37];
	add.s32 	%r55, %r53, 1;
	mul.wide.s32 	%rd79, %r55, 4;
	add.s64 	%rd43, %rd79, 512;
	ld.u32 	%r32, [%rd32+4];
	// inline asm
	call (%rd42), _rt_buffer_get_id_64, (%r32, %r13, %r13, %rd43, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r56, [%rd42];
	add.s32 	%r57, %r53, 2;
	mul.wide.s32 	%rd80, %r57, 4;
	add.s64 	%rd48, %rd80, 512;
	ld.u32 	%r35, [%rd32+4];
	// inline asm
	call (%rd47), _rt_buffer_get_id_64, (%r35, %r13, %r13, %rd48, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r58, [%rd47];
	ld.u32 	%r38, [%rd13+180];
	add.s64 	%rd58, %rd5, 512;
	// inline asm
	call (%rd52), _rt_buffer_get_id_64, (%r38, %r13, %r13, %rd58, %rd76, %rd76, %rd76);
	// inline asm
	ld.u32 	%r41, [%rd13+180];
	// inline asm
	call (%rd57), _rt_buffer_get_id_64, (%r41, %r13, %r13, %rd58, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd81, %r54, 52;
	add.s64 	%rd63, %rd81, 512;
	ld.u32 	%r44, [%rd32+12];
	// inline asm
	call (%rd62), _rt_buffer_get_id_64, (%r44, %r13, %r13, %rd63, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd82, %r56, 52;
	add.s64 	%rd68, %rd82, 512;
	ld.u32 	%r47, [%rd32+12];
	// inline asm
	call (%rd67), _rt_buffer_get_id_64, (%r47, %r13, %r13, %rd68, %rd76, %rd76, %rd76);
	// inline asm
	mul.wide.s32 	%rd83, %r58, 52;
	add.s64 	%rd73, %rd83, 512;
	ld.u32 	%r50, [%rd32+12];
	// inline asm
	call (%rd72), _rt_buffer_get_id_64, (%r50, %r13, %r13, %rd73, %rd76, %rd76, %rd76);
	// inline asm
	ld.f32 	%f119, [%rd62+8];
	ld.v4.f32 	{%f120, %f121, %f122, %f123}, [%rd52+80];
	ld.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd52+64];
	fma.rn.f32 	%f130, %f125, %f119, %f120;
	fma.rn.f32 	%f133, %f126, %f119, %f121;
	fma.rn.f32 	%f136, %f127, %f119, %f122;
	ld.f32 	%f137, [%rd62+4];
	ld.v4.f32 	{%f138, %f139, %f140, %f141}, [%rd52+48];
	fma.rn.f32 	%f143, %f138, %f137, %f130;
	fma.rn.f32 	%f145, %f139, %f137, %f133;
	fma.rn.f32 	%f147, %f140, %f137, %f136;
	ld.f32 	%f148, [%rd62];
	ld.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd52+32];
	fma.rn.f32 	%f154, %f149, %f148, %f143;
	fma.rn.f32 	%f156, %f150, %f148, %f145;
	fma.rn.f32 	%f158, %f151, %f148, %f147;
	ld.f32 	%f159, [%rd67+8];
	fma.rn.f32 	%f160, %f125, %f159, %f120;
	fma.rn.f32 	%f161, %f126, %f159, %f121;
	fma.rn.f32 	%f162, %f127, %f159, %f122;
	ld.f32 	%f163, [%rd67+4];
	fma.rn.f32 	%f164, %f138, %f163, %f160;
	fma.rn.f32 	%f165, %f139, %f163, %f161;
	fma.rn.f32 	%f166, %f140, %f163, %f162;
	ld.f32 	%f167, [%rd67];
	fma.rn.f32 	%f168, %f149, %f167, %f164;
	fma.rn.f32 	%f169, %f150, %f167, %f165;
	fma.rn.f32 	%f170, %f151, %f167, %f166;
	ld.f32 	%f171, [%rd72+8];
	fma.rn.f32 	%f172, %f125, %f171, %f120;
	fma.rn.f32 	%f173, %f126, %f171, %f121;
	fma.rn.f32 	%f174, %f127, %f171, %f122;
	ld.f32 	%f175, [%rd72+4];
	fma.rn.f32 	%f176, %f138, %f175, %f172;
	fma.rn.f32 	%f177, %f139, %f175, %f173;
	fma.rn.f32 	%f178, %f140, %f175, %f174;
	ld.f32 	%f179, [%rd72];
	fma.rn.f32 	%f180, %f149, %f179, %f176;
	fma.rn.f32 	%f181, %f150, %f179, %f177;
	fma.rn.f32 	%f182, %f151, %f179, %f178;
	sub.f32 	%f183, %f167, %f148;
	sub.f32 	%f184, %f163, %f137;
	sub.f32 	%f185, %f159, %f119;
	sub.f32 	%f186, %f179, %f148;
	sub.f32 	%f187, %f175, %f137;
	sub.f32 	%f188, %f171, %f119;
	mul.f32 	%f189, %f184, %f188;
	mul.f32 	%f190, %f185, %f187;
	sub.f32 	%f191, %f189, %f190;
	mul.f32 	%f192, %f185, %f186;
	mul.f32 	%f193, %f183, %f188;
	sub.f32 	%f194, %f192, %f193;
	mul.f32 	%f195, %f183, %f187;
	mul.f32 	%f196, %f184, %f186;
	sub.f32 	%f197, %f195, %f196;
	mul.f32 	%f198, %f194, %f194;
	fma.rn.f32 	%f199, %f191, %f191, %f198;
	fma.rn.f32 	%f200, %f197, %f197, %f199;
	sqrt.rn.f32 	%f201, %f200;
	rcp.rn.f32 	%f202, %f201;
	mul.f32 	%f203, %f191, %f202;
	mul.f32 	%f204, %f194, %f202;
	mul.f32 	%f205, %f197, %f202;
	ld.v4.f32 	{%f206, %f207, %f208, %f209}, [%rd57+96];
	mul.f32 	%f213, %f205, %f208;
	ld.v4.f32 	{%f214, %f215, %f216, %f217}, [%rd57+112];
	mul.f32 	%f221, %f205, %f216;
	ld.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd57+128];
	mul.f32 	%f229, %f205, %f224;
	fma.rn.f32 	%f230, %f207, %f204, %f213;
	fma.rn.f32 	%f231, %f215, %f204, %f221;
	fma.rn.f32 	%f232, %f223, %f204, %f229;
	fma.rn.f32 	%f233, %f206, %f203, %f230;
	fma.rn.f32 	%f234, %f214, %f203, %f231;
	fma.rn.f32 	%f235, %f222, %f203, %f232;
	mul.f32 	%f236, %f234, %f234;
	fma.rn.f32 	%f237, %f233, %f233, %f236;
	fma.rn.f32 	%f238, %f235, %f235, %f237;
	sqrt.rn.f32 	%f239, %f238;
	rcp.rn.f32 	%f240, %f239;
	mul.f32 	%f2, %f233, %f240;
	mul.f32 	%f3, %f234, %f240;
	mul.f32 	%f4, %f235, %f240;
	sub.f32 	%f241, %f168, %f154;
	sub.f32 	%f242, %f169, %f156;
	sub.f32 	%f243, %f170, %f158;
	sub.f32 	%f244, %f180, %f154;
	sub.f32 	%f245, %f181, %f156;
	sub.f32 	%f246, %f182, %f158;
	ld.global.u64 	%rd84, [ray_data+16];
	ld.u32 	%r59, [%rd84+24];
	add.s32 	%r60, %r59, -1;
	mul.wide.s32 	%rd85, %r60, 112;
	add.s64 	%rd86, %rd84, %rd85;
	ld.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd86+32];
	ld.v4.f32 	{%f254, %f255, %f256, %f257}, [%rd86+48];
	add.f32 	%f259, %f247, %f254;
	add.f32 	%f261, %f248, %f255;
	add.f32 	%f263, %f249, %f256;
	ld.v4.f32 	{%f264, %f265, %f266, %f267}, [%rd86+80];
	ld.v4.f32 	{%f271, %f272, %f273, %f274}, [%rd86+96];
	add.f32 	%f276, %f264, %f271;
	add.f32 	%f278, %f265, %f272;
	add.f32 	%f280, %f266, %f273;
	mul.f32 	%f281, %f246, %f278;
	mul.f32 	%f282, %f245, %f280;
	sub.f32 	%f283, %f281, %f282;
	mul.f32 	%f284, %f244, %f280;
	mul.f32 	%f285, %f246, %f276;
	sub.f32 	%f286, %f284, %f285;
	mul.f32 	%f287, %f245, %f276;
	mul.f32 	%f288, %f244, %f278;
	sub.f32 	%f289, %f287, %f288;
	mul.f32 	%f290, %f242, %f286;
	fma.rn.f32 	%f291, %f241, %f283, %f290;
	fma.rn.f32 	%f292, %f243, %f289, %f291;
	rcp.rn.f32 	%f293, %f292;
	sub.f32 	%f294, %f259, %f154;
	sub.f32 	%f295, %f261, %f156;
	sub.f32 	%f296, %f263, %f158;
	mul.f32 	%f297, %f295, %f286;
	fma.rn.f32 	%f298, %f294, %f283, %f297;
	fma.rn.f32 	%f299, %f296, %f289, %f298;
	mul.f32 	%f5, %f293, %f299;
	mul.f32 	%f300, %f243, %f295;
	mul.f32 	%f301, %f242, %f296;
	sub.f32 	%f302, %f300, %f301;
	mul.f32 	%f303, %f241, %f296;
	mul.f32 	%f304, %f243, %f294;
	sub.f32 	%f305, %f303, %f304;
	mul.f32 	%f306, %f242, %f294;
	mul.f32 	%f307, %f241, %f295;
	sub.f32 	%f308, %f306, %f307;
	mul.f32 	%f309, %f278, %f305;
	fma.rn.f32 	%f310, %f276, %f302, %f309;
	fma.rn.f32 	%f311, %f308, %f280, %f310;
	mul.f32 	%f6, %f293, %f311;
	ld.v4.f32 	{%f312, %f313, %f314, %f315}, [%rd86+64];
	add.f32 	%f317, %f247, %f312;
	add.f32 	%f319, %f248, %f313;
	add.f32 	%f321, %f249, %f314;
	ld.v4.f32 	{%f322, %f323, %f324, %f325}, [%rd86+112];
	add.f32 	%f327, %f264, %f322;
	add.f32 	%f329, %f265, %f323;
	add.f32 	%f331, %f266, %f324;
	mul.f32 	%f332, %f246, %f329;
	mul.f32 	%f333, %f245, %f331;
	sub.f32 	%f334, %f332, %f333;
	mul.f32 	%f335, %f244, %f331;
	mul.f32 	%f336, %f246, %f327;
	sub.f32 	%f337, %f335, %f336;
	mul.f32 	%f338, %f245, %f327;
	mul.f32 	%f339, %f244, %f329;
	sub.f32 	%f340, %f338, %f339;
	mul.f32 	%f341, %f242, %f337;
	fma.rn.f32 	%f342, %f241, %f334, %f341;
	fma.rn.f32 	%f343, %f243, %f340, %f342;
	rcp.rn.f32 	%f344, %f343;
	sub.f32 	%f345, %f317, %f154;
	sub.f32 	%f346, %f319, %f156;
	sub.f32 	%f347, %f321, %f158;
	mul.f32 	%f348, %f346, %f337;
	fma.rn.f32 	%f349, %f345, %f334, %f348;
	fma.rn.f32 	%f350, %f347, %f340, %f349;
	mul.f32 	%f7, %f344, %f350;
	mul.f32 	%f351, %f243, %f346;
	mul.f32 	%f352, %f242, %f347;
	sub.f32 	%f353, %f351, %f352;
	mul.f32 	%f354, %f241, %f347;
	mul.f32 	%f355, %f243, %f345;
	sub.f32 	%f356, %f354, %f355;
	mul.f32 	%f357, %f242, %f345;
	mul.f32 	%f358, %f241, %f346;
	sub.f32 	%f359, %f357, %f358;
	mul.f32 	%f360, %f329, %f356;
	fma.rn.f32 	%f361, %f327, %f353, %f360;
	fma.rn.f32 	%f362, %f359, %f331, %f361;
	mul.f32 	%f8, %f344, %f362;
	ld.global.v2.f32 	{%f363, %f364}, [bc];
	mov.f32 	%f365, 0f3F800000;
	sub.f32 	%f366, %f365, %f363;
	sub.f32 	%f367, %f366, %f364;
	mul.f32 	%f368, %f154, %f367;
	mul.f32 	%f369, %f156, %f367;
	mul.f32 	%f370, %f158, %f367;
	fma.rn.f32 	%f371, %f168, %f363, %f368;
	fma.rn.f32 	%f372, %f169, %f363, %f369;
	fma.rn.f32 	%f373, %f170, %f363, %f370;
	fma.rn.f32 	%f11, %f180, %f364, %f371;
	fma.rn.f32 	%f12, %f181, %f364, %f372;
	fma.rn.f32 	%f13, %f182, %f364, %f373;
	sub.f32 	%f374, %f365, %f5;
	sub.f32 	%f375, %f374, %f6;
	mul.f32 	%f376, %f154, %f375;
	mul.f32 	%f377, %f156, %f375;
	mul.f32 	%f378, %f158, %f375;
	fma.rn.f32 	%f379, %f168, %f5, %f376;
	fma.rn.f32 	%f380, %f169, %f5, %f377;
	fma.rn.f32 	%f381, %f170, %f5, %f378;
	fma.rn.f32 	%f382, %f180, %f6, %f379;
	fma.rn.f32 	%f383, %f181, %f6, %f380;
	fma.rn.f32 	%f384, %f182, %f6, %f381;
	sub.f32 	%f385, %f365, %f7;
	sub.f32 	%f386, %f385, %f8;
	mul.f32 	%f387, %f154, %f386;
	mul.f32 	%f388, %f156, %f386;
	mul.f32 	%f389, %f158, %f386;
	fma.rn.f32 	%f390, %f168, %f7, %f387;
	fma.rn.f32 	%f391, %f169, %f7, %f388;
	fma.rn.f32 	%f392, %f170, %f7, %f389;
	fma.rn.f32 	%f393, %f180, %f8, %f390;
	fma.rn.f32 	%f394, %f181, %f8, %f391;
	fma.rn.f32 	%f395, %f182, %f8, %f392;
	sub.f32 	%f14, %f382, %f11;
	sub.f32 	%f15, %f383, %f12;
	sub.f32 	%f16, %f384, %f13;
	sub.f32 	%f17, %f393, %f11;
	sub.f32 	%f18, %f394, %f12;
	sub.f32 	%f19, %f395, %f13;
	ld.f32 	%f396, [%rd62+20];
	mul.f32 	%f397, %f208, %f396;
	mul.f32 	%f398, %f216, %f396;
	mul.f32 	%f399, %f224, %f396;
	ld.f32 	%f400, [%rd62+16];
	fma.rn.f32 	%f401, %f207, %f400, %f397;
	fma.rn.f32 	%f402, %f215, %f400, %f398;
	fma.rn.f32 	%f403, %f223, %f400, %f399;
	ld.f32 	%f404, [%rd62+12];
	fma.rn.f32 	%f405, %f206, %f404, %f401;
	fma.rn.f32 	%f406, %f214, %f404, %f402;
	fma.rn.f32 	%f407, %f222, %f404, %f403;
	ld.f32 	%f408, [%rd67+20];
	mul.f32 	%f409, %f208, %f408;
	mul.f32 	%f410, %f216, %f408;
	mul.f32 	%f411, %f224, %f408;
	ld.f32 	%f412, [%rd67+16];
	fma.rn.f32 	%f413, %f207, %f412, %f409;
	fma.rn.f32 	%f414, %f215, %f412, %f410;
	fma.rn.f32 	%f415, %f223, %f412, %f411;
	ld.f32 	%f416, [%rd67+12];
	fma.rn.f32 	%f417, %f206, %f416, %f413;
	fma.rn.f32 	%f418, %f214, %f416, %f414;
	fma.rn.f32 	%f419, %f222, %f416, %f415;
	ld.f32 	%f420, [%rd72+20];
	mul.f32 	%f421, %f208, %f420;
	mul.f32 	%f422, %f216, %f420;
	mul.f32 	%f423, %f224, %f420;
	ld.f32 	%f424, [%rd72+16];
	fma.rn.f32 	%f425, %f207, %f424, %f421;
	fma.rn.f32 	%f426, %f215, %f424, %f422;
	fma.rn.f32 	%f427, %f223, %f424, %f423;
	ld.f32 	%f428, [%rd72+12];
	fma.rn.f32 	%f429, %f206, %f428, %f425;
	fma.rn.f32 	%f430, %f214, %f428, %f426;
	fma.rn.f32 	%f431, %f222, %f428, %f427;
	mul.f32 	%f432, %f363, %f417;
	mul.f32 	%f433, %f363, %f418;
	mul.f32 	%f434, %f363, %f419;
	fma.rn.f32 	%f435, %f367, %f405, %f432;
	fma.rn.f32 	%f436, %f367, %f406, %f433;
	fma.rn.f32 	%f437, %f367, %f407, %f434;
	fma.rn.f32 	%f438, %f364, %f429, %f435;
	fma.rn.f32 	%f439, %f364, %f430, %f436;
	fma.rn.f32 	%f440, %f364, %f431, %f437;
	mul.f32 	%f441, %f5, %f417;
	mul.f32 	%f442, %f5, %f418;
	mul.f32 	%f443, %f5, %f419;
	fma.rn.f32 	%f444, %f375, %f405, %f441;
	fma.rn.f32 	%f445, %f375, %f406, %f442;
	fma.rn.f32 	%f446, %f375, %f407, %f443;
	fma.rn.f32 	%f447, %f6, %f429, %f444;
	fma.rn.f32 	%f448, %f6, %f430, %f445;
	fma.rn.f32 	%f449, %f6, %f431, %f446;
	mul.f32 	%f450, %f7, %f417;
	mul.f32 	%f451, %f7, %f418;
	mul.f32 	%f452, %f7, %f419;
	fma.rn.f32 	%f453, %f405, %f386, %f450;
	fma.rn.f32 	%f454, %f406, %f386, %f451;
	fma.rn.f32 	%f455, %f386, %f407, %f452;
	fma.rn.f32 	%f456, %f8, %f429, %f453;
	fma.rn.f32 	%f457, %f8, %f430, %f454;
	fma.rn.f32 	%f458, %f8, %f431, %f455;
	sub.f32 	%f459, %f447, %f438;
	sub.f32 	%f460, %f448, %f439;
	sub.f32 	%f461, %f449, %f440;
	sub.f32 	%f462, %f456, %f438;
	sub.f32 	%f463, %f457, %f439;
	sub.f32 	%f464, %f458, %f440;
	mul.f32 	%f465, %f439, %f439;
	fma.rn.f32 	%f466, %f438, %f438, %f465;
	fma.rn.f32 	%f467, %f440, %f440, %f466;
	rsqrt.approx.f32 	%f468, %f467;
	mul.f32 	%f20, %f438, %f468;
	mul.f32 	%f21, %f439, %f468;
	mul.f32 	%f22, %f468, %f440;
	mul.f32 	%f23, %f459, %f468;
	mul.f32 	%f24, %f468, %f460;
	mul.f32 	%f25, %f468, %f461;
	mul.f32 	%f26, %f462, %f468;
	mul.f32 	%f27, %f468, %f463;
	mul.f32 	%f28, %f468, %f464;
	ld.f32 	%f469, [%rd62+32];
	mul.f32 	%f470, %f125, %f469;
	mul.f32 	%f471, %f126, %f469;
	mul.f32 	%f472, %f127, %f469;
	ld.f32 	%f473, [%rd62+28];
	fma.rn.f32 	%f474, %f138, %f473, %f470;
	fma.rn.f32 	%f475, %f139, %f473, %f471;
	fma.rn.f32 	%f476, %f140, %f473, %f472;
	ld.f32 	%f477, [%rd62+24];
	fma.rn.f32 	%f478, %f149, %f477, %f474;
	fma.rn.f32 	%f479, %f150, %f477, %f475;
	fma.rn.f32 	%f480, %f151, %f477, %f476;
	ld.f32 	%f481, [%rd67+32];
	mul.f32 	%f482, %f125, %f481;
	mul.f32 	%f483, %f126, %f481;
	mul.f32 	%f484, %f127, %f481;
	ld.f32 	%f485, [%rd67+28];
	fma.rn.f32 	%f486, %f138, %f485, %f482;
	fma.rn.f32 	%f487, %f139, %f485, %f483;
	fma.rn.f32 	%f488, %f140, %f485, %f484;
	ld.f32 	%f489, [%rd67+24];
	fma.rn.f32 	%f490, %f149, %f489, %f486;
	fma.rn.f32 	%f491, %f150, %f489, %f487;
	fma.rn.f32 	%f492, %f151, %f489, %f488;
	ld.f32 	%f493, [%rd72+32];
	mul.f32 	%f494, %f125, %f493;
	mul.f32 	%f495, %f126, %f493;
	mul.f32 	%f496, %f127, %f493;
	ld.f32 	%f497, [%rd72+28];
	fma.rn.f32 	%f498, %f138, %f497, %f494;
	fma.rn.f32 	%f499, %f139, %f497, %f495;
	fma.rn.f32 	%f500, %f140, %f497, %f496;
	ld.f32 	%f501, [%rd72+24];
	fma.rn.f32 	%f502, %f149, %f501, %f498;
	fma.rn.f32 	%f503, %f150, %f501, %f499;
	fma.rn.f32 	%f504, %f151, %f501, %f500;
	mul.f32 	%f505, %f363, %f490;
	mul.f32 	%f506, %f363, %f491;
	mul.f32 	%f507, %f363, %f492;
	fma.rn.f32 	%f508, %f367, %f478, %f505;
	fma.rn.f32 	%f509, %f367, %f479, %f506;
	fma.rn.f32 	%f510, %f367, %f480, %f507;
	fma.rn.f32 	%f511, %f364, %f502, %f508;
	fma.rn.f32 	%f512, %f364, %f503, %f509;
	fma.rn.f32 	%f513, %f364, %f504, %f510;
	mul.f32 	%f514, %f5, %f490;
	mul.f32 	%f515, %f5, %f491;
	mul.f32 	%f516, %f5, %f492;
	fma.rn.f32 	%f517, %f375, %f478, %f514;
	fma.rn.f32 	%f518, %f375, %f479, %f515;
	fma.rn.f32 	%f519, %f375, %f480, %f516;
	fma.rn.f32 	%f520, %f6, %f502, %f517;
	fma.rn.f32 	%f521, %f6, %f503, %f518;
	fma.rn.f32 	%f522, %f6, %f504, %f519;
	mul.f32 	%f523, %f7, %f490;
	mul.f32 	%f524, %f7, %f491;
	mul.f32 	%f525, %f7, %f492;
	fma.rn.f32 	%f526, %f386, %f478, %f523;
	fma.rn.f32 	%f527, %f386, %f479, %f524;
	fma.rn.f32 	%f528, %f386, %f480, %f525;
	fma.rn.f32 	%f529, %f8, %f502, %f526;
	fma.rn.f32 	%f530, %f8, %f503, %f527;
	fma.rn.f32 	%f531, %f8, %f504, %f528;
	sub.f32 	%f532, %f520, %f511;
	sub.f32 	%f533, %f521, %f512;
	sub.f32 	%f534, %f522, %f513;
	sub.f32 	%f535, %f529, %f511;
	sub.f32 	%f536, %f530, %f512;
	sub.f32 	%f537, %f531, %f513;
	mul.f32 	%f538, %f21, %f513;
	mul.f32 	%f539, %f22, %f512;
	sub.f32 	%f540, %f538, %f539;
	mul.f32 	%f541, %f22, %f511;
	mul.f32 	%f542, %f20, %f513;
	sub.f32 	%f543, %f541, %f542;
	mul.f32 	%f544, %f20, %f512;
	mul.f32 	%f545, %f21, %f511;
	sub.f32 	%f546, %f544, %f545;
	mul.f32 	%f547, %f24, %f534;
	mul.f32 	%f548, %f25, %f533;
	sub.f32 	%f549, %f547, %f548;
	mul.f32 	%f550, %f25, %f532;
	mul.f32 	%f551, %f23, %f534;
	sub.f32 	%f552, %f550, %f551;
	mul.f32 	%f553, %f23, %f533;
	mul.f32 	%f554, %f24, %f532;
	sub.f32 	%f555, %f553, %f554;
	mul.f32 	%f556, %f27, %f537;
	mul.f32 	%f557, %f28, %f536;
	sub.f32 	%f558, %f556, %f557;
	mul.f32 	%f559, %f28, %f535;
	mul.f32 	%f560, %f26, %f537;
	sub.f32 	%f561, %f559, %f560;
	mul.f32 	%f562, %f26, %f536;
	mul.f32 	%f563, %f27, %f535;
	sub.f32 	%f564, %f562, %f563;
	mul.f32 	%f565, %f543, %f543;
	fma.rn.f32 	%f566, %f540, %f540, %f565;
	fma.rn.f32 	%f567, %f546, %f546, %f566;
	rsqrt.approx.f32 	%f568, %f567;
	mul.f32 	%f569, %f568, %f540;
	mul.f32 	%f570, %f568, %f543;
	mul.f32 	%f571, %f568, %f546;
	mul.f32 	%f572, %f568, %f549;
	mul.f32 	%f573, %f568, %f552;
	mul.f32 	%f574, %f568, %f555;
	mul.f32 	%f575, %f568, %f558;
	mul.f32 	%f576, %f568, %f561;
	mul.f32 	%f577, %f568, %f564;
	mul.f32 	%f578, %f22, %f570;
	mul.f32 	%f579, %f21, %f571;
	sub.f32 	%f29, %f578, %f579;
	mul.f32 	%f580, %f20, %f571;
	mul.f32 	%f581, %f22, %f569;
	sub.f32 	%f30, %f580, %f581;
	mul.f32 	%f582, %f21, %f569;
	mul.f32 	%f583, %f20, %f570;
	sub.f32 	%f31, %f582, %f583;
	mul.f32 	%f584, %f25, %f573;
	mul.f32 	%f585, %f24, %f574;
	sub.f32 	%f32, %f584, %f585;
	mul.f32 	%f586, %f23, %f574;
	mul.f32 	%f587, %f25, %f572;
	sub.f32 	%f33, %f586, %f587;
	mul.f32 	%f588, %f24, %f572;
	mul.f32 	%f589, %f23, %f573;
	sub.f32 	%f34, %f588, %f589;
	mul.f32 	%f590, %f28, %f576;
	mul.f32 	%f591, %f27, %f577;
	sub.f32 	%f35, %f590, %f591;
	mul.f32 	%f592, %f26, %f577;
	mul.f32 	%f593, %f28, %f575;
	sub.f32 	%f36, %f592, %f593;
	mul.f32 	%f594, %f27, %f575;
	mul.f32 	%f595, %f26, %f576;
	sub.f32 	%f37, %f594, %f595;
	mul.f32 	%f596, %f400, %f469;
	mul.f32 	%f597, %f396, %f473;
	sub.f32 	%f598, %f596, %f597;
	mul.f32 	%f599, %f396, %f477;
	mul.f32 	%f600, %f404, %f469;
	sub.f32 	%f601, %f599, %f600;
	mul.f32 	%f602, %f404, %f473;
	mul.f32 	%f603, %f400, %f477;
	sub.f32 	%f604, %f602, %f603;
	mul.f32 	%f605, %f125, %f604;
	mul.f32 	%f606, %f126, %f604;
	mul.f32 	%f607, %f127, %f604;
	fma.rn.f32 	%f608, %f138, %f601, %f605;
	fma.rn.f32 	%f609, %f139, %f601, %f606;
	fma.rn.f32 	%f610, %f140, %f601, %f607;
	fma.rn.f32 	%f611, %f149, %f598, %f608;
	fma.rn.f32 	%f612, %f150, %f598, %f609;
	fma.rn.f32 	%f613, %f151, %f598, %f610;
	mul.f32 	%f614, %f412, %f481;
	mul.f32 	%f615, %f408, %f485;
	sub.f32 	%f616, %f614, %f615;
	mul.f32 	%f617, %f408, %f489;
	mul.f32 	%f618, %f416, %f481;
	sub.f32 	%f619, %f617, %f618;
	mul.f32 	%f620, %f416, %f485;
	mul.f32 	%f621, %f412, %f489;
	sub.f32 	%f622, %f620, %f621;
	mul.f32 	%f623, %f125, %f622;
	mul.f32 	%f624, %f126, %f622;
	mul.f32 	%f625, %f127, %f622;
	fma.rn.f32 	%f626, %f138, %f619, %f623;
	fma.rn.f32 	%f627, %f139, %f619, %f624;
	fma.rn.f32 	%f628, %f140, %f619, %f625;
	fma.rn.f32 	%f629, %f149, %f616, %f626;
	fma.rn.f32 	%f630, %f150, %f616, %f627;
	fma.rn.f32 	%f631, %f151, %f616, %f628;
	mul.f32 	%f632, %f424, %f493;
	mul.f32 	%f633, %f420, %f497;
	sub.f32 	%f634, %f632, %f633;
	mul.f32 	%f635, %f420, %f501;
	mul.f32 	%f636, %f428, %f493;
	sub.f32 	%f637, %f635, %f636;
	mul.f32 	%f638, %f428, %f497;
	mul.f32 	%f639, %f424, %f501;
	sub.f32 	%f640, %f638, %f639;
	mul.f32 	%f641, %f125, %f640;
	mul.f32 	%f642, %f126, %f640;
	mul.f32 	%f643, %f127, %f640;
	fma.rn.f32 	%f644, %f138, %f637, %f641;
	fma.rn.f32 	%f645, %f139, %f637, %f642;
	fma.rn.f32 	%f646, %f140, %f637, %f643;
	fma.rn.f32 	%f647, %f149, %f634, %f644;
	fma.rn.f32 	%f648, %f150, %f634, %f645;
	fma.rn.f32 	%f649, %f151, %f634, %f646;
	mul.f32 	%f650, %f363, %f629;
	mul.f32 	%f651, %f363, %f630;
	mul.f32 	%f652, %f363, %f631;
	fma.rn.f32 	%f653, %f367, %f611, %f650;
	fma.rn.f32 	%f654, %f367, %f612, %f651;
	fma.rn.f32 	%f655, %f367, %f613, %f652;
	fma.rn.f32 	%f656, %f364, %f647, %f653;
	fma.rn.f32 	%f657, %f364, %f648, %f654;
	fma.rn.f32 	%f658, %f364, %f649, %f655;
	mul.f32 	%f659, %f5, %f629;
	mul.f32 	%f660, %f5, %f630;
	mul.f32 	%f661, %f5, %f631;
	fma.rn.f32 	%f662, %f375, %f611, %f659;
	fma.rn.f32 	%f663, %f375, %f612, %f660;
	fma.rn.f32 	%f664, %f375, %f613, %f661;
	fma.rn.f32 	%f665, %f6, %f647, %f662;
	fma.rn.f32 	%f666, %f6, %f648, %f663;
	fma.rn.f32 	%f667, %f6, %f649, %f664;
	mul.f32 	%f668, %f7, %f629;
	mul.f32 	%f669, %f7, %f630;
	mul.f32 	%f670, %f7, %f631;
	fma.rn.f32 	%f671, %f386, %f611, %f668;
	fma.rn.f32 	%f672, %f386, %f612, %f669;
	fma.rn.f32 	%f673, %f386, %f613, %f670;
	fma.rn.f32 	%f674, %f8, %f647, %f671;
	fma.rn.f32 	%f675, %f8, %f648, %f672;
	fma.rn.f32 	%f676, %f8, %f649, %f673;
	sub.f32 	%f677, %f665, %f656;
	sub.f32 	%f678, %f666, %f657;
	sub.f32 	%f679, %f667, %f658;
	sub.f32 	%f680, %f674, %f656;
	sub.f32 	%f681, %f675, %f657;
	sub.f32 	%f682, %f676, %f658;
	mul.f32 	%f683, %f657, %f657;
	fma.rn.f32 	%f684, %f656, %f656, %f683;
	fma.rn.f32 	%f685, %f658, %f658, %f684;
	rsqrt.approx.f32 	%f686, %f685;
	mul.f32 	%f38, %f656, %f686;
	mul.f32 	%f39, %f657, %f686;
	mul.f32 	%f40, %f686, %f658;
	mul.f32 	%f41, %f677, %f686;
	mul.f32 	%f42, %f686, %f678;
	mul.f32 	%f43, %f686, %f679;
	mul.f32 	%f44, %f680, %f686;
	mul.f32 	%f45, %f686, %f681;
	mul.f32 	%f46, %f686, %f682;
	ld.f32 	%f687, [%rd62+36];
	ld.f32 	%f688, [%rd62+40];
	ld.f32 	%f689, [%rd67+36];
	mul.f32 	%f690, %f363, %f689;
	ld.f32 	%f691, [%rd67+40];
	mul.f32 	%f692, %f363, %f691;
	fma.rn.f32 	%f693, %f367, %f687, %f690;
	fma.rn.f32 	%f694, %f367, %f688, %f692;
	ld.f32 	%f695, [%rd72+36];
	ld.f32 	%f696, [%rd72+40];
	fma.rn.f32 	%f907, %f364, %f695, %f693;
	fma.rn.f32 	%f908, %f364, %f696, %f694;
	mul.f32 	%f697, %f5, %f689;
	mul.f32 	%f698, %f5, %f691;
	fma.rn.f32 	%f699, %f375, %f687, %f697;
	fma.rn.f32 	%f700, %f375, %f688, %f698;
	fma.rn.f32 	%f701, %f6, %f695, %f699;
	fma.rn.f32 	%f702, %f6, %f696, %f700;
	mul.f32 	%f703, %f7, %f689;
	mul.f32 	%f704, %f7, %f691;
	fma.rn.f32 	%f705, %f386, %f687, %f703;
	fma.rn.f32 	%f706, %f386, %f688, %f704;
	fma.rn.f32 	%f707, %f8, %f695, %f705;
	fma.rn.f32 	%f708, %f8, %f696, %f706;
	sub.f32 	%f909, %f701, %f907;
	sub.f32 	%f910, %f702, %f908;
	sub.f32 	%f911, %f707, %f907;
	sub.f32 	%f912, %f708, %f908;
	@%p2 bra 	BB9_34;

	add.s64 	%rd121, %rd127, 4;
	ld.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd121+140];
	ld.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd121+124];
	fma.rn.f32 	%f719, %f714, %f13, %f709;
	fma.rn.f32 	%f722, %f715, %f13, %f710;
	fma.rn.f32 	%f725, %f716, %f13, %f711;
	ld.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd121+108];
	fma.rn.f32 	%f731, %f726, %f12, %f719;
	fma.rn.f32 	%f733, %f727, %f12, %f722;
	fma.rn.f32 	%f735, %f728, %f12, %f725;
	ld.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd121+92];
	fma.rn.f32 	%f53, %f736, %f11, %f731;
	fma.rn.f32 	%f54, %f737, %f11, %f733;
	fma.rn.f32 	%f55, %f738, %f11, %f735;
	ld.u32 	%r12, [%rd121+156];
	neg.f32 	%f743, %f54;
	neg.f32 	%f744, %f53;
	abs.f32 	%f56, %f744;
	abs.f32 	%f57, %f743;
	setp.eq.f32	%p4, %f56, 0f00000000;
	setp.eq.f32	%p5, %f57, 0f00000000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB9_10;
	bra.uni 	BB9_7;

BB9_10:
	mov.b32 	 %r77, %f53;
	not.b32 	%r78, %r77;
	shr.s32 	%r79, %r78, 31;
	and.b32  	%r80, %r79, 1078530011;
	mov.b32 	 %r81, %f54;
	not.b32 	%r82, %r81;
	and.b32  	%r83, %r82, -2147483648;
	or.b32  	%r84, %r83, %r80;
	mov.b32 	 %f904, %r84;
	bra.uni 	BB9_11;

BB9_7:
	setp.eq.f32	%p7, %f56, 0f7F800000;
	setp.eq.f32	%p8, %f57, 0f7F800000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB9_9;
	bra.uni 	BB9_8;

BB9_9:
	mov.b32 	 %r68, %f53;
	not.b32 	%r69, %r68;
	shr.s32 	%r70, %r69, 31;
	and.b32  	%r71, %r70, 13483017;
	add.s32 	%r72, %r71, 1061752795;
	mov.b32 	 %r73, %f54;
	not.b32 	%r74, %r73;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r72, %r75;
	mov.b32 	 %f904, %r76;
	bra.uni 	BB9_11;

BB9_8:
	max.f32 	%f745, %f57, %f56;
	min.f32 	%f746, %f57, %f56;
	div.rn.f32 	%f747, %f746, %f745;
	mul.rn.f32 	%f748, %f747, %f747;
	mov.f32 	%f749, 0fC0B59883;
	mov.f32 	%f750, 0fBF52C7EA;
	fma.rn.f32 	%f751, %f748, %f750, %f749;
	mov.f32 	%f752, 0fC0D21907;
	fma.rn.f32 	%f753, %f751, %f748, %f752;
	mul.f32 	%f754, %f748, %f753;
	mul.f32 	%f755, %f747, %f754;
	add.f32 	%f756, %f748, 0f41355DC0;
	mov.f32 	%f757, 0f41E6BD60;
	fma.rn.f32 	%f758, %f756, %f748, %f757;
	mov.f32 	%f759, 0f419D92C8;
	fma.rn.f32 	%f760, %f758, %f748, %f759;
	rcp.rn.f32 	%f761, %f760;
	fma.rn.f32 	%f762, %f755, %f761, %f747;
	mov.f32 	%f763, 0f3FC90FDB;
	sub.f32 	%f764, %f763, %f762;
	setp.gt.f32	%p10, %f57, %f56;
	selp.f32	%f765, %f764, %f762, %p10;
	mov.b32 	 %r61, %f53;
	xor.b32  	%r62, %r61, -2147483648;
	setp.lt.s32	%p11, %r62, 0;
	mov.f32 	%f766, 0f40490FDB;
	sub.f32 	%f767, %f766, %f765;
	selp.f32	%f768, %f767, %f765, %p11;
	mov.b32 	 %r63, %f768;
	mov.b32 	 %r64, %f54;
	not.b32 	%r65, %r64;
	and.b32  	%r66, %r65, -2147483648;
	or.b32  	%r67, %r63, %r66;
	mov.b32 	 %f769, %r67;
	add.f32 	%f770, %f56, %f57;
	setp.gtu.f32	%p12, %f770, 0f7F800000;
	selp.f32	%f904, %f770, %f769, %p12;

BB9_11:
	mul.f32 	%f771, %f904, 0f3F000000;
	div.rn.f32 	%f772, %f771, 0f40490FDB;
	setp.lt.f32	%p13, %f772, 0f00000000;
	add.f32 	%f773, %f772, 0f3F800000;
	selp.f32	%f62, %f773, %f772, %p13;
	setp.gt.s32	%p14, %r12, 2;
	@%p14 bra 	BB9_15;

	setp.eq.s32	%p17, %r12, 1;
	@%p17 bra 	BB9_32;
	bra.uni 	BB9_13;

BB9_32:
	add.f32 	%f905, %f53, 0f3F000000;
	add.f32 	%f906, %f54, 0f3F000000;
	bra.uni 	BB9_33;

BB9_15:
	setp.eq.s32	%p15, %r12, 3;
	@%p15 bra 	BB9_18;
	bra.uni 	BB9_16;

BB9_18:
	mul.f32 	%f774, %f54, %f54;
	fma.rn.f32 	%f775, %f53, %f53, %f774;
	fma.rn.f32 	%f776, %f55, %f55, %f775;
	sqrt.rn.f32 	%f66, %f776;
	setp.gt.f32	%p19, %f66, 0f00000000;
	@%p19 bra 	BB9_20;
	bra.uni 	BB9_19;

BB9_20:
	mov.f32 	%f902, 0f3F800000;
	div.rn.f32 	%f777, %f55, %f66;
	abs.f32 	%f778, %f777;
	sub.f32 	%f780, %f902, %f778;
	mul.f32 	%f781, %f780, 0f3F000000;
	sqrt.rn.f32 	%f782, %f781;
	setp.gt.f32	%p20, %f778, 0f3F11EB85;
	selp.f32	%f783, %f782, %f778, %p20;
	mul.f32 	%f784, %f783, %f783;
	mov.f32 	%f785, 0f3C94D2E9;
	mov.f32 	%f786, 0f3D53F941;
	fma.rn.f32 	%f787, %f786, %f784, %f785;
	mov.f32 	%f788, 0f3D3F841F;
	fma.rn.f32 	%f789, %f787, %f784, %f788;
	mov.f32 	%f790, 0f3D994929;
	fma.rn.f32 	%f791, %f789, %f784, %f790;
	mov.f32 	%f792, 0f3E2AAB94;
	fma.rn.f32 	%f793, %f791, %f784, %f792;
	mul.f32 	%f794, %f784, %f793;
	fma.rn.f32 	%f795, %f794, %f783, %f783;
	add.f32 	%f796, %f795, %f795;
	mov.f32 	%f797, 0f3FC90FDB;
	sub.f32 	%f798, %f797, %f795;
	selp.f32	%f799, %f796, %f798, %p20;
	setp.lt.f32	%p21, %f777, 0f00000000;
	mov.f32 	%f800, 0f40490FDB;
	sub.f32 	%f801, %f800, %f799;
	selp.f32	%f802, %f801, %f799, %p21;
	div.rn.f32 	%f803, %f802, 0f40490FDB;
	sub.f32 	%f906, %f902, %f803;
	mov.f32 	%f905, %f62;
	bra.uni 	BB9_33;

BB9_13:
	setp.eq.s32	%p18, %r12, 2;
	@%p18 bra 	BB9_21;
	bra.uni 	BB9_14;

BB9_21:
	abs.f32 	%f71, %f53;
	abs.f32 	%f72, %f54;
	setp.gt.f32	%p22, %f71, %f72;
	abs.f32 	%f73, %f55;
	setp.gt.f32	%p23, %f71, %f73;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB9_29;
	bra.uni 	BB9_22;

BB9_29:
	setp.gt.f32	%p30, %f53, 0f00000000;
	add.f32 	%f84, %f55, 0f3F000000;
	@%p30 bra 	BB9_31;
	bra.uni 	BB9_30;

BB9_31:
	add.f32 	%f905, %f54, 0f3F000000;
	mov.f32 	%f906, %f84;
	bra.uni 	BB9_33;

BB9_16:
	setp.ne.s32	%p16, %r12, 4;
	@%p16 bra 	BB9_14;

	add.f32 	%f906, %f55, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB9_33;

BB9_14:
	mov.f32 	%f906, %f908;
	mov.f32 	%f905, %f907;
	bra.uni 	BB9_33;

BB9_19:
	mov.f32 	%f906, 0f3F000000;
	mov.f32 	%f905, %f62;
	bra.uni 	BB9_33;

BB9_22:
	setp.gt.f32	%p25, %f72, %f71;
	setp.gt.f32	%p26, %f72, %f73;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB9_26;
	bra.uni 	BB9_23;

BB9_26:
	setp.gt.f32	%p29, %f54, 0f00000000;
	add.f32 	%f79, %f55, 0f3F000000;
	@%p29 bra 	BB9_28;
	bra.uni 	BB9_27;

BB9_28:
	mov.f32 	%f805, 0f3F000000;
	sub.f32 	%f905, %f805, %f53;
	mov.f32 	%f906, %f79;
	bra.uni 	BB9_33;

BB9_30:
	mov.f32 	%f806, 0f3F000000;
	sub.f32 	%f905, %f806, %f54;
	mov.f32 	%f906, %f84;
	bra.uni 	BB9_33;

BB9_23:
	setp.gt.f32	%p28, %f55, 0f00000000;
	add.f32 	%f74, %f54, 0f3F000000;
	@%p28 bra 	BB9_25;
	bra.uni 	BB9_24;

BB9_25:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f74;
	bra.uni 	BB9_33;

BB9_27:
	add.f32 	%f905, %f53, 0f3F000000;
	mov.f32 	%f906, %f79;
	bra.uni 	BB9_33;

BB9_24:
	mov.f32 	%f804, 0f3F000000;
	sub.f32 	%f905, %f804, %f53;
	mov.f32 	%f906, %f74;

BB9_33:
	mov.f32 	%f907, %f905;
	mov.f32 	%f912, 0f00000000;
	mov.f32 	%f911, %f912;
	mov.f32 	%f910, %f912;
	mov.f32 	%f909, %f912;
	mov.f32 	%f908, %f906;

BB9_34:
	mov.f32 	%f916, 0f3F800000;
	ld.f32 	%f818, [%rd62+44];
	ld.f32 	%f819, [%rd62+48];
	ld.f32 	%f820, [%rd67+44];
	mul.f32 	%f821, %f363, %f820;
	ld.f32 	%f822, [%rd67+48];
	mul.f32 	%f823, %f363, %f822;
	fma.rn.f32 	%f824, %f367, %f818, %f821;
	fma.rn.f32 	%f825, %f367, %f819, %f823;
	ld.f32 	%f826, [%rd72+44];
	ld.f32 	%f827, [%rd72+48];
	fma.rn.f32 	%f103, %f364, %f826, %f824;
	fma.rn.f32 	%f104, %f364, %f827, %f825;
	mul.f32 	%f830, %f5, %f820;
	mul.f32 	%f831, %f5, %f822;
	fma.rn.f32 	%f832, %f375, %f818, %f830;
	fma.rn.f32 	%f833, %f375, %f819, %f831;
	fma.rn.f32 	%f105, %f6, %f826, %f832;
	fma.rn.f32 	%f106, %f6, %f827, %f833;
	mul.f32 	%f836, %f7, %f820;
	mul.f32 	%f837, %f7, %f822;
	fma.rn.f32 	%f838, %f386, %f818, %f836;
	fma.rn.f32 	%f839, %f386, %f819, %f837;
	fma.rn.f32 	%f107, %f8, %f826, %f838;
	fma.rn.f32 	%f108, %f8, %f827, %f839;
	ld.u8 	%rs1, [%rd13+80];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16	%p31, %rs2, 1;
	mov.f32 	%f917, 0f7F800000;
	mov.f32 	%f915, 0f00000000;
	mov.f32 	%f914, %f915;
	mov.f32 	%f913, %f916;
	@!%p31 bra 	BB9_36;
	bra.uni 	BB9_35;

BB9_35:
	ld.u32 	%r89, [%rd13];
	ld.global.v2.u32 	{%r90, %r91}, [launch_index];
	sub.s32 	%r93, %r90, %r89;
	sub.s32 	%r95, %r91, %r89;
	cvt.rn.f32.s32	%f852, %r93;
	cvt.rn.f32.s32	%f853, %r95;
	ld.u32 	%r85, [%rd13+64];
	mov.u32 	%r88, 2;
	mov.f32 	%f855, 0f00000000;
	// inline asm
	call (%f913, %f914, %f915, %f843), _rt_texture_get_f_id, (%r85, %r88, %f852, %f853, %f855, %f855);
	// inline asm
	mov.f32 	%f856, 0f3F800000;
	sub.f32 	%f916, %f856, %f843;
	ld.u32 	%r87, [%rd13+68];
	// inline asm
	call (%f917, %f849, %f850, %f851), _rt_texture_get_f_id, (%r87, %r88, %f852, %f853, %f855, %f855);
	// inline asm

BB9_36:
	mov.u64 	%rd124, 0;
	mul.wide.s32 	%rd123, %r18, 160;
	add.s64 	%rd122, %rd123, 512;
	ld.u32 	%r96, [%rd13+180];
	// inline asm
	call (%rd87), _rt_buffer_get_id_64, (%r96, %r13, %r13, %rd122, %rd124, %rd124, %rd124);
	// inline asm
	@%p2 bra 	BB9_38;

	mov.u64 	%rd125, 0;
	ld.global.u32 	%r102, [ray+24];
	mul.wide.u32 	%rd98, %r102, 8;
	add.s64 	%rd99, %rd13, %rd98;
	ld.global.u32 	%r103, [decalId];
	mul.wide.s32 	%rd100, %r103, 16;
	add.s64 	%rd94, %rd100, 512;
	ld.u32 	%r99, [%rd99+140];
	// inline asm
	call (%rd128), _rt_buffer_get_id_64, (%r99, %r13, %r13, %rd94, %rd125, %rd125, %rd125);
	// inline asm
	bra.uni 	BB9_39;

BB9_38:
	mov.u64 	%rd126, 0;
	ld.global.u32 	%r107, [ray+24];
	mul.wide.u32 	%rd106, %r107, 8;
	add.s64 	%rd107, %rd13, %rd106;
	mul.wide.s32 	%rd108, %r18, 16;
	add.s64 	%rd102, %rd108, 512;
	ld.u32 	%r104, [%rd107+124];
	// inline asm
	call (%rd128), _rt_buffer_get_id_64, (%r104, %r13, %r13, %rd102, %rd126, %rd126, %rd126);
	// inline asm

BB9_39:
	sub.f32 	%f857, %f105, %f103;
	sub.f32 	%f858, %f106, %f104;
	sub.f32 	%f859, %f107, %f103;
	sub.f32 	%f860, %f108, %f104;
	ld.u64 	%rd109, [%rd13+56];
	ld.u64 	%rd110, [%rd13+48];
	ld.v2.u32 	{%r108, %r109}, [%rd13+40];
	ld.global.u32 	%r112, [render_task_id];
	ld.global.u32 	%r113, [frame_number];
	ld.global.u32 	%r114, [seed_base];
	add.s32 	%r115, %r113, %r114;
	ld.u8 	%rs3, [%rd13+80];
	shr.u16 	%rs4, %rs3, 1;
	and.b16  	%rs5, %rs4, 1;
	cvt.u32.u16	%r116, %rs5;
	ld.v2.f32 	{%f861, %f862}, [%rd13+72];
	mov.b32 	 %r117, %f862;
	ld.u64 	%rd111, [%rd128+8];
	ld.global.u64 	%rd112, [ray_data+16];
	ld.u64 	%rd113, [%rd112+16];
	ld.v2.u64 	{%rd114, %rd115}, [%rd112];
	ld.global.v2.f32 	{%f865, %f866}, [ray_data+64];
	ld.global.v2.f32 	{%f869, %f870}, [ray_data+40];
	ld.global.v2.f32 	{%f873, %f874}, [ray_data+48];
	ld.global.v2.f32 	{%f877, %f878}, [ray_data+56];
	mov.f32 	%f881, 0f00000000;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd111;
	.param .align 8 .b8 param1[24];
	st.param.b64	[param1+0], %rd114;
	st.param.b64	[param1+8], %rd115;
	st.param.b64	[param1+16], %rd113;
	.param .b32 param2;
	st.param.b32	[param2+0], %r115;
	.param .align 16 .b8 param3[304];
	st.param.f32	[param3+0], %f11;
	st.param.f32	[param3+4], %f12;
	st.param.f32	[param3+8], %f13;
	st.param.b32	[param3+12], %r118;
	st.param.f32	[param3+16], %f14;
	st.param.f32	[param3+20], %f15;
	st.param.f32	[param3+24], %f16;
	st.param.b32	[param3+28], %r119;
	st.param.f32	[param3+32], %f17;
	st.param.f32	[param3+36], %f18;
	st.param.f32	[param3+40], %f19;
	st.param.b32	[param3+44], %r120;
	st.param.f32	[param3+48], %f2;
	st.param.f32	[param3+52], %f3;
	st.param.f32	[param3+56], %f4;
	st.param.b32	[param3+60], %r121;
	st.param.f32	[param3+64], %f881;
	st.param.f32	[param3+68], %f881;
	st.param.f32	[param3+72], %f881;
	st.param.b32	[param3+76], %r122;
	st.param.f32	[param3+80], %f881;
	st.param.f32	[param3+84], %f881;
	st.param.f32	[param3+88], %f881;
	st.param.b32	[param3+92], %r123;
	st.param.f32	[param3+96], %f20;
	st.param.f32	[param3+100], %f21;
	st.param.f32	[param3+104], %f22;
	st.param.b32	[param3+108], %r124;
	st.param.f32	[param3+112], %f23;
	st.param.f32	[param3+116], %f24;
	st.param.f32	[param3+120], %f25;
	st.param.b32	[param3+124], %r125;
	st.param.f32	[param3+128], %f26;
	st.param.f32	[param3+132], %f27;
	st.param.f32	[param3+136], %f28;
	st.param.b32	[param3+140], %r126;
	st.param.f32	[param3+144], %f29;
	st.param.f32	[param3+148], %f30;
	st.param.f32	[param3+152], %f31;
	st.param.b32	[param3+156], %r127;
	st.param.f32	[param3+160], %f32;
	st.param.f32	[param3+164], %f33;
	st.param.f32	[param3+168], %f34;
	st.param.b32	[param3+172], %r128;
	st.param.f32	[param3+176], %f35;
	st.param.f32	[param3+180], %f36;
	st.param.f32	[param3+184], %f37;
	st.param.b32	[param3+188], %r129;
	st.param.f32	[param3+192], %f38;
	st.param.f32	[param3+196], %f39;
	st.param.f32	[param3+200], %f40;
	st.param.b32	[param3+204], %r130;
	st.param.f32	[param3+208], %f41;
	st.param.f32	[param3+212], %f42;
	st.param.f32	[param3+216], %f43;
	st.param.b32	[param3+220], %r131;
	st.param.f32	[param3+224], %f44;
	st.param.f32	[param3+228], %f45;
	st.param.f32	[param3+232], %f46;
	st.param.b32	[param3+236], %r132;
	st.param.f32	[param3+240], %f907;
	st.param.f32	[param3+244], %f908;
	st.param.f32	[param3+248], %f909;
	st.param.f32	[param3+252], %f910;
	st.param.f32	[param3+256], %f911;
	st.param.f32	[param3+260], %f912;
	st.param.f32	[param3+264], %f103;
	st.param.f32	[param3+268], %f104;
	st.param.f32	[param3+272], %f857;
	st.param.f32	[param3+276], %f858;
	st.param.f32	[param3+280], %f859;
	st.param.f32	[param3+284], %f860;
	st.param.f32	[param3+288], %f1;
	st.param.f32	[param3+292], %f881;
	st.param.b32	[param3+296], %r18;
	st.param.b32	[param3+300], %r134;
	.param .align 8 .b8 param4[8];
	st.param.f32	[param4+0], %f865;
	st.param.f32	[param4+4], %f866;
	.param .b32 param5;
	st.param.b32	[param5+0], %r112;
	.param .align 8 .b8 param6[24];
	st.param.b32	[param6+0], %r108;
	st.param.b32	[param6+4], %r109;
	st.param.b64	[param6+8], %rd110;
	st.param.b64	[param6+16], %rd109;
	.param .align 8 .b8 param7[24];
	st.param.f32	[param7+0], %f869;
	st.param.f32	[param7+4], %f870;
	st.param.f32	[param7+8], %f873;
	st.param.f32	[param7+12], %f874;
	st.param.f32	[param7+16], %f877;
	st.param.f32	[param7+20], %f878;
	.param .align 16 .b8 param8[16];
	st.param.f32	[param8+0], %f913;
	st.param.f32	[param8+4], %f914;
	st.param.f32	[param8+8], %f915;
	st.param.f32	[param8+12], %f916;
	.param .b32 param9;
	st.param.f32	[param9+0], %f917;
	.param .b32 param10;
	st.param.b32	[param10+0], %r116;
	.param .b32 param11;
	st.param.b32	[param11+0], %r117;
	.param .b32 param12;
	st.param.f32	[param12+0], %f861;
	.param .align 16 .b8 retval0[64];
	call.uni (retval0), 
	stlr_ambient_occlusion, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12
	);
	ld.param.b64	%rd118, [retval0+0];
	ld.param.b64	%rd119, [retval0+8];
	ld.param.b64	%rd120, [retval0+16];
	ld.param.b8	%rs6, [retval0+24];
	ld.param.b8	%rs7, [retval0+25];
	ld.param.b8	%rs8, [retval0+26];
	ld.param.b8	%rs9, [retval0+27];
	ld.param.b8	%rs10, [retval0+28];
	ld.param.b8	%rs11, [retval0+29];
	ld.param.b8	%rs12, [retval0+30];
	ld.param.b8	%rs13, [retval0+31];
	ld.param.f32	%f882, [retval0+32];
	ld.param.f32	%f883, [retval0+36];
	ld.param.f32	%f884, [retval0+40];
	ld.param.b32	%r133, [retval0+44];
	ld.param.f32	%f885, [retval0+48];
	ld.param.f32	%f886, [retval0+52];
	ld.param.b8	%rs14, [retval0+56];
	ld.param.b8	%rs15, [retval0+57];
	ld.param.b8	%rs16, [retval0+58];
	ld.param.b8	%rs17, [retval0+59];
	ld.param.b8	%rs18, [retval0+60];
	ld.param.b8	%rs19, [retval0+61];
	ld.param.b8	%rs20, [retval0+62];
	ld.param.b8	%rs21, [retval0+63];
	
	//{
	}// Callseq End 2
	ld.global.v4.f32 	{%f887, %f888, %f889, %f890}, [ray_data];
	add.f32 	%f892, %f885, %f890;
	add.f32 	%f894, %f884, %f889;
	add.f32 	%f896, %f883, %f888;
	add.f32 	%f898, %f887, %f882;
	ld.global.f32 	%f899, [ray_data+72];
	st.global.v4.f32 	[ray_data], {%f898, %f896, %f894, %f892};
	min.f32 	%f900, %f886, %f899;
	min.f32 	%f901, %f900, %f917;
	st.global.f32 	[ray_data+72], %f901;
	ret;
}

	// .globl	_ZN3rtt7stellar6decals5Decal6pos2uvEff
.visible .func  (.param .align 8 .b8 func_retval0[8]) _ZN3rtt7stellar6decals5Decal6pos2uvEff(
	.param .b32 _ZN3rtt7stellar6decals5Decal6pos2uvEff_param_0,
	.param .b32 _ZN3rtt7stellar6decals5Decal6pos2uvEff_param_1
)
{
	.reg .f32 	%f<5>;


	ld.param.f32 	%f1, [_ZN3rtt7stellar6decals5Decal6pos2uvEff_param_0];
	ld.param.f32 	%f2, [_ZN3rtt7stellar6decals5Decal6pos2uvEff_param_1];
	add.f32 	%f3, %f1, 0f3F000000;
	add.f32 	%f4, %f2, 0f3F000000;
	st.param.f32	[func_retval0+0], %f3;
	st.param.f32	[func_retval0+4], %f4;
	ret;
}

	// .globl	_ZN3rtt7stellar6decals5Decal1uEff
.visible .func  (.param .b32 func_retval0) _ZN3rtt7stellar6decals5Decal1uEff(
	.param .b32 _ZN3rtt7stellar6decals5Decal1uEff_param_0,
	.param .b32 _ZN3rtt7stellar6decals5Decal1uEff_param_1
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<13>;


	ld.param.f32 	%f7, [_ZN3rtt7stellar6decals5Decal1uEff_param_0];
	ld.param.f32 	%f8, [_ZN3rtt7stellar6decals5Decal1uEff_param_1];
	neg.f32 	%f9, %f8;
	neg.f32 	%f10, %f7;
	abs.f32 	%f1, %f10;
	abs.f32 	%f2, %f9;
	setp.eq.f32	%p1, %f1, 0f00000000;
	setp.eq.f32	%p2, %f2, 0f00000000;
	and.pred  	%p3, %p1, %p2;
	mov.b32 	 %r1, %f10;
	mov.b32 	 %r3, %f9;
	and.b32  	%r2, %r3, -2147483648;
	@%p3 bra 	BB11_4;
	bra.uni 	BB11_1;

BB11_4:
	shr.s32 	%r10, %r1, 31;
	and.b32  	%r11, %r10, 1078530011;
	or.b32  	%r12, %r11, %r2;
	mov.b32 	 %f41, %r12;
	bra.uni 	BB11_5;

BB11_1:
	setp.eq.f32	%p4, %f1, 0f7F800000;
	setp.eq.f32	%p5, %f2, 0f7F800000;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB11_3;
	bra.uni 	BB11_2;

BB11_3:
	shr.s32 	%r6, %r1, 31;
	and.b32  	%r7, %r6, 13483017;
	add.s32 	%r8, %r7, 1061752795;
	or.b32  	%r9, %r8, %r2;
	mov.b32 	 %f41, %r9;
	bra.uni 	BB11_5;

BB11_2:
	max.f32 	%f11, %f2, %f1;
	min.f32 	%f12, %f2, %f1;
	div.rn.f32 	%f13, %f12, %f11;
	mul.rn.f32 	%f14, %f13, %f13;
	mov.f32 	%f15, 0fC0B59883;
	mov.f32 	%f16, 0fBF52C7EA;
	fma.rn.f32 	%f17, %f14, %f16, %f15;
	mov.f32 	%f18, 0fC0D21907;
	fma.rn.f32 	%f19, %f17, %f14, %f18;
	mul.f32 	%f20, %f14, %f19;
	mul.f32 	%f21, %f13, %f20;
	add.f32 	%f22, %f14, 0f41355DC0;
	mov.f32 	%f23, 0f41E6BD60;
	fma.rn.f32 	%f24, %f22, %f14, %f23;
	mov.f32 	%f25, 0f419D92C8;
	fma.rn.f32 	%f26, %f24, %f14, %f25;
	rcp.rn.f32 	%f27, %f26;
	fma.rn.f32 	%f28, %f21, %f27, %f13;
	mov.f32 	%f29, 0f3FC90FDB;
	sub.f32 	%f30, %f29, %f28;
	setp.gt.f32	%p7, %f2, %f1;
	selp.f32	%f31, %f30, %f28, %p7;
	mov.f32 	%f32, 0f40490FDB;
	sub.f32 	%f33, %f32, %f31;
	setp.lt.s32	%p8, %r1, 0;
	selp.f32	%f34, %f33, %f31, %p8;
	mov.b32 	 %r4, %f34;
	or.b32  	%r5, %r4, %r2;
	mov.b32 	 %f35, %r5;
	add.f32 	%f36, %f1, %f2;
	setp.gtu.f32	%p9, %f36, 0f7F800000;
	selp.f32	%f41, %f36, %f35, %p9;

BB11_5:
	mul.f32 	%f37, %f41, 0f3F000000;
	div.rn.f32 	%f38, %f37, 0f40490FDB;
	setp.lt.f32	%p10, %f38, 0f00000000;
	add.f32 	%f39, %f38, 0f3F800000;
	selp.f32	%f40, %f39, %f38, %p10;
	st.param.f32	[func_retval0+0], %f40;
	ret;
}


//
// Generated by LLVM LWPTX Back-End
//





	// .globl	stlr_create_for_stellarcheck

.visible .func  (.param .b32 func_retval0) stlr_create_for_stellarcheck(
	.param .b64 stlr_create_for_stellarcheck_param_0,
	.param .b32 stlr_create_for_stellarcheck_param_1
)
{
	.reg .s32 	%r<2>;

	ld.param.u32 	%r1, [stlr_create_for_stellarcheck_param_1];
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	stlr_light_closures_type
.visible .func  (.param .align 8 .b8 func_retval0[80]) stlr_light_closures_type(
	.param .b64 stlr_light_closures_type_param_0,
	.param .align 8 .b8 stlr_light_closures_type_param_1[80]
)
{
	.reg .s64 	%rd<11>;

	ld.param.u64 	%rd1, [stlr_light_closures_type_param_1];
	st.param.b64	[func_retval0+0], %rd1;
	ld.param.u64 	%rd2, [stlr_light_closures_type_param_1+8];
	st.param.b64	[func_retval0+8], %rd2;
	ld.param.u64 	%rd3, [stlr_light_closures_type_param_1+16];
	st.param.b64	[func_retval0+16], %rd3;
	ld.param.u64 	%rd4, [stlr_light_closures_type_param_1+24];
	st.param.b64	[func_retval0+24], %rd4;
	ld.param.u64 	%rd5, [stlr_light_closures_type_param_1+32];
	st.param.b64	[func_retval0+32], %rd5;
	ld.param.u64 	%rd6, [stlr_light_closures_type_param_1+40];
	st.param.b64	[func_retval0+40], %rd6;
	ld.param.u64 	%rd7, [stlr_light_closures_type_param_1+48];
	st.param.b64	[func_retval0+48], %rd7;
	ld.param.u64 	%rd8, [stlr_light_closures_type_param_1+56];
	st.param.b64	[func_retval0+56], %rd8;
	ld.param.u64 	%rd9, [stlr_light_closures_type_param_1+64];
	st.param.b64	[func_retval0+64], %rd9;
	ld.param.u64 	%rd10, [stlr_light_closures_type_param_1+72];
	st.param.b64	[func_retval0+72], %rd10;
	ret;
}

	// .globl	stlr_ambient_occlusion
.visible .func  (.param .align 16 .b8 func_retval0[64]) stlr_ambient_occlusion(
	.param .b64 stlr_ambient_occlusion_param_0,
	.param .align 8 .b8 stlr_ambient_occlusion_param_1[24],
	.param .b32 stlr_ambient_occlusion_param_2,
	.param .align 16 .b8 stlr_ambient_occlusion_param_3[304],
	.param .align 8 .b8 stlr_ambient_occlusion_param_4[8],
	.param .b32 stlr_ambient_occlusion_param_5,
	.param .align 8 .b8 stlr_ambient_occlusion_param_6[24],
	.param .align 8 .b8 stlr_ambient_occlusion_param_7[24],
	.param .align 16 .b8 stlr_ambient_occlusion_param_8[16],
	.param .b32 stlr_ambient_occlusion_param_9,
	.param .b32 stlr_ambient_occlusion_param_10,
	.param .b32 stlr_ambient_occlusion_param_11,
	.param .b32 stlr_ambient_occlusion_param_12
)
{
	.reg .pred 	%p<77>;
	.reg .f32 	%f<778>;
	.reg .s32 	%r<823>;
	.reg .s64 	%rd<392>;

	ld.param.f32 	%f754, [stlr_ambient_occlusion_param_7+4];
	ld.param.f32 	%f753, [stlr_ambient_occlusion_param_7];
	ld.param.u64 	%rd26, [stlr_ambient_occlusion_param_6+16];
	ld.param.u64 	%rd99, [stlr_ambient_occlusion_param_6+8];
	ld.param.u32 	%r75, [stlr_ambient_occlusion_param_6+4];
	ld.param.u32 	%r74, [stlr_ambient_occlusion_param_6];
	ld.param.u64 	%rd3, [stlr_ambient_occlusion_param_1+16];
	ld.param.u64 	%rd2, [stlr_ambient_occlusion_param_1+8];
	ld.param.u64 	%rd1, [stlr_ambient_occlusion_param_1];
	ld.param.f32 	%f408, [stlr_ambient_occlusion_param_12];
	ld.param.u32 	%r76, [stlr_ambient_occlusion_param_11];
	ld.param.u32 	%r73, [stlr_ambient_occlusion_param_5];
	ld.param.u32 	%r72, [stlr_ambient_occlusion_param_2];
	ld.param.u64 	%rd21, [stlr_ambient_occlusion_param_0];
	ld.param.f32 	%f27, [stlr_ambient_occlusion_param_3+136];
	ld.param.f32 	%f26, [stlr_ambient_occlusion_param_3+132];
	ld.param.f32 	%f25, [stlr_ambient_occlusion_param_3+128];
	ld.param.f32 	%f24, [stlr_ambient_occlusion_param_3+120];
	ld.param.f32 	%f23, [stlr_ambient_occlusion_param_3+116];
	ld.param.f32 	%f22, [stlr_ambient_occlusion_param_3+112];
	ld.param.f32 	%f21, [stlr_ambient_occlusion_param_3+104];
	ld.param.f32 	%f20, [stlr_ambient_occlusion_param_3+100];
	ld.param.f32 	%f19, [stlr_ambient_occlusion_param_3+96];
	ld.param.f32 	%f18, [stlr_ambient_occlusion_param_3+88];
	ld.param.f32 	%f17, [stlr_ambient_occlusion_param_3+84];
	ld.param.f32 	%f16, [stlr_ambient_occlusion_param_3+80];
	ld.param.f32 	%f15, [stlr_ambient_occlusion_param_3+72];
	ld.param.f32 	%f14, [stlr_ambient_occlusion_param_3+68];
	ld.param.f32 	%f13, [stlr_ambient_occlusion_param_3+64];
	ld.param.f32 	%f12, [stlr_ambient_occlusion_param_3+56];
	ld.param.f32 	%f11, [stlr_ambient_occlusion_param_3+52];
	ld.param.f32 	%f10, [stlr_ambient_occlusion_param_3+48];
	ld.param.f32 	%f54, [stlr_ambient_occlusion_param_3+40];
	ld.param.f32 	%f53, [stlr_ambient_occlusion_param_3+36];
	ld.param.f32 	%f52, [stlr_ambient_occlusion_param_3+32];
	ld.param.f32 	%f51, [stlr_ambient_occlusion_param_3+24];
	ld.param.f32 	%f50, [stlr_ambient_occlusion_param_3+20];
	ld.param.f32 	%f49, [stlr_ambient_occlusion_param_3+16];
	ld.param.f32 	%f48, [stlr_ambient_occlusion_param_3+8];
	ld.param.f32 	%f47, [stlr_ambient_occlusion_param_3+4];
	ld.param.f32 	%f46, [stlr_ambient_occlusion_param_3];
	ld.param.f32 	%f58, [stlr_ambient_occlusion_param_3+288];
	ld.param.u32 	%r93, [stlr_ambient_occlusion_param_3+296];
	ld.param.u32 	%r94, [stlr_ambient_occlusion_param_3+300];
	// inline asm
	mov.b64 {_,%r77}, %rd21;
	// inline asm
	mov.u32 	%r92, 1;
	mov.u64 	%rd50, 0;
	// inline asm
	call (%rd28), _rt_buffer_get_id_64, (%r77, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd33, [%rd28+672];
	mul.wide.s32 	%rd51, %r94, 16;
	// inline asm
	mov.b64 {_,%r81}, %rd33;
	// inline asm
	// inline asm
	call (%rd34), _rt_buffer_get_id_64, (%r81, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd52, %rd51, %rd34;
	ld.f32 	%f57, [%rd52+520];
	ld.f32 	%f56, [%rd52+516];
	ld.f32 	%f55, [%rd52+512];
	ld.u32 	%r95, [%rd1];
	add.s32 	%r96, %r95, -1;
	mul.wide.s32 	%rd53, %r96, 112;
	add.s64 	%rd54, %rd2, %rd53;
	ld.f32 	%f77, [%rd54+96];
	ld.f32 	%f106, [%rd54+88];
	ld.f32 	%f105, [%rd54+84];
	ld.f32 	%f104, [%rd54+80];
	ld.f32 	%f103, [%rd54+72];
	ld.f32 	%f102, [%rd54+68];
	ld.f32 	%f101, [%rd54+64];
	ld.f32 	%f67, [%rd54+40];
	ld.f32 	%f66, [%rd54+36];
	ld.f32 	%f65, [%rd54+32];
	ld.f32 	%f64, [%rd54+24];
	ld.f32 	%f63, [%rd54+20];
	ld.f32 	%f62, [%rd54+16];
	ld.f32 	%f61, [%rd54+8];
	ld.f32 	%f60, [%rd54+4];
	ld.f32 	%f59, [%rd54];
	ld.f32 	%f98, [%rd54+48];
	ld.f32 	%f99, [%rd54+52];
	ld.f32 	%f100, [%rd54+56];
	add.s64 	%rd55, %rd3, %rd53;
	ld.u32 	%r6, [%rd55+108];
	ld.f32 	%f94, [%rd55+104];
	ld.f32 	%f93, [%rd55+100];
	ld.f32 	%f92, [%rd55+96];
	ld.f32 	%f91, [%rd55+88];
	ld.f32 	%f90, [%rd55+84];
	ld.f32 	%f89, [%rd55+80];
	ld.f32 	%f88, [%rd55+72];
	ld.f32 	%f87, [%rd55+68];
	ld.f32 	%f86, [%rd55+64];
	ld.f32 	%f85, [%rd55+56];
	ld.f32 	%f84, [%rd55+52];
	ld.f32 	%f83, [%rd55+48];
	ld.u32 	%r822, [%rd55+44];
	ld.u32 	%r7, [%rd55+40];
	ld.f32 	%f82, [%rd55+36];
	ld.f32 	%f81, [%rd55+32];
	ld.f32 	%f97, [%rd55+24];
	ld.f32 	%f96, [%rd55+20];
	ld.f32 	%f95, [%rd55+16];
	ld.u32 	%r12, [%rd55+4];
	ld.u32 	%r11, [%rd55];
	ld.u32 	%r8, [%rd55+8];
	st.u32 	[%rd1], %r96;
	and.b32  	%r9, %r8, 256;
	bfe.u32 	%r97, %r8, 8, 1;
	xor.b32  	%r10, %r97, 1;
	// inline asm
	mov.b64 {_,%r85}, %rd21;
	// inline asm
	// inline asm
	call (%rd40), _rt_buffer_get_id_64, (%r85, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd45, [%rd40+568];
	mul.wide.s32 	%rd56, %r93, 48;
	// inline asm
	mov.b64 {_,%r89}, %rd45;
	// inline asm
	// inline asm
	call (%rd46), _rt_buffer_get_id_64, (%r89, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd5, %rd46, 512;
	add.s64 	%rd57, %rd56, %rd5;
	ld.u32 	%r98, [%rd57+16];
	not.b32 	%r14, %r98;
	and.b32  	%r15, %r14, 1;
	add.s64 	%rd390, %rd56, 24;
	and.b32  	%r99, %r15, 1;
	setp.eq.b32	%p1, %r99, 1;
	@%p1 bra 	LBB2_2;
	bra.uni 	LBB2_1;
LBB2_2:
	add.s64 	%rd58, %rd5, %rd390;
	ld.u32 	%r100, [%rd58];
	and.b32  	%r101, %r100, 1;
	setp.eq.b32	%p2, %r101, 1;
	@%p2 bra 	LBB2_6;
	// inline asm
	mov.b64 {_,%r102}, %rd21;
	// inline asm
	// inline asm
	call (%rd60), _rt_buffer_get_id_64, (%r102, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd65, [%rd60+568];
	// inline asm
	mov.b64 {_,%r106}, %rd65;
	// inline asm
	// inline asm
	call (%rd66), _rt_buffer_get_id_64, (%r106, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd71, %rd66, %rd390;
	ld.u32 	%r111, [%rd71+512];
	xor.b32  	%r112, %r111, 1;
	and.b32  	%r113, %r15, %r112;
	setp.eq.s32	%p3, %r113, 0;
	@%p3 bra 	LBB2_4;
	bfe.s32 	%r114, %r10, 0, 1;
	bfe.s32 	%r115, %r11, 9, 1;
	not.b32 	%r116, %r114;
	or.b32  	%r811, %r115, %r116;
	mov.u32 	%r812, %r811;
	mov.u32 	%r813, %r11;
	mov.u32 	%r814, %r11;
	bra.uni 	LBB2_7;
LBB2_1:
LBB2_6:
	bfe.s32 	%r125, %r10, 0, 1;
	bfe.s32 	%r126, %r11, 9, 1;
	and.b32  	%r127, %r126, %r14;
	and.b32  	%r812, %r127, %r125;
	shl.b32 	%r128, %r812, 11;
	and.b32  	%r129, %r128, 2048;
	or.b32  	%r814, %r129, %r11;
	// inline asm
	mov.b64 {_,%r118}, %rd21;
	// inline asm
	// inline asm
	call (%rd73), _rt_buffer_get_id_64, (%r118, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd78, [%rd73+568];
	// inline asm
	mov.b64 {_,%r122}, %rd78;
	// inline asm
	// inline asm
	call (%rd79), _rt_buffer_get_id_64, (%r122, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd84, %rd79, %rd390;
	ld.u32 	%r130, [%rd84+512];
	not.b32 	%r131, %r130;
	bfe.s32 	%r132, %r11, 14, 1;
	bfe.s32 	%r133, %r9, 8, 1;
	or.b32  	%r134, %r132, %r131;
	and.b32  	%r811, %r134, %r133;
	shl.b32 	%r135, %r811, 13;
	and.b32  	%r136, %r135, 8192;
	or.b32  	%r813, %r136, %r11;
LBB2_7:
	or.b32  	%r137, %r812, %r811;
	and.b32  	%r142, %r137, 1;
	setp.eq.b32	%p4, %r142, 1;
	@!%p4 bra 	LBB2_28;
	bra.uni 	LBB2_8;
LBB2_8:
	and.b32  	%r138, %r11, 919551;
	and.b32  	%r139, %r814, 6144;
	and.b32  	%r140, %r813, 122880;
	or.b32  	%r141, %r140, %r138;
	mul.ftz.f32 	%f409, %f11, %f99;
	fma.rn.ftz.f32 	%f410, %f10, %f98, %f409;
	fma.rn.ftz.f32 	%f411, %f12, %f100, %f410;
	setp.ge.ftz.f32	%p5, %f411, 0f00000000;
	selp.f32	%f412, 0f3F800000, 0fBF800000, %p5;
	abs.ftz.f32 	%f413, %f59;
	abs.ftz.f32 	%f414, %f60;
	abs.ftz.f32 	%f415, %f61;
	setp.lt.ftz.f32	%p6, %f10, 0f00000000;
	neg.ftz.f32 	%f416, %f10;
	selp.f32	%f417, %f416, %f10, %p6;
	setp.lt.ftz.f32	%p7, %f11, 0f00000000;
	neg.ftz.f32 	%f418, %f11;
	selp.f32	%f419, %f418, %f11, %p7;
	setp.lt.ftz.f32	%p8, %f12, 0f00000000;
	neg.ftz.f32 	%f420, %f12;
	selp.f32	%f421, %f420, %f12, %p8;
	mul.ftz.f32 	%f422, %f419, %f414;
	fma.rn.ftz.f32 	%f423, %f417, %f413, %f422;
	fma.rn.ftz.f32 	%f424, %f421, %f415, %f423;
	mul.ftz.f32 	%f425, %f424, 0f41A80000;
	mov.f32 	%f426, 0f3F800000;
	max.ftz.f32 	%f427, %f426, %f425;
	mul.ftz.f32 	%f428, %f427, 0f33800000;
	mul.ftz.f32 	%f429, %f412, %f428;
	fma.rn.ftz.f32 	%f155, %f12, %f429, %f48;
	fma.rn.ftz.f32 	%f154, %f11, %f429, %f47;
	fma.rn.ftz.f32 	%f153, %f10, %f429, %f46;
	fma.rn.ftz.f32 	%f158, %f15, %f429, %f51;
	fma.rn.ftz.f32 	%f157, %f14, %f429, %f50;
	fma.rn.ftz.f32 	%f156, %f13, %f429, %f49;
	fma.rn.ftz.f32 	%f161, %f18, %f429, %f54;
	fma.rn.ftz.f32 	%f160, %f17, %f429, %f53;
	fma.rn.ftz.f32 	%f159, %f16, %f429, %f52;
	setp.geu.ftz.f32	%p9, %f77, 0f7F800000;
	@%p9 bra 	LBB2_10;
	fma.rn.ftz.f32 	%f431, %f99, %f77, %f60;
	fma.rn.ftz.f32 	%f432, %f98, %f77, %f59;
	fma.rn.ftz.f32 	%f433, %f100, %f77, %f61;
	fma.rn.ftz.f32 	%f434, %f102, %f77, %f63;
	fma.rn.ftz.f32 	%f435, %f101, %f77, %f62;
	fma.rn.ftz.f32 	%f436, %f103, %f77, %f64;
	fma.rn.ftz.f32 	%f437, %f105, %f77, %f66;
	fma.rn.ftz.f32 	%f438, %f104, %f77, %f65;
	fma.rn.ftz.f32 	%f439, %f106, %f77, %f67;
	sub.ftz.f32 	%f440, %f433, %f155;
	sub.ftz.f32 	%f441, %f432, %f153;
	sub.ftz.f32 	%f442, %f431, %f154;
	sub.ftz.f32 	%f443, %f436, %f158;
	sub.ftz.f32 	%f444, %f435, %f156;
	sub.ftz.f32 	%f445, %f434, %f157;
	sub.ftz.f32 	%f446, %f439, %f161;
	sub.ftz.f32 	%f447, %f438, %f159;
	sub.ftz.f32 	%f448, %f437, %f160;
	mul.ftz.f32 	%f449, %f442, %f442;
	mul.ftz.f32 	%f450, %f445, %f442;
	fma.rn.ftz.f32 	%f451, %f445, %f442, %f450;
	mul.ftz.f32 	%f452, %f448, %f442;
	fma.rn.ftz.f32 	%f453, %f448, %f442, %f452;
	fma.rn.ftz.f32 	%f454, %f441, %f441, %f449;
	fma.rn.ftz.f32 	%f455, %f444, %f441, %f451;
	fma.rn.ftz.f32 	%f456, %f444, %f441, %f455;
	fma.rn.ftz.f32 	%f457, %f447, %f441, %f453;
	fma.rn.ftz.f32 	%f458, %f447, %f441, %f457;
	fma.rn.ftz.f32 	%f459, %f440, %f440, %f454;
	fma.rn.ftz.f32 	%f460, %f443, %f440, %f456;
	fma.rn.ftz.f32 	%f461, %f443, %f440, %f460;
	fma.rn.ftz.f32 	%f462, %f446, %f440, %f458;
	fma.rn.ftz.f32 	%f463, %f446, %f440, %f462;
	lg2.approx.ftz.f32 	%f464, %f459;
	mul.ftz.f32 	%f465, %f464, 0fBFC00000;
	ex2.approx.ftz.f32 	%f466, %f465;
	mul.ftz.f32 	%f467, %f466, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f468, %f459;
	mul.ftz.f32 	%f469, %f461, %f467;
	mul.ftz.f32 	%f470, %f463, %f467;
	mul.ftz.f32 	%f746, %f440, %f468;
	mul.ftz.f32 	%f745, %f442, %f468;
	mul.ftz.f32 	%f744, %f441, %f468;
	mul.ftz.f32 	%f471, %f441, %f469;
	mul.ftz.f32 	%f472, %f442, %f469;
	mul.ftz.f32 	%f473, %f440, %f469;
	fma.rn.ftz.f32 	%f749, %f443, %f468, %f473;
	fma.rn.ftz.f32 	%f748, %f445, %f468, %f472;
	fma.rn.ftz.f32 	%f747, %f444, %f468, %f471;
	mul.ftz.f32 	%f474, %f441, %f470;
	mul.ftz.f32 	%f475, %f442, %f470;
	mul.ftz.f32 	%f476, %f440, %f470;
	fma.rn.ftz.f32 	%f752, %f446, %f468, %f476;
	fma.rn.ftz.f32 	%f751, %f448, %f468, %f475;
	fma.rn.ftz.f32 	%f750, %f447, %f468, %f474;
	sqrt.approx.ftz.f32 	%f743, %f459;
	bra.uni 	LBB2_11;
LBB2_28:
	setp.eq.s32	%p38, %r9, 0;
	@%p38 bra 	LBB2_30;
	cvt.rn.f32.s32	%f513, %r76;
	rcp.approx.ftz.f32 	%f514, %f513;
	div.approx.ftz.f32 	%f515, %f58, %f408;
	mov.f32 	%f516, 0f3F800000;
	min.ftz.f32 	%f517, %f515, %f516;
	mov.f32 	%f518, 0f00000000;
	max.ftz.f32 	%f519, %f518, %f517;
	mul.ftz.f32 	%f520, %f519, 0fC0B8AA3B;
	ex2.approx.ftz.f32 	%f521, %f520;
	sub.ftz.f32 	%f522, %f516, %f521;
	mul.ftz.f32 	%f775, %f514, %f522;
	mov.f32 	%f776, %f775;
	mov.f32 	%f777, %f775;
	bra.uni 	LBB2_63;
LBB2_10:
	mov.f32 	%f743, 0f7F800000;
	mov.f32 	%f744, %f98;
	mov.f32 	%f745, %f99;
	mov.f32 	%f746, %f100;
	mov.f32 	%f747, %f101;
	mov.f32 	%f748, %f102;
	mov.f32 	%f749, %f103;
	mov.f32 	%f750, %f104;
	mov.f32 	%f751, %f105;
	mov.f32 	%f752, %f106;
LBB2_11:
	or.b32  	%r27, %r141, %r139;
	// inline asm
	mov.b64 {_,%r143}, %rd21;
	// inline asm
	// inline asm
	call (%rd86), _rt_buffer_get_id_64, (%r143, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd91, [%rd86+632];
	mul.wide.s32 	%rd97, %r75, 112;
	// inline asm
	mov.b64 {_,%r147}, %rd91;
	// inline asm
	// inline asm
	call (%rd92), _rt_buffer_get_id_64, (%r147, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd98, %rd97, %rd92;
	ld.u32 	%r151, [%rd98+512];
	bfe.s32 	%r36, %r8, 2, 1;
	shr.u32 	%r152, %r8, 3;
	or.b32  	%r153, %r36, %r152;
	and.b32  	%r154, %r153, %r151;
	and.b32  	%r155, %r154, 1;
	setp.eq.b32	%p10, %r155, 1;
	@!%p10 bra 	LBB2_16;
	bra.uni 	LBB2_12;
LBB2_12:
	cvt.s64.s32	%rd10, %r75;
	and.b32  	%r156, %r36, 1;
	setp.eq.b32	%p11, %r156, 1;
	@%p11 bra 	LBB2_14;
	// inline asm
	mov.b64 {_,%r158}, %rd99;
	// inline asm
	// inline asm
	call (%rd100), _rt_callable_program_from_id_64, (%r158);
	// inline asm
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd26;
	.param .b32 param1;
	st.param.b32	[param1+0], %r74;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f46;
	st.param.f32	[param2+4], %f47;
	st.param.f32	[param2+8], %f48;
	st.param.f32	[param2+16], %f49;
	st.param.f32	[param2+20], %f50;
	st.param.f32	[param2+24], %f51;
	st.param.f32	[param2+32], %f52;
	st.param.f32	[param2+36], %f53;
	st.param.f32	[param2+40], %f54;
	.param .align 16 .b8 param3[48];
	st.param.f32	[param3+0], %f98;
	st.param.f32	[param3+4], %f99;
	st.param.f32	[param3+8], %f100;
	st.param.f32	[param3+16], %f101;
	st.param.f32	[param3+20], %f102;
	st.param.f32	[param3+24], %f103;
	st.param.f32	[param3+32], %f104;
	st.param.f32	[param3+36], %f105;
	st.param.f32	[param3+40], %f106;
	.param .align 8 .b8 retval0[32];
	prototype_0 : .callprototype (.param .align 8 .b8 _[32]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 16 .b8 _[48]);
	call (retval0), 
	%rd100, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_0;
	ld.param.f32	%f753, [retval0+0];
	ld.param.f32	%f754, [retval0+4];
	ld.param.f32	%f227, [retval0+8];
	ld.param.f32	%f228, [retval0+12];
	ld.param.f32	%f229, [retval0+16];
	ld.param.f32	%f230, [retval0+20];
	ld.param.b32	%r159, [retval0+24];
	
	//{
	}// Callseq End 0
LBB2_14:
	// inline asm
	mov.b64 {_,%r160}, %rd21;
	// inline asm
	// inline asm
	call (%rd102), _rt_buffer_get_id_64, (%r160, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd107, [%rd102+632];
	mul.lo.s64 	%rd113, %rd10, 112;
	// inline asm
	mov.b64 {_,%r164}, %rd107;
	// inline asm
	// inline asm
	call (%rd108), _rt_buffer_get_id_64, (%r164, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd114, %rd113, %rd108;
	ld.v2.f32 	{%f480, %f481}, [%rd114+600];
	ld.v2.f32 	{%f482, %f483}, [%rd114+608];
	sub.ftz.f32 	%f484, %f482, %f480;
	sub.ftz.f32 	%f485, %f483, %f481;
	fma.rn.ftz.f32 	%f486, %f754, %f485, %f481;
	fma.rn.ftz.f32 	%f487, %f753, %f484, %f480;
	setp.ge.ftz.f32	%p12, %f487, 0f00000000;
	setp.le.ftz.f32	%p13, %f487, 0f3F800000;
	and.pred  	%p14, %p12, %p13;
	setp.ge.ftz.f32	%p15, %f486, 0f00000000;
	and.pred  	%p16, %p15, %p14;
	setp.le.ftz.f32	%p17, %f486, 0f3F800000;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	LBB2_15;
	bra.uni 	LBB2_16;
LBB2_15:
	mov.f32 	%f758, 0f00000000;
	mov.f32 	%f759, %f758;
	mov.f32 	%f760, %f758;
	bra.uni 	LBB2_26;
LBB2_16:
	// inline asm
	mov.b64 {_,%r168}, %rd21;
	// inline asm
	// inline asm
	call (%rd116), _rt_buffer_get_id_64, (%r168, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd121, [%rd116+680];
	// inline asm
	mov.b64 {_,%r172}, %rd121;
	// inline asm
	// inline asm
	call (%rd122), _rt_buffer_get_id_64, (%r172, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd127, [%rd122+512];
	// inline asm
	mov.b64 {_,%r176}, %rd127;
	// inline asm
	// inline asm
	call (%rd128), _rt_buffer_get_id_64, (%r176, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u32 	%r37, [%rd128+508];
	setp.lt.s32	%p19, %r37, 2;
	@%p19 bra 	LBB2_17;
	and.b32  	%r180, %r814, 2048;
	and.b32  	%r181, %r813, 32768;
	or.b32  	%r38, %r180, %r181;
	and.b32  	%r39, %r813, 65536;
	shr.u32 	%r182, %r11, 19;
	not.b32 	%r183, %r182;
	and.b32  	%r40, %r183, 1;
	add.s32 	%r815, %r37, -1;
	mov.f32 	%f758, 0f00000000;
	mov.u64 	%rd391, 36;
	mov.f32 	%f759, %f758;
	mov.f32 	%f760, %f758;
LBB2_19:
	setp.eq.s32	%p20, %r38, 0;
	// inline asm
	mov.b64 {_,%r184}, %rd21;
	// inline asm
	// inline asm
	call (%rd135), _rt_buffer_get_id_64, (%r184, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd140, [%rd135+680];
	// inline asm
	mov.b64 {_,%r188}, %rd140;
	// inline asm
	// inline asm
	call (%rd141), _rt_buffer_get_id_64, (%r188, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd146, [%rd141+512];
	// inline asm
	mov.b64 {_,%r192}, %rd146;
	// inline asm
	// inline asm
	call (%rd147), _rt_buffer_get_id_64, (%r192, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd158, %rd391, %rd147;
	ld.u32 	%r200, [%rd158+500];
	ld.u64 	%rd152, [%rd135+576];
	mul.wide.s32 	%rd159, %r200, 24;
	// inline asm
	mov.b64 {_,%r196}, %rd152;
	// inline asm
	// inline asm
	call (%rd153), _rt_buffer_get_id_64, (%r196, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd13, %rd153, 512;
	add.s64 	%rd160, %rd159, %rd13;
	ld.u32 	%r201, [%rd160];
	shl.b32 	%r202, %r201, 1;
	and.b32  	%r203, %r202, 2;
	ld.u32 	%r204, [%rd160+4];
	setp.eq.s32	%p21, %r204, 1;
	selp.b32	%r205, 4, 0, %p21;
	ld.u32 	%r206, [%rd160+8];
	setp.eq.s32	%p22, %r206, 1;
	selp.b32	%r207, 8, 0, %p22;
	ld.u32 	%r208, [%rd160+12];
	setp.eq.s32	%p23, %r208, 1;
	selp.b32	%r209, 16, 0, %p23;
	setp.eq.s32	%p24, %r204, 2;
	selp.b32	%r210, 64, 0, %p24;
	setp.eq.s32	%p25, %r206, 2;
	selp.b32	%r211, 128, 0, %p25;
	setp.eq.s32	%p26, %r208, 2;
	selp.b32	%r212, 256, 0, %p26;
	or.b32  	%r213, %r203, %r205;
	or.b32  	%r214, %r213, %r210;
	or.b32  	%r215, %r214, %r207;
	or.b32  	%r216, %r215, %r211;
	or.b32  	%r217, %r216, %r209;
	or.b32  	%r218, %r217, %r212;
	or.b32  	%r219, %r218, 1;
	and.b32  	%r220, %r219, %r27;
	setp.ne.s32	%p27, %r220, 0;
	and.pred  	%p28, %p20, %p27;
	@!%p28 bra 	LBB2_25;
	bra.uni 	LBB2_20;
LBB2_20:
	cvt.s64.s32	%rd12, %r200;
	setp.eq.s32	%p29, %r39, 0;
	@%p29 bra 	LBB2_22;
	mul.lo.s64 	%rd161, %rd12, 24;
	add.s64 	%rd162, %rd161, %rd13;
	ld.u32 	%r221, [%rd162+16];
	and.b32  	%r222, %r221, 1;
	setp.eq.b32	%p30, %r222, 1;
	@!%p30 bra 	LBB2_25;
	bra.uni 	LBB2_22;
LBB2_22:
	// inline asm
	mov.b64 {_,%r223}, %rd21;
	// inline asm
	// inline asm
	call (%rd164), _rt_buffer_get_id_64, (%r223, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd169, [%rd164+576];
	mul.lo.s64 	%rd175, %rd12, 24;
	// inline asm
	mov.b64 {_,%r227}, %rd169;
	// inline asm
	// inline asm
	call (%rd170), _rt_buffer_get_id_64, (%r227, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd176, %rd175, %rd170;
	ld.u32 	%r231, [%rd176+532];
	and.b32  	%r232, %r231, 1;
	or.b32  	%r233, %r232, %r40;
	setp.eq.s32	%p31, %r233, 0;
	@%p31 bra 	LBB2_64;
	// inline asm
	mov.b64 {_,%r234}, %rd21;
	// inline asm
	// inline asm
	call (%rd178), _rt_buffer_get_id_64, (%r234, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd183, [%rd178+616];
	shl.b64 	%rd189, %rd12, 4;
	// inline asm
	mov.b64 {_,%r238}, %rd183;
	// inline asm
	// inline asm
	call (%rd184), _rt_buffer_get_id_64, (%r238, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd190, %rd189, %rd184;
	ld.f32 	%f494, [%rd190+516];
	setp.eq.ftz.f32	%p32, %f494, 0f7F800000;
	ld.f32 	%f495, [%rd190+512];
	setp.eq.ftz.f32	%p33, %f495, 0f40C90FDB;
	and.pred  	%p34, %p32, %p33;
	@!%p34 bra 	LBB2_25;
	bra.uni 	LBB2_24;
LBB2_24:
	add.s64 	%rd14, %rd178, 512;
	ld.u64 	%rd191, [%rd14+168];
	// inline asm
	mov.b64 {_,%r243}, %rd191;
	// inline asm
	// inline asm
	call (%rd192), _rt_buffer_get_id_64, (%r243, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd197, [%rd192+512];
	// inline asm
	mov.b64 {_,%r247}, %rd197;
	// inline asm
	// inline asm
	call (%rd198), _rt_buffer_get_id_64, (%r247, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd211, %rd198, %rd391;
	ld.u32 	%r256, [%rd211+512];
	ld.u64 	%rd203, [%rd14+96];
	mul.wide.s32 	%rd212, %r256, 80;
	// inline asm
	mov.b64 {_,%r251}, %rd203;
	// inline asm
	// inline asm
	call (%rd204), _rt_buffer_get_id_64, (%r251, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd213, %rd212, %rd204;
	ld.u64 	%rd214, [%rd213+520];
	ld.u64 	%rd209, [%rd213+512];
	ld.u32 	%r257, [%rd211+504];
	// inline asm
	mov.b64 {_,%r255}, %rd209;
	// inline asm
	// inline asm
	call (%rd210), _rt_callable_program_from_id_64, (%r255);
	// inline asm
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd214;
	.param .b32 param1;
	st.param.b32	[param1+0], %r257;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f59;
	st.param.f32	[param2+4], %f60;
	st.param.f32	[param2+8], %f61;
	st.param.f32	[param2+16], %f62;
	st.param.f32	[param2+20], %f63;
	st.param.f32	[param2+24], %f64;
	st.param.f32	[param2+32], %f65;
	st.param.f32	[param2+36], %f66;
	st.param.f32	[param2+40], %f67;
	.param .align 16 .b8 param3[48];
	st.param.f32	[param3+0], %f98;
	st.param.f32	[param3+4], %f99;
	st.param.f32	[param3+8], %f100;
	st.param.f32	[param3+16], %f101;
	st.param.f32	[param3+20], %f102;
	st.param.f32	[param3+24], %f103;
	st.param.f32	[param3+32], %f104;
	st.param.f32	[param3+36], %f105;
	st.param.f32	[param3+40], %f106;
	.param .align 16 .b8 retval0[32];
	prototype_1 : .callprototype (.param .align 16 .b8 _[32]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 16 .b8 _[48]);
	call (retval0), 
	%rd210, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_1;
	ld.param.f32	%f496, [retval0+0];
	ld.param.f32	%f497, [retval0+4];
	ld.param.f32	%f498, [retval0+8];
	ld.param.f32	%f499, [retval0+16];
	ld.param.f32	%f500, [retval0+20];
	ld.param.f32	%f501, [retval0+24];
	
	//{
	}// Callseq End 1
	setp.lt.ftz.f32	%p35, %f499, %f58;
	add.ftz.f32 	%f502, %f758, %f496;
	add.ftz.f32 	%f503, %f759, %f497;
	add.ftz.f32 	%f504, %f760, %f498;
	selp.f32	%f760, %f504, %f760, %p35;
	selp.f32	%f759, %f503, %f759, %p35;
	selp.f32	%f758, %f502, %f758, %p35;
	bra.uni 	LBB2_25;
LBB2_64:
LBB2_25:
	add.s32 	%r815, %r815, -1;
	add.s64 	%rd391, %rd391, 20;
	setp.ne.s32	%p36, %r815, 0;
	@%p36 bra 	LBB2_19;
	bra.uni 	LBB2_26;
LBB2_17:
	mov.f32 	%f758, 0f00000000;
	mov.f32 	%f759, %f758;
	mov.f32 	%f760, %f758;
LBB2_26:
	mul.ftz.f32 	%f775, %f95, %f758;
	mul.ftz.f32 	%f776, %f96, %f759;
	mul.ftz.f32 	%f777, %f97, %f760;
	ld.u32 	%r44, [%rd1];
	setp.gt.s32	%p37, %r44, 15;
	@%p37 bra 	LBB2_73;
	add.ftz.f32 	%f122, %f58, %f92;
	add.s32 	%r258, %r44, 1;
	st.u32 	[%rd1], %r258;
	mul.wide.s32 	%rd215, %r44, 112;
	add.s64 	%rd216, %rd2, %rd215;
	st.f32 	[%rd216+8], %f155;
	st.f32 	[%rd216+24], %f158;
	mov.b32 	 %r259, %f153;
	cvt.u64.u32	%rd217, %r259;
	mov.b32 	 %r260, %f154;
	cvt.u64.u32	%rd218, %r260;
	shl.b64 	%rd219, %rd218, 32;
	or.b64  	%rd220, %rd217, %rd219;
	st.u64 	[%rd216], %rd220;
	st.f32 	[%rd216+40], %f161;
	mov.b32 	 %r261, %f156;
	cvt.u64.u32	%rd221, %r261;
	mov.b32 	 %r262, %f157;
	cvt.u64.u32	%rd222, %r262;
	shl.b64 	%rd223, %rd222, 32;
	or.b64  	%rd224, %rd221, %rd223;
	st.u64 	[%rd216+16], %rd224;
	st.f32 	[%rd216+56], %f746;
	mov.b32 	 %r263, %f159;
	cvt.u64.u32	%rd225, %r263;
	mov.b32 	 %r264, %f160;
	cvt.u64.u32	%rd226, %r264;
	shl.b64 	%rd227, %rd226, 32;
	or.b64  	%rd228, %rd225, %rd227;
	st.u64 	[%rd216+32], %rd228;
	st.f32 	[%rd216+72], %f749;
	mov.b32 	 %r265, %f744;
	cvt.u64.u32	%rd229, %r265;
	mov.b32 	 %r266, %f745;
	cvt.u64.u32	%rd230, %r266;
	shl.b64 	%rd231, %rd230, 32;
	or.b64  	%rd232, %rd229, %rd231;
	st.u64 	[%rd216+48], %rd232;
	st.f32 	[%rd216+88], %f752;
	mov.b32 	 %r267, %f747;
	cvt.u64.u32	%rd233, %r267;
	mov.b32 	 %r268, %f748;
	cvt.u64.u32	%rd234, %r268;
	shl.b64 	%rd235, %rd234, 32;
	or.b64  	%rd236, %rd233, %rd235;
	st.u64 	[%rd216+64], %rd236;
	st.f32 	[%rd216+96], %f743;
	mov.b32 	 %r269, %f750;
	cvt.u64.u32	%rd237, %r269;
	mov.b32 	 %r270, %f751;
	cvt.u64.u32	%rd238, %r270;
	shl.b64 	%rd239, %rd238, 32;
	or.b64  	%rd240, %rd237, %rd239;
	st.u64 	[%rd216+80], %rd240;
	add.s64 	%rd241, %rd3, %rd215;
	st.f32 	[%rd241+88], %f91;
	mov.b32 	 %r271, %f89;
	cvt.u64.u32	%rd242, %r271;
	mov.b32 	 %r272, %f90;
	cvt.u64.u32	%rd243, %r272;
	shl.b64 	%rd244, %rd243, 32;
	or.b64  	%rd245, %rd242, %rd244;
	st.u64 	[%rd241+80], %rd245;
	st.f32 	[%rd241+72], %f88;
	mov.b32 	 %r273, %f86;
	cvt.u64.u32	%rd246, %r273;
	mov.b32 	 %r274, %f87;
	cvt.u64.u32	%rd247, %r274;
	shl.b64 	%rd248, %rd247, 32;
	or.b64  	%rd249, %rd246, %rd248;
	st.u64 	[%rd241+64], %rd249;
	st.f32 	[%rd241+56], %f85;
	mov.b32 	 %r275, %f83;
	cvt.u64.u32	%rd250, %r275;
	mov.b32 	 %r276, %f84;
	cvt.u64.u32	%rd251, %r276;
	shl.b64 	%rd252, %rd251, 32;
	or.b64  	%rd253, %rd250, %rd252;
	st.u64 	[%rd241+48], %rd253;
	st.f32 	[%rd241+24], %f97;
	mov.b32 	 %r277, %f95;
	cvt.u64.u32	%rd254, %r277;
	mov.b32 	 %r278, %f96;
	cvt.u64.u32	%rd255, %r278;
	shl.b64 	%rd256, %rd255, 32;
	or.b64  	%rd257, %rd254, %rd256;
	st.u64 	[%rd241+16], %rd257;
	st.f32 	[%rd241+104], %f94;
	st.f32 	[%rd241+100], %f93;
	st.f32 	[%rd241+96], %f122;
	st.u32 	[%rd241+44], %r822;
	st.u32 	[%rd241+40], %r7;
	st.f32 	[%rd241+36], %f82;
	st.f32 	[%rd241+32], %f81;
	st.u32 	[%rd241+8], %r8;
	st.u32 	[%rd241+4], %r12;
	st.u32 	[%rd241], %r27;
	st.u32 	[%rd241+108], %r6;
	bra.uni 	LBB2_63;
LBB2_73:
	bra.uni 	LBB2_63;
LBB2_30:
	// inline asm
	mov.b64 {_,%r279}, %rd21;
	// inline asm
	// inline asm
	call (%rd259), _rt_buffer_get_id_64, (%r279, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd16, %rd259, 512;
	ld.u64 	%rd284, [%rd16+80];
	// inline asm
	mov.b64 {_,%r323}, %rd284;
	// inline asm
	// inline asm
	call (%rd285), _rt_buffer_get_id_64, (%r323, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	mul.wide.s32 	%rd290, %r73, 112;
	add.s64 	%rd291, %rd290, %rd285;
	ld.u32 	%r327, [%rd291+552];
	setp.lt.s32	%p43, %r7, %r327;
	setp.gt.s32	%p44, %r76, 0;
	and.pred  	%p45, %p44, %p43;
	mov.f32 	%f775, 0f00000000;
	mov.f32 	%f776, %f775;
	mov.f32 	%f777, %f775;
	@!%p45 bra 	LBB2_63;
	bra.uni 	LBB2_31;
LBB2_31:
	ld.param.v2.f32 	{%f400, %f401}, [stlr_ambient_occlusion_param_4];
	neg.ftz.f32 	%f121, %f100;
	neg.ftz.f32 	%f120, %f99;
	neg.ftz.f32 	%f119, %f98;
	cvt.s64.s32	%rd4, %r93;
	cvt.rni.ftz.f32.f32	%f505, %f400;
	cvt.rzi.ftz.s32.f32	%r45, %f505;
	cvt.rni.ftz.f32.f32	%f506, %f401;
	cvt.rzi.ftz.s32.f32	%r46, %f506;
	abs.s32 	%r291, %r45;
	shr.s32 	%r292, %r291, 31;
	shr.u32 	%r293, %r292, 24;
	add.s32 	%r294, %r291, %r293;
	and.b32  	%r295, %r294, -256;
	sub.s32 	%r296, %r291, %r295;
	setp.gt.s32	%p39, %r45, -1;
	setp.ne.s32	%p40, %r296, 0;
	mov.u32 	%r297, 256;
	sub.s32 	%r298, %r297, %r296;
	selp.b32	%r299, %r298, 0, %p40;
	selp.b32	%r300, %r296, %r299, %p39;
	ld.u64 	%rd264, [%rd259+520];
	mul.wide.s32 	%rd276, %r300, 4;
	// inline asm
	mov.b64 {_,%r283}, %rd264;
	// inline asm
	// inline asm
	call (%rd265), _rt_buffer_get_id_64, (%r283, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd277, %rd276, %rd265;
	ld.u32 	%r301, [%rd277+512];
	abs.s32 	%r302, %r46;
	mul.wide.s32 	%rd278, %r302, -2032597691;
	shr.u64 	%rd279, %rd278, 32;
	cvt.u32.u64	%r303, %rd279;
	add.s32 	%r304, %r303, %r302;
	shr.u32 	%r305, %r304, 31;
	shr.s32 	%r306, %r304, 7;
	add.s32 	%r307, %r306, %r305;
	mul.lo.s32 	%r308, %r307, 243;
	sub.s32 	%r309, %r302, %r308;
	setp.gt.s32	%p41, %r46, -1;
	setp.ne.s32	%p42, %r309, 0;
	mov.u32 	%r310, 243;
	sub.s32 	%r311, %r310, %r309;
	selp.b32	%r312, %r311, 0, %p42;
	selp.b32	%r313, %r309, %r312, %p41;
	ld.u64 	%rd270, [%rd259+528];
	mul.wide.s32 	%rd280, %r313, 4;
	// inline asm
	mov.b64 {_,%r287}, %rd270;
	// inline asm
	// inline asm
	call (%rd271), _rt_buffer_get_id_64, (%r287, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd281, %rd280, %rd271;
	ld.u32 	%r314, [%rd281+512];
	add.s32 	%r315, %r314, %r301;
	mul.wide.s32 	%rd282, %r315, -2032597691;
	shr.u64 	%rd283, %rd282, 32;
	cvt.u32.u64	%r316, %rd283;
	add.s32 	%r317, %r316, %r315;
	shr.u32 	%r318, %r317, 31;
	shr.s32 	%r319, %r317, 15;
	add.s32 	%r320, %r319, %r318;
	mul.lo.s32 	%r321, %r320, 62208;
	sub.s32 	%r322, %r315, %r321;
	mad.lo.s32 	%r47, %r72, 62208, %r322;
	mul.ftz.f32 	%f507, %f57, 0f3D93D07D;
	mov.f32 	%f508, 0f3F371437;
	fma.rn.ftz.f32 	%f509, %f508, %f56, %f507;
	mov.f32 	%f510, 0f3E59C6ED;
	fma.rn.ftz.f32 	%f511, %f510, %f55, %f509;
	rcp.approx.ftz.f32 	%f512, %f511;
	mul.ftz.f32 	%f261, %f511, %f512;
	neg.ftz.f32 	%f526, %f24;
	neg.ftz.f32 	%f527, %f27;
	neg.ftz.f32 	%f528, %f20;
	mul.ftz.f32 	%f529, %f20, %f23;
	neg.ftz.f32 	%f530, %f529;
	fma.rn.ftz.f32 	%f531, %f23, %f528, %f530;
	mul.ftz.f32 	%f532, %f20, %f26;
	neg.ftz.f32 	%f533, %f532;
	fma.rn.ftz.f32 	%f534, %f26, %f528, %f533;
	mul.ftz.f32 	%f535, %f21, %f19;
	neg.ftz.f32 	%f536, %f535;
	fma.rn.ftz.f32 	%f274, %f20, %f528, %f536;
	neg.ftz.f32 	%f537, %f21;
	fma.rn.ftz.f32 	%f538, %f537, %f22, %f531;
	fma.rn.ftz.f32 	%f277, %f526, %f19, %f538;
	fma.rn.ftz.f32 	%f539, %f537, %f25, %f534;
	fma.rn.ftz.f32 	%f280, %f527, %f19, %f539;
	mul.ftz.f32 	%f540, %f21, %f21;
	mul.ftz.f32 	%f541, %f24, %f21;
	neg.ftz.f32 	%f542, %f541;
	fma.rn.ftz.f32 	%f543, %f21, %f526, %f542;
	mul.ftz.f32 	%f544, %f27, %f21;
	neg.ftz.f32 	%f545, %f544;
	fma.rn.ftz.f32 	%f546, %f21, %f527, %f545;
	neg.ftz.f32 	%f547, %f540;
	fma.rn.ftz.f32 	%f275, %f19, %f20, %f547;
	fma.rn.ftz.f32 	%f548, %f19, %f23, %f543;
	fma.rn.ftz.f32 	%f278, %f22, %f20, %f548;
	fma.rn.ftz.f32 	%f549, %f19, %f26, %f546;
	fma.rn.ftz.f32 	%f281, %f25, %f20, %f549;
	mul.ftz.f32 	%f550, %f22, %f19;
	fma.rn.ftz.f32 	%f551, %f22, %f19, %f550;
	mul.ftz.f32 	%f552, %f25, %f19;
	fma.rn.ftz.f32 	%f553, %f25, %f19, %f552;
	mul.ftz.f32 	%f554, %f20, %f21;
	fma.rn.ftz.f32 	%f276, %f19, %f19, %f554;
	fma.rn.ftz.f32 	%f555, %f20, %f24, %f551;
	fma.rn.ftz.f32 	%f279, %f23, %f21, %f555;
	fma.rn.ftz.f32 	%f556, %f20, %f27, %f553;
	fma.rn.ftz.f32 	%f282, %f26, %f21, %f556;
	mul.ftz.f32 	%f557, %f275, %f275;
	mul.ftz.f32 	%f558, %f275, %f278;
	fma.rn.ftz.f32 	%f559, %f275, %f278, %f558;
	mul.ftz.f32 	%f560, %f275, %f281;
	fma.rn.ftz.f32 	%f561, %f275, %f281, %f560;
	fma.rn.ftz.f32 	%f562, %f274, %f274, %f557;
	fma.rn.ftz.f32 	%f563, %f274, %f277, %f559;
	fma.rn.ftz.f32 	%f564, %f274, %f277, %f563;
	fma.rn.ftz.f32 	%f565, %f274, %f280, %f561;
	fma.rn.ftz.f32 	%f566, %f274, %f280, %f565;
	fma.rn.ftz.f32 	%f283, %f276, %f276, %f562;
	fma.rn.ftz.f32 	%f567, %f276, %f279, %f564;
	fma.rn.ftz.f32 	%f284, %f276, %f279, %f567;
	fma.rn.ftz.f32 	%f568, %f276, %f282, %f566;
	fma.rn.ftz.f32 	%f285, %f276, %f282, %f568;
	mul.lo.s64 	%rd292, %rd4, 48;
	add.s64 	%rd17, %rd292, 40;
	add.s64 	%rd19, %rd292, 36;
	add.s64 	%rd18, %rd292, 28;
	bfe.u32 	%r49, %r11, 9, 1;
	add.s64 	%rd20, %rd292, 44;
	and.b32  	%r50, %r11, 668096;
	bfe.u32 	%r51, %r11, 10, 1;
	setp.lt.ftz.f32	%p46, %f10, 0f00000000;
	neg.ftz.f32 	%f573, %f10;
	selp.f32	%f306, %f573, %f10, %p46;
	setp.lt.ftz.f32	%p47, %f11, 0f00000000;
	neg.ftz.f32 	%f574, %f11;
	selp.f32	%f307, %f574, %f11, %p47;
	setp.lt.ftz.f32	%p48, %f12, 0f00000000;
	neg.ftz.f32 	%f575, %f12;
	selp.f32	%f308, %f575, %f12, %p48;
	add.s32 	%r52, %r7, 1;
	mov.u32 	%r816, 0;
	abs.ftz.f32 	%f716, %f46;
	abs.ftz.f32 	%f717, %f47;
	abs.ftz.f32 	%f718, %f48;
	mul.ftz.f32 	%f719, %f307, %f717;
	fma.rn.ftz.f32 	%f720, %f306, %f716, %f719;
	fma.rn.ftz.f32 	%f721, %f308, %f718, %f720;
	mul.ftz.f32 	%f722, %f721, 0f41A80000;
	bra.uni 	LBB2_32;
LBB2_59:
	ld.u32 	%r69, [%rd1];
	setp.gt.s32	%p75, %r69, 15;
	@%p75 bra 	LBB2_72;
	lg2.approx.ftz.f32 	%f585, %f283;
	mul.ftz.f32 	%f586, %f585, 0fBFC00000;
	ex2.approx.ftz.f32 	%f587, %f586;
	mul.ftz.f32 	%f588, %f587, 0fBF000000;
	mul.ftz.f32 	%f590, %f284, %f588;
	mul.ftz.f32 	%f591, %f285, %f588;
	mul.ftz.f32 	%f592, %f276, %f590;
	mul.ftz.f32 	%f593, %f275, %f590;
	mul.ftz.f32 	%f594, %f274, %f590;
	mul.ftz.f32 	%f595, %f276, %f591;
	mul.ftz.f32 	%f596, %f275, %f591;
	mul.ftz.f32 	%f597, %f274, %f591;
	fma.rn.ftz.f32 	%f334, %f277, %f589, %f594;
	fma.rn.ftz.f32 	%f335, %f278, %f589, %f593;
	fma.rn.ftz.f32 	%f336, %f279, %f589, %f592;
	fma.rn.ftz.f32 	%f337, %f280, %f589, %f597;
	fma.rn.ftz.f32 	%f338, %f281, %f589, %f596;
	fma.rn.ftz.f32 	%f339, %f282, %f589, %f595;
	mul.ftz.f32 	%f598, %f20, %f336;
	mul.ftz.f32 	%f600, %f20, %f339;
	mul.ftz.f32 	%f609, %f21, %f334;
	mul.ftz.f32 	%f611, %f21, %f337;
	mul.ftz.f32 	%f620, %f19, %f335;
	mul.ftz.f32 	%f622, %f19, %f338;
	fma.rn.ftz.f32 	%f599, %f23, %f333, %f598;
	fma.rn.ftz.f32 	%f601, %f26, %f333, %f600;
	neg.ftz.f32 	%f604, %f21;
	fma.rn.ftz.f32 	%f610, %f24, %f331, %f609;
	fma.rn.ftz.f32 	%f612, %f27, %f331, %f611;
	neg.ftz.f32 	%f615, %f19;
	fma.rn.ftz.f32 	%f621, %f22, %f332, %f620;
	fma.rn.ftz.f32 	%f623, %f25, %f332, %f622;
	neg.ftz.f32 	%f626, %f20;
	fma.rn.ftz.f32 	%f605, %f604, %f335, %f599;
	neg.ftz.f32 	%f606, %f24;
	fma.rn.ftz.f32 	%f607, %f604, %f338, %f601;
	neg.ftz.f32 	%f608, %f27;
	fma.rn.ftz.f32 	%f616, %f615, %f336, %f610;
	neg.ftz.f32 	%f617, %f22;
	fma.rn.ftz.f32 	%f618, %f615, %f339, %f612;
	neg.ftz.f32 	%f619, %f25;
	fma.rn.ftz.f32 	%f627, %f626, %f334, %f621;
	neg.ftz.f32 	%f628, %f23;
	fma.rn.ftz.f32 	%f629, %f626, %f337, %f623;
	neg.ftz.f32 	%f630, %f26;
	fma.rn.ftz.f32 	%f349, %f606, %f332, %f605;
	fma.rn.ftz.f32 	%f352, %f608, %f332, %f607;
	fma.rn.ftz.f32 	%f350, %f617, %f333, %f616;
	fma.rn.ftz.f32 	%f353, %f619, %f333, %f618;
	fma.rn.ftz.f32 	%f351, %f628, %f331, %f627;
	fma.rn.ftz.f32 	%f354, %f630, %f331, %f629;
	mul.ftz.f32 	%f688, %f351, %f671;
	mul.ftz.f32 	%f689, %f350, %f671;
	mul.ftz.f32 	%f690, %f349, %f671;
	mul.ftz.f32 	%f691, %f354, %f671;
	mul.ftz.f32 	%f692, %f353, %f671;
	mul.ftz.f32 	%f693, %f352, %f671;
	fma.rn.ftz.f32 	%f697, %f334, %f670, %f690;
	fma.rn.ftz.f32 	%f698, %f335, %f670, %f689;
	fma.rn.ftz.f32 	%f699, %f336, %f670, %f688;
	fma.rn.ftz.f32 	%f700, %f337, %f670, %f693;
	fma.rn.ftz.f32 	%f701, %f338, %f670, %f692;
	fma.rn.ftz.f32 	%f702, %f339, %f670, %f691;
	fma.rn.ftz.f32 	%f386, %f24, %f684, %f699;
	fma.rn.ftz.f32 	%f385, %f23, %f684, %f698;
	fma.rn.ftz.f32 	%f384, %f22, %f684, %f697;
	fma.rn.ftz.f32 	%f389, %f27, %f684, %f702;
	fma.rn.ftz.f32 	%f388, %f26, %f684, %f701;
	fma.rn.ftz.f32 	%f387, %f25, %f684, %f700;
	add.s64 	%rd354, %rd353, %rd17;
	ld.u32 	%r773, [%rd354];
	shl.b32 	%r774, %r773, 10;
	not.b32 	%r775, %r774;
	or.b32  	%r776, %r775, %r11;
	add.s64 	%rd356, %rd353, %rd19;
	ld.u32 	%r780, [%rd356];
	shl.b32 	%r781, %r780, 14;
	and.b32  	%r782, %r781, 16384;
	add.s64 	%rd357, %rd353, %rd20;
	ld.u32 	%r783, [%rd357];
	shl.b32 	%r784, %r783, 17;
	and.b32  	%r785, %r784, 131072;
	xor.b32  	%r786, %r785, 393216;
	and.b32  	%r787, %r776, 1024;
	or.b32  	%r788, %r50, %r787;
	or.b32  	%r789, %r788, %r782;
	or.b32  	%r790, %r789, %r786;
	xor.b32  	%r68, %r790, 16929;
	max.ftz.f32 	%f724, %f643, %f722;
	mul.ftz.f32 	%f725, %f724, 0f33800000;
	setp.gt.ftz.f32	%p74, %f390, 0f00000000;
	selp.f32	%f726, 0f3F800000, 0fBF800000, %p74;
	mul.ftz.f32 	%f394, %f726, %f725;
	mov.b32 	 %r792, %f391;
	cvt.u64.u32	%rd358, %r792;
	mov.b32 	 %r793, %f392;
	cvt.u64.u32	%rd359, %r793;
	shl.b64 	%rd360, %rd359, 32;
	or.b64  	%rd361, %rd358, %rd360;
	fma.rn.ftz.f32 	%f727, %f10, %f394, %f46;
	mov.b32 	 %r794, %f727;
	cvt.u64.u32	%rd362, %r794;
	fma.rn.ftz.f32 	%f728, %f11, %f394, %f47;
	mov.b32 	 %r795, %f728;
	cvt.u64.u32	%rd363, %r795;
	shl.b64 	%rd364, %rd363, 32;
	or.b64  	%rd365, %rd362, %rd364;
	fma.rn.ftz.f32 	%f729, %f12, %f394, %f48;
	fma.rn.ftz.f32 	%f730, %f13, %f394, %f49;
	mov.b32 	 %r796, %f730;
	cvt.u64.u32	%rd366, %r796;
	fma.rn.ftz.f32 	%f731, %f14, %f394, %f50;
	mov.b32 	 %r797, %f731;
	cvt.u64.u32	%rd367, %r797;
	shl.b64 	%rd368, %rd367, 32;
	or.b64  	%rd369, %rd366, %rd368;
	fma.rn.ftz.f32 	%f732, %f15, %f394, %f51;
	fma.rn.ftz.f32 	%f733, %f16, %f394, %f52;
	mov.b32 	 %r798, %f733;
	cvt.u64.u32	%rd370, %r798;
	fma.rn.ftz.f32 	%f734, %f17, %f394, %f53;
	mov.b32 	 %r799, %f734;
	cvt.u64.u32	%rd371, %r799;
	shl.b64 	%rd372, %rd371, 32;
	or.b64  	%rd373, %rd370, %rd372;
	fma.rn.ftz.f32 	%f735, %f18, %f394, %f54;
	mov.b32 	 %r800, %f387;
	cvt.u64.u32	%rd374, %r800;
	mov.b32 	 %r801, %f388;
	cvt.u64.u32	%rd375, %r801;
	shl.b64 	%rd376, %rd375, 32;
	or.b64  	%rd377, %rd374, %rd376;
	mov.b32 	 %r802, %f384;
	cvt.u64.u32	%rd378, %r802;
	mov.b32 	 %r803, %f385;
	cvt.u64.u32	%rd379, %r803;
	shl.b64 	%rd380, %rd379, 32;
	or.b64  	%rd381, %rd378, %rd380;
	mov.b32 	 %r804, %f381;
	cvt.u64.u32	%rd382, %r804;
	mov.b32 	 %r805, %f382;
	cvt.u64.u32	%rd383, %r805;
	shl.b64 	%rd384, %rd383, 32;
	or.b64  	%rd385, %rd382, %rd384;
	add.s32 	%r806, %r69, 1;
	st.u32 	[%rd1], %r806;
	mul.wide.s32 	%rd386, %r69, 112;
	add.s64 	%rd387, %rd2, %rd386;
	st.f32 	[%rd387+56], %f383;
	st.f32 	[%rd387+96], %f408;
	st.f32 	[%rd387+40], %f735;
	st.f32 	[%rd387+24], %f732;
	st.f32 	[%rd387+8], %f729;
	st.f32 	[%rd387+72], %f386;
	st.u64 	[%rd387+48], %rd385;
	st.u64 	[%rd387+32], %rd373;
	st.u64 	[%rd387+16], %rd369;
	st.u64 	[%rd387], %rd365;
	st.f32 	[%rd387+88], %f389;
	st.u64 	[%rd387+64], %rd381;
	st.u64 	[%rd387+80], %rd377;
	add.s64 	%rd388, %rd3, %rd386;
	mov.u32 	%r807, 0;
	st.u32 	[%rd388+88], %r807;
	st.u64 	[%rd388+80], %rd50;
	st.u32 	[%rd388+72], %r807;
	st.u64 	[%rd388+64], %rd50;
	st.u32 	[%rd388+56], %r807;
	st.u64 	[%rd388+48], %rd50;
	st.f32 	[%rd388+24], %f393;
	st.u64 	[%rd388+16], %rd361;
	mov.u32 	%r808, -1;
	st.u32 	[%rd388+108], %r808;
	st.u32 	[%rd388+104], %r807;
	mov.u32 	%r809, 1065353216;
	st.u32 	[%rd388+100], %r809;
	st.u32 	[%rd388+96], %r807;
	st.u32 	[%rd388+44], %r822;
	st.u32 	[%rd388+40], %r52;
	st.u32 	[%rd388+36], %r807;
	st.u32 	[%rd388+32], %r807;
	st.u32 	[%rd388+8], %r297;
	st.u32 	[%rd388+4], %r12;
	st.u32 	[%rd388], %r68;
	bra.uni 	LBB2_61;
LBB2_72:
	bra.uni 	LBB2_61;
LBB2_32:
	setp.lt.s32	%p49, %r822, 8;
	@%p49 bra 	LBB2_34;
	bra.uni 	LBB2_33;
LBB2_34:
	and.b32  	%r458, %r822, 63;
	// inline asm
	mov.b64 {_,%r450}, %rd21;
	// inline asm
	// inline asm
	call (%rd294), _rt_buffer_get_id_64, (%r450, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd299, [%rd294+512];
	mul.wide.u32 	%rd305, %r458, 4;
	// inline asm
	mov.b64 {_,%r454}, %rd299;
	// inline asm
	// inline asm
	call (%rd300), _rt_buffer_get_id_64, (%r454, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd306, %rd305, %rd300;
	ld.u32 	%r55, [%rd306+512];
	cvt.rn.f32.s32	%f578, %r55;
	rcp.approx.ftz.f32 	%f322, %f578;
	mov.f32 	%f765, 0f00000000;
	setp.lt.s32	%p50, %r47, 1;
	mov.f32 	%f764, %f322;
	mov.u32 	%r818, %r47;
	@%p50 bra 	LBB2_36;
LBB2_35:
	setp.ne.s32	%p51, %r55, 0;
	selp.b32	%r459, %r55, %r818, %p51;
	rem.s32 	%r460, %r818, %r459;
	cvt.rn.f32.s32	%f579, %r460;
	fma.rn.ftz.f32 	%f765, %f764, %f579, %f765;
	mul.ftz.f32 	%f764, %f322, %f764;
	selp.b32	%r461, %r55, -2147483648, %p51;
	div.s32 	%r818, %r818, %r461;
	setp.gt.s32	%p52, %r818, 0;
	@%p52 bra 	LBB2_35;
LBB2_36:
	setp.eq.s32	%p53, %r822, 1;
	@%p53 bra 	LBB2_39;
	bra.uni 	LBB2_37;
LBB2_39:
	mul.wide.s32 	%rd307, %r46, -2032597691;
	shr.u64 	%rd308, %rd307, 32;
	cvt.u32.u64	%r462, %rd308;
	add.s32 	%r463, %r462, %r46;
	shr.u32 	%r464, %r463, 31;
	shr.s32 	%r465, %r463, 7;
	add.s32 	%r466, %r465, %r464;
	mul.lo.s32 	%r467, %r466, 243;
	sub.s32 	%r468, %r46, %r467;
	cvt.rn.f32.s32	%f580, %r468;
	neg.ftz.f32 	%f581, %f580;
	fma.rn.ftz.f32 	%f765, %f765, 0f43730000, %f581;
	bra.uni 	LBB2_40;
LBB2_33:
	shl.b32 	%r329, %r47, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r47, -1640531527;
	xor.b32  	%r332, %r330, %r331;
	shr.u32 	%r333, %r47, 5;
	add.s32 	%r334, %r333, -939442524;
	xor.b32  	%r335, %r332, %r334;
	add.s32 	%r336, %r335, %r822;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1640531527;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r47;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1013904242;
	xor.b32  	%r348, %r346, %r347;
	shr.u32 	%r349, %r344, 5;
	add.s32 	%r350, %r349, -939442524;
	xor.b32  	%r351, %r348, %r350;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1013904242;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -626627285;
	xor.b32  	%r364, %r362, %r363;
	shr.u32 	%r365, %r360, 5;
	add.s32 	%r366, %r365, -939442524;
	xor.b32  	%r367, %r364, %r366;
	add.s32 	%r368, %r367, %r352;
	shl.b32 	%r369, %r368, 4;
	add.s32 	%r370, %r369, -1383041155;
	add.s32 	%r371, %r368, -626627285;
	xor.b32  	%r372, %r370, %r371;
	shr.u32 	%r373, %r368, 5;
	add.s32 	%r374, %r373, 2123724318;
	xor.b32  	%r375, %r372, %r374;
	add.s32 	%r376, %r375, %r360;
	shl.b32 	%r377, %r376, 4;
	add.s32 	%r378, %r377, -1556008596;
	add.s32 	%r379, %r376, 2027808484;
	xor.b32  	%r380, %r378, %r379;
	shr.u32 	%r381, %r376, 5;
	add.s32 	%r382, %r381, -939442524;
	xor.b32  	%r383, %r380, %r382;
	add.s32 	%r384, %r383, %r368;
	shl.b32 	%r385, %r384, 4;
	add.s32 	%r386, %r385, -1383041155;
	add.s32 	%r387, %r384, 2027808484;
	xor.b32  	%r388, %r386, %r387;
	shr.u32 	%r389, %r384, 5;
	add.s32 	%r390, %r389, 2123724318;
	xor.b32  	%r391, %r388, %r390;
	add.s32 	%r392, %r391, %r376;
	shl.b32 	%r393, %r392, 4;
	add.s32 	%r394, %r393, -1556008596;
	add.s32 	%r395, %r392, 387276957;
	xor.b32  	%r396, %r394, %r395;
	shr.u32 	%r397, %r392, 5;
	add.s32 	%r398, %r397, -939442524;
	xor.b32  	%r399, %r396, %r398;
	add.s32 	%r400, %r399, %r384;
	shl.b32 	%r401, %r400, 4;
	add.s32 	%r402, %r401, -1383041155;
	add.s32 	%r403, %r400, 387276957;
	xor.b32  	%r404, %r402, %r403;
	shr.u32 	%r405, %r400, 5;
	add.s32 	%r406, %r405, 2123724318;
	xor.b32  	%r407, %r404, %r406;
	add.s32 	%r408, %r407, %r392;
	shl.b32 	%r409, %r408, 4;
	add.s32 	%r410, %r409, -1556008596;
	add.s32 	%r411, %r408, -1253254570;
	xor.b32  	%r412, %r410, %r411;
	shr.u32 	%r413, %r408, 5;
	add.s32 	%r414, %r413, -939442524;
	xor.b32  	%r415, %r412, %r414;
	add.s32 	%r416, %r415, %r400;
	shl.b32 	%r417, %r416, 4;
	add.s32 	%r418, %r417, -1383041155;
	add.s32 	%r419, %r416, -1253254570;
	xor.b32  	%r420, %r418, %r419;
	shr.u32 	%r421, %r416, 5;
	add.s32 	%r422, %r421, 2123724318;
	xor.b32  	%r423, %r420, %r422;
	add.s32 	%r424, %r423, %r408;
	shl.b32 	%r425, %r424, 4;
	add.s32 	%r426, %r425, -1556008596;
	add.s32 	%r427, %r424, 1401181199;
	xor.b32  	%r428, %r426, %r427;
	shr.u32 	%r429, %r424, 5;
	add.s32 	%r430, %r429, -939442524;
	xor.b32  	%r431, %r428, %r430;
	add.s32 	%r432, %r431, %r416;
	shl.b32 	%r433, %r432, 4;
	add.s32 	%r434, %r433, -1383041155;
	add.s32 	%r435, %r432, 1401181199;
	xor.b32  	%r436, %r434, %r435;
	shr.u32 	%r437, %r432, 5;
	add.s32 	%r438, %r437, 2123724318;
	xor.b32  	%r439, %r436, %r438;
	add.s32 	%r440, %r439, %r424;
	shl.b32 	%r441, %r440, 4;
	add.s32 	%r442, %r441, 591475052;
	add.s32 	%r443, %r440, 1908133320;
	xor.b32  	%r444, %r442, %r443;
	shr.u32 	%r445, %r440, 5;
	add.s32 	%r446, %r445, 1208041124;
	xor.b32  	%r447, %r444, %r446;
	add.s32 	%r448, %r447, %r432;
	and.b32  	%r449, %r448, 2147483647;
	cvt.rn.f32.s32	%f576, %r449;
	mul.ftz.f32 	%f765, %f576, 0f30000000;
	bra.uni 	LBB2_40;
LBB2_37:
	setp.ne.s32	%p54, %r822, 0;
	@%p54 bra 	LBB2_65;
	shr.s32 	%r469, %r45, 31;
	shr.u32 	%r470, %r469, 24;
	add.s32 	%r471, %r45, %r470;
	and.b32  	%r472, %r471, -256;
	sub.s32 	%r473, %r45, %r472;
	cvt.rn.f32.s32	%f582, %r473;
	neg.ftz.f32 	%f583, %f582;
	fma.rn.ftz.f32 	%f765, %f765, 0f43800000, %f583;
	bra.uni 	LBB2_40;
LBB2_65:
LBB2_40:
	add.s32 	%r58, %r822, 1;
	sub.ftz.f32 	%f584, %f765, %f261;
	setp.gt.ftz.f32	%p55, %f584, 0f00000000;
	@%p55 bra 	LBB2_69;
	rsqrt.approx.ftz.f32 	%f589, %f283;
	mul.ftz.f32 	%f331, %f274, %f589;
	mul.ftz.f32 	%f332, %f275, %f589;
	mul.ftz.f32 	%f333, %f276, %f589;
	mul.ftz.f32 	%f602, %f21, %f332;
	neg.ftz.f32 	%f603, %f602;
	fma.rn.ftz.f32 	%f342, %f20, %f333, %f603;
	mul.ftz.f32 	%f613, %f19, %f333;
	neg.ftz.f32 	%f614, %f613;
	fma.rn.ftz.f32 	%f344, %f21, %f331, %f614;
	mul.ftz.f32 	%f624, %f20, %f331;
	neg.ftz.f32 	%f625, %f624;
	fma.rn.ftz.f32 	%f345, %f19, %f332, %f625;
	mul.ftz.f32 	%f631, %f20, %f345;
	mul.ftz.f32 	%f632, %f344, %f333;
	mul.ftz.f32 	%f633, %f332, %f21;
	neg.ftz.f32 	%f634, %f632;
	fma.rn.ftz.f32 	%f635, %f345, %f332, %f634;
	neg.ftz.f32 	%f636, %f631;
	fma.rn.ftz.f32 	%f637, %f21, %f344, %f636;
	neg.ftz.f32 	%f638, %f633;
	fma.rn.ftz.f32 	%f639, %f333, %f20, %f638;
	mul.ftz.f32 	%f640, %f342, %f639;
	fma.rn.ftz.f32 	%f641, %f331, %f637, %f640;
	fma.rn.ftz.f32 	%f642, %f19, %f635, %f641;
	mov.f32 	%f643, 0f3F800000;
	div.approx.ftz.f32 	%f355, %f643, %f642;
	mul.ftz.f32 	%f646, %f355, %f635;
	mul.ftz.f32 	%f358, %f119, %f646;
	setp.lt.s32	%p56, %r58, 8;
	@%p56 bra 	LBB2_43;
	bra.uni 	LBB2_42;
LBB2_43:
	and.b32  	%r603, %r58, 63;
	// inline asm
	mov.b64 {_,%r595}, %rd21;
	// inline asm
	// inline asm
	call (%rd310), _rt_buffer_get_id_64, (%r595, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd315, [%rd310+512];
	mul.wide.u32 	%rd321, %r603, 4;
	// inline asm
	mov.b64 {_,%r599}, %rd315;
	// inline asm
	// inline asm
	call (%rd316), _rt_buffer_get_id_64, (%r599, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd322, %rd321, %rd316;
	ld.u32 	%r59, [%rd322+512];
	cvt.rn.f32.s32	%f649, %r59;
	rcp.approx.ftz.f32 	%f360, %f649;
	mov.f32 	%f773, 0f00000000;
	setp.lt.s32	%p57, %r47, 1;
	mov.f32 	%f767, %f360;
	mov.u32 	%r819, %r47;
	@%p57 bra 	LBB2_45;
LBB2_44:
	setp.ne.s32	%p58, %r59, 0;
	selp.b32	%r604, %r59, %r819, %p58;
	rem.s32 	%r605, %r819, %r604;
	cvt.rn.f32.s32	%f650, %r605;
	fma.rn.ftz.f32 	%f773, %f767, %f650, %f773;
	mul.ftz.f32 	%f767, %f360, %f767;
	selp.b32	%r606, %r59, -2147483648, %p58;
	div.s32 	%r819, %r819, %r606;
	setp.gt.s32	%p59, %r819, 0;
	@%p59 bra 	LBB2_44;
LBB2_45:
	setp.ne.s32	%p60, %r58, 0;
	@%p60 bra 	LBB2_47;
	bra.uni 	LBB2_46;
LBB2_47:
	setp.ne.s32	%p61, %r822, 0;
	@%p61 bra 	LBB2_66;
	bra.uni 	LBB2_48;
LBB2_66:
	bra.uni 	LBB2_49;
LBB2_69:
	mov.u32 	%r822, %r58;
	bra.uni 	LBB2_61;
LBB2_42:
	shl.b32 	%r474, %r47, 4;
	add.s32 	%r475, %r474, -1556008596;
	add.s32 	%r476, %r47, -1640531527;
	xor.b32  	%r477, %r475, %r476;
	shr.u32 	%r478, %r47, 5;
	add.s32 	%r479, %r478, -939442524;
	xor.b32  	%r480, %r477, %r479;
	add.s32 	%r481, %r480, %r58;
	shl.b32 	%r482, %r481, 4;
	add.s32 	%r483, %r482, -1383041155;
	add.s32 	%r484, %r481, -1640531527;
	xor.b32  	%r485, %r483, %r484;
	shr.u32 	%r486, %r481, 5;
	add.s32 	%r487, %r486, 2123724318;
	xor.b32  	%r488, %r485, %r487;
	add.s32 	%r489, %r488, %r47;
	shl.b32 	%r490, %r489, 4;
	add.s32 	%r491, %r490, -1556008596;
	add.s32 	%r492, %r489, 1013904242;
	xor.b32  	%r493, %r491, %r492;
	shr.u32 	%r494, %r489, 5;
	add.s32 	%r495, %r494, -939442524;
	xor.b32  	%r496, %r493, %r495;
	add.s32 	%r497, %r496, %r481;
	shl.b32 	%r498, %r497, 4;
	add.s32 	%r499, %r498, -1383041155;
	add.s32 	%r500, %r497, 1013904242;
	xor.b32  	%r501, %r499, %r500;
	shr.u32 	%r502, %r497, 5;
	add.s32 	%r503, %r502, 2123724318;
	xor.b32  	%r504, %r501, %r503;
	add.s32 	%r505, %r504, %r489;
	shl.b32 	%r506, %r505, 4;
	add.s32 	%r507, %r506, -1556008596;
	add.s32 	%r508, %r505, -626627285;
	xor.b32  	%r509, %r507, %r508;
	shr.u32 	%r510, %r505, 5;
	add.s32 	%r511, %r510, -939442524;
	xor.b32  	%r512, %r509, %r511;
	add.s32 	%r513, %r512, %r497;
	shl.b32 	%r514, %r513, 4;
	add.s32 	%r515, %r514, -1383041155;
	add.s32 	%r516, %r513, -626627285;
	xor.b32  	%r517, %r515, %r516;
	shr.u32 	%r518, %r513, 5;
	add.s32 	%r519, %r518, 2123724318;
	xor.b32  	%r520, %r517, %r519;
	add.s32 	%r521, %r520, %r505;
	shl.b32 	%r522, %r521, 4;
	add.s32 	%r523, %r522, -1556008596;
	add.s32 	%r524, %r521, 2027808484;
	xor.b32  	%r525, %r523, %r524;
	shr.u32 	%r526, %r521, 5;
	add.s32 	%r527, %r526, -939442524;
	xor.b32  	%r528, %r525, %r527;
	add.s32 	%r529, %r528, %r513;
	shl.b32 	%r530, %r529, 4;
	add.s32 	%r531, %r530, -1383041155;
	add.s32 	%r532, %r529, 2027808484;
	xor.b32  	%r533, %r531, %r532;
	shr.u32 	%r534, %r529, 5;
	add.s32 	%r535, %r534, 2123724318;
	xor.b32  	%r536, %r533, %r535;
	add.s32 	%r537, %r536, %r521;
	shl.b32 	%r538, %r537, 4;
	add.s32 	%r539, %r538, -1556008596;
	add.s32 	%r540, %r537, 387276957;
	xor.b32  	%r541, %r539, %r540;
	shr.u32 	%r542, %r537, 5;
	add.s32 	%r543, %r542, -939442524;
	xor.b32  	%r544, %r541, %r543;
	add.s32 	%r545, %r544, %r529;
	shl.b32 	%r546, %r545, 4;
	add.s32 	%r547, %r546, -1383041155;
	add.s32 	%r548, %r545, 387276957;
	xor.b32  	%r549, %r547, %r548;
	shr.u32 	%r550, %r545, 5;
	add.s32 	%r551, %r550, 2123724318;
	xor.b32  	%r552, %r549, %r551;
	add.s32 	%r553, %r552, %r537;
	shl.b32 	%r554, %r553, 4;
	add.s32 	%r555, %r554, -1556008596;
	add.s32 	%r556, %r553, -1253254570;
	xor.b32  	%r557, %r555, %r556;
	shr.u32 	%r558, %r553, 5;
	add.s32 	%r559, %r558, -939442524;
	xor.b32  	%r560, %r557, %r559;
	add.s32 	%r561, %r560, %r545;
	shl.b32 	%r562, %r561, 4;
	add.s32 	%r563, %r562, -1383041155;
	add.s32 	%r564, %r561, -1253254570;
	xor.b32  	%r565, %r563, %r564;
	shr.u32 	%r566, %r561, 5;
	add.s32 	%r567, %r566, 2123724318;
	xor.b32  	%r568, %r565, %r567;
	add.s32 	%r569, %r568, %r553;
	shl.b32 	%r570, %r569, 4;
	add.s32 	%r571, %r570, -1556008596;
	add.s32 	%r572, %r569, 1401181199;
	xor.b32  	%r573, %r571, %r572;
	shr.u32 	%r574, %r569, 5;
	add.s32 	%r575, %r574, -939442524;
	xor.b32  	%r576, %r573, %r575;
	add.s32 	%r577, %r576, %r561;
	shl.b32 	%r578, %r577, 4;
	add.s32 	%r579, %r578, -1383041155;
	add.s32 	%r580, %r577, 1401181199;
	xor.b32  	%r581, %r579, %r580;
	shr.u32 	%r582, %r577, 5;
	add.s32 	%r583, %r582, 2123724318;
	xor.b32  	%r584, %r581, %r583;
	add.s32 	%r585, %r584, %r569;
	shl.b32 	%r586, %r585, 4;
	add.s32 	%r587, %r586, 591475052;
	add.s32 	%r588, %r585, 1908133320;
	xor.b32  	%r589, %r587, %r588;
	shr.u32 	%r590, %r585, 5;
	add.s32 	%r591, %r590, 1208041124;
	xor.b32  	%r592, %r589, %r591;
	add.s32 	%r593, %r592, %r577;
	and.b32  	%r594, %r593, 2147483647;
	cvt.rn.f32.s32	%f647, %r594;
	mul.ftz.f32 	%f773, %f647, 0f30000000;
	bra.uni 	LBB2_49;
LBB2_46:
	shr.s32 	%r615, %r45, 31;
	shr.u32 	%r616, %r615, 24;
	add.s32 	%r617, %r45, %r616;
	and.b32  	%r618, %r617, -256;
	sub.s32 	%r619, %r45, %r618;
	cvt.rn.f32.s32	%f653, %r619;
	neg.ftz.f32 	%f654, %f653;
	fma.rn.ftz.f32 	%f773, %f773, 0f43800000, %f654;
LBB2_49:
	add.s32 	%r820, %r822, 2;
	setp.lt.s32	%p62, %r820, 8;
	@%p62 bra 	LBB2_67;
	bra.uni 	LBB2_50;
LBB2_67:
	bra.uni 	LBB2_51;
LBB2_50:
	shl.b32 	%r620, %r47, 4;
	add.s32 	%r621, %r620, -1556008596;
	add.s32 	%r622, %r47, -1640531527;
	xor.b32  	%r623, %r621, %r622;
	shr.u32 	%r624, %r47, 5;
	add.s32 	%r625, %r624, -939442524;
	xor.b32  	%r626, %r623, %r625;
	add.s32 	%r627, %r626, %r820;
	shl.b32 	%r628, %r627, 4;
	add.s32 	%r629, %r628, -1383041155;
	add.s32 	%r630, %r627, -1640531527;
	xor.b32  	%r631, %r629, %r630;
	shr.u32 	%r632, %r627, 5;
	add.s32 	%r633, %r632, 2123724318;
	xor.b32  	%r634, %r631, %r633;
	add.s32 	%r635, %r634, %r47;
	shl.b32 	%r636, %r635, 4;
	add.s32 	%r637, %r636, -1556008596;
	add.s32 	%r638, %r635, 1013904242;
	xor.b32  	%r639, %r637, %r638;
	shr.u32 	%r640, %r635, 5;
	add.s32 	%r641, %r640, -939442524;
	xor.b32  	%r642, %r639, %r641;
	add.s32 	%r643, %r642, %r627;
	shl.b32 	%r644, %r643, 4;
	add.s32 	%r645, %r644, -1383041155;
	add.s32 	%r646, %r643, 1013904242;
	xor.b32  	%r647, %r645, %r646;
	shr.u32 	%r648, %r643, 5;
	add.s32 	%r649, %r648, 2123724318;
	xor.b32  	%r650, %r647, %r649;
	add.s32 	%r651, %r650, %r635;
	shl.b32 	%r652, %r651, 4;
	add.s32 	%r653, %r652, -1556008596;
	add.s32 	%r654, %r651, -626627285;
	xor.b32  	%r655, %r653, %r654;
	shr.u32 	%r656, %r651, 5;
	add.s32 	%r657, %r656, -939442524;
	xor.b32  	%r658, %r655, %r657;
	add.s32 	%r659, %r658, %r643;
	shl.b32 	%r660, %r659, 4;
	add.s32 	%r661, %r660, -1383041155;
	add.s32 	%r662, %r659, -626627285;
	xor.b32  	%r663, %r661, %r662;
	shr.u32 	%r664, %r659, 5;
	add.s32 	%r665, %r664, 2123724318;
	xor.b32  	%r666, %r663, %r665;
	add.s32 	%r667, %r666, %r651;
	shl.b32 	%r668, %r667, 4;
	add.s32 	%r669, %r668, -1556008596;
	add.s32 	%r670, %r667, 2027808484;
	xor.b32  	%r671, %r669, %r670;
	shr.u32 	%r672, %r667, 5;
	add.s32 	%r673, %r672, -939442524;
	xor.b32  	%r674, %r671, %r673;
	add.s32 	%r675, %r674, %r659;
	shl.b32 	%r676, %r675, 4;
	add.s32 	%r677, %r676, -1383041155;
	add.s32 	%r678, %r675, 2027808484;
	xor.b32  	%r679, %r677, %r678;
	shr.u32 	%r680, %r675, 5;
	add.s32 	%r681, %r680, 2123724318;
	xor.b32  	%r682, %r679, %r681;
	add.s32 	%r683, %r682, %r667;
	shl.b32 	%r684, %r683, 4;
	add.s32 	%r685, %r684, -1556008596;
	add.s32 	%r686, %r683, 387276957;
	xor.b32  	%r687, %r685, %r686;
	shr.u32 	%r688, %r683, 5;
	add.s32 	%r689, %r688, -939442524;
	xor.b32  	%r690, %r687, %r689;
	add.s32 	%r691, %r690, %r675;
	shl.b32 	%r692, %r691, 4;
	add.s32 	%r693, %r692, -1383041155;
	add.s32 	%r694, %r691, 387276957;
	xor.b32  	%r695, %r693, %r694;
	shr.u32 	%r696, %r691, 5;
	add.s32 	%r697, %r696, 2123724318;
	xor.b32  	%r698, %r695, %r697;
	add.s32 	%r699, %r698, %r683;
	shl.b32 	%r700, %r699, 4;
	add.s32 	%r701, %r700, -1556008596;
	add.s32 	%r702, %r699, -1253254570;
	xor.b32  	%r703, %r701, %r702;
	shr.u32 	%r704, %r699, 5;
	add.s32 	%r705, %r704, -939442524;
	xor.b32  	%r706, %r703, %r705;
	add.s32 	%r707, %r706, %r691;
	shl.b32 	%r708, %r707, 4;
	add.s32 	%r709, %r708, -1383041155;
	add.s32 	%r710, %r707, -1253254570;
	xor.b32  	%r711, %r709, %r710;
	shr.u32 	%r712, %r707, 5;
	add.s32 	%r713, %r712, 2123724318;
	xor.b32  	%r714, %r711, %r713;
	add.s32 	%r715, %r714, %r699;
	shl.b32 	%r716, %r715, 4;
	add.s32 	%r717, %r716, -1556008596;
	add.s32 	%r718, %r715, 1401181199;
	xor.b32  	%r719, %r717, %r718;
	shr.u32 	%r720, %r715, 5;
	add.s32 	%r721, %r720, -939442524;
	xor.b32  	%r722, %r719, %r721;
	add.s32 	%r723, %r722, %r707;
	shl.b32 	%r724, %r723, 4;
	add.s32 	%r725, %r724, -1383041155;
	add.s32 	%r726, %r723, 1401181199;
	xor.b32  	%r727, %r725, %r726;
	shr.u32 	%r728, %r723, 5;
	add.s32 	%r729, %r728, 2123724318;
	xor.b32  	%r730, %r727, %r729;
	add.s32 	%r731, %r730, %r715;
	shl.b32 	%r732, %r731, 4;
	add.s32 	%r733, %r732, 591475052;
	add.s32 	%r734, %r731, 1908133320;
	xor.b32  	%r735, %r733, %r734;
	shr.u32 	%r736, %r731, 5;
	add.s32 	%r737, %r736, 1208041124;
	xor.b32  	%r738, %r735, %r737;
	add.s32 	%r739, %r738, %r723;
	and.b32  	%r740, %r739, 2147483647;
	cvt.rn.f32.s32	%f655, %r740;
	mul.ftz.f32 	%f772, %f655, 0f30000000;
	bra.uni 	LBB2_57;
LBB2_48:
	mul.wide.s32 	%rd323, %r46, -2032597691;
	shr.u64 	%rd324, %rd323, 32;
	cvt.u32.u64	%r608, %rd324;
	add.s32 	%r609, %r608, %r46;
	shr.u32 	%r610, %r609, 31;
	shr.s32 	%r611, %r609, 7;
	add.s32 	%r612, %r611, %r610;
	mul.lo.s32 	%r613, %r612, 243;
	sub.s32 	%r614, %r46, %r613;
	cvt.rn.f32.s32	%f651, %r614;
	neg.ftz.f32 	%f652, %f651;
	fma.rn.ftz.f32 	%f773, %f773, 0f43730000, %f652;
	mov.u32 	%r820, 2;
LBB2_51:
	and.b32  	%r749, %r820, 63;
	// inline asm
	mov.b64 {_,%r741}, %rd21;
	// inline asm
	// inline asm
	call (%rd326), _rt_buffer_get_id_64, (%r741, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd331, [%rd326+512];
	mul.wide.u32 	%rd337, %r749, 4;
	// inline asm
	mov.b64 {_,%r745}, %rd331;
	// inline asm
	// inline asm
	call (%rd332), _rt_buffer_get_id_64, (%r745, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd338, %rd337, %rd332;
	ld.u32 	%r64, [%rd338+512];
	cvt.rn.f32.s32	%f657, %r64;
	rcp.approx.ftz.f32 	%f371, %f657;
	mov.f32 	%f772, 0f00000000;
	setp.lt.s32	%p63, %r47, 1;
	mov.f32 	%f771, %f371;
	mov.u32 	%r821, %r47;
	@%p63 bra 	LBB2_53;
LBB2_52:
	setp.ne.s32	%p64, %r64, 0;
	selp.b32	%r750, %r64, %r821, %p64;
	rem.s32 	%r751, %r821, %r750;
	cvt.rn.f32.s32	%f658, %r751;
	fma.rn.ftz.f32 	%f772, %f771, %f658, %f772;
	mul.ftz.f32 	%f771, %f371, %f771;
	selp.b32	%r752, %r64, -2147483648, %p64;
	div.s32 	%r821, %r821, %r752;
	setp.gt.s32	%p65, %r821, 0;
	@%p65 bra 	LBB2_52;
LBB2_53:
	setp.eq.s32	%p66, %r820, 1;
	@%p66 bra 	LBB2_56;
	bra.uni 	LBB2_54;
LBB2_56:
	mul.wide.s32 	%rd339, %r46, -2032597691;
	shr.u64 	%rd340, %rd339, 32;
	cvt.u32.u64	%r753, %rd340;
	add.s32 	%r754, %r753, %r46;
	shr.u32 	%r755, %r754, 31;
	shr.s32 	%r756, %r754, 7;
	add.s32 	%r757, %r756, %r755;
	mul.lo.s32 	%r758, %r757, 243;
	sub.s32 	%r759, %r46, %r758;
	cvt.rn.f32.s32	%f659, %r759;
	neg.ftz.f32 	%f660, %f659;
	fma.rn.ftz.f32 	%f772, %f772, 0f43730000, %f660;
	bra.uni 	LBB2_57;
LBB2_54:
	setp.ne.s32	%p67, %r820, 0;
	@%p67 bra 	LBB2_68;
	shr.s32 	%r760, %r45, 31;
	shr.u32 	%r761, %r760, 24;
	add.s32 	%r762, %r45, %r761;
	and.b32  	%r763, %r762, -256;
	sub.s32 	%r764, %r45, %r763;
	cvt.rn.f32.s32	%f661, %r764;
	neg.ftz.f32 	%f662, %f661;
	fma.rn.ftz.f32 	%f772, %f772, 0f43800000, %f662;
	bra.uni 	LBB2_57;
LBB2_68:
LBB2_57:
	add.s32 	%r822, %r822, 3;
	sub.ftz.f32 	%f664, %f643, %f772;
	sqrt.approx.ftz.f32 	%f665, %f664;
	sqrt.approx.ftz.f32 	%f666, %f772;
	mul.ftz.f32 	%f667, %f773, 0f40C90FDB;
	cos.approx.ftz.f32 	%f668, %f667;
	sin.approx.ftz.f32 	%f669, %f667;
	mul.ftz.f32 	%f670, %f665, %f668;
	mul.ftz.f32 	%f671, %f665, %f669;
	mul.ftz.f32 	%f672, %f666, 0f3EA2F983;
	mul.ftz.f32 	%f673, %f331, %f345;
	neg.ftz.f32 	%f674, %f673;
	fma.rn.ftz.f32 	%f675, %f333, %f342, %f674;
	mul.ftz.f32 	%f676, %f355, %f675;
	fma.rn.ftz.f32 	%f677, %f120, %f676, %f358;
	mul.ftz.f32 	%f678, %f332, %f342;
	neg.ftz.f32 	%f679, %f678;
	fma.rn.ftz.f32 	%f680, %f331, %f344, %f679;
	mul.ftz.f32 	%f681, %f355, %f680;
	fma.rn.ftz.f32 	%f682, %f121, %f681, %f677;
	setp.ge.ftz.f32	%p68, %f682, 0f00000000;
	neg.ftz.f32 	%f683, %f666;
	selp.f32	%f684, %f666, %f683, %p68;
	mul.ftz.f32 	%f685, %f345, %f671;
	mul.ftz.f32 	%f686, %f342, %f671;
	mul.ftz.f32 	%f687, %f344, %f671;
	fma.rn.ftz.f32 	%f694, %f332, %f670, %f687;
	fma.rn.ftz.f32 	%f695, %f331, %f670, %f686;
	fma.rn.ftz.f32 	%f696, %f333, %f670, %f685;
	fma.rn.ftz.f32 	%f383, %f21, %f684, %f696;
	fma.rn.ftz.f32 	%f381, %f19, %f684, %f695;
	fma.rn.ftz.f32 	%f382, %f20, %f684, %f694;
	mul.ftz.f32 	%f703, %f20, %f382;
	fma.rn.ftz.f32 	%f704, %f19, %f381, %f703;
	fma.rn.ftz.f32 	%f390, %f21, %f383, %f704;
	setp.lt.ftz.f32	%p69, %f390, 0f00000000;
	neg.ftz.f32 	%f705, %f390;
	selp.f32	%f706, %f705, %f390, %p69;
	mul.ftz.f32 	%f707, %f706, 0f3EA2F983;
	mul.ftz.f32 	%f708, %f97, %f707;
	mul.ftz.f32 	%f709, %f96, %f707;
	mul.ftz.f32 	%f710, %f95, %f707;
	div.approx.ftz.f32 	%f391, %f710, %f672;
	div.approx.ftz.f32 	%f392, %f709, %f672;
	div.approx.ftz.f32 	%f393, %f708, %f672;
	mul.ftz.f32 	%f711, %f393, 0f3D93D07D;
	fma.rn.ftz.f32 	%f713, %f508, %f392, %f711;
	fma.rn.ftz.f32 	%f715, %f510, %f391, %f713;
	setp.leu.ftz.f32	%p70, %f715, 0f00000000;
	setp.geu.ftz.f32	%p71, %f715, 0f7F800000;
	or.pred  	%p72, %p70, %p71;
	@%p72 bra 	LBB2_70;
	// inline asm
	mov.b64 {_,%r765}, %rd21;
	// inline asm
	// inline asm
	call (%rd342), _rt_buffer_get_id_64, (%r765, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	ld.u64 	%rd347, [%rd342+568];
	// inline asm
	mov.b64 {_,%r769}, %rd347;
	// inline asm
	// inline asm
	call (%rd348), _rt_buffer_get_id_64, (%r769, %r92, %r92, %rd50, %rd50, %rd50, %rd50);
	// inline asm
	add.s64 	%rd353, %rd348, 512;
	add.s64 	%rd355, %rd353, %rd18;
	ld.u32 	%r777, [%rd355];
	xor.b32  	%r778, %r777, 1;
	and.b32  	%r779, %r49, %r778;
	or.b32  	%r791, %r779, %r51;
	setp.ne.s32	%p73, %r791, 0;
	@%p73 bra 	LBB2_71;
	bra.uni 	LBB2_59;
LBB2_71:
	bra.uni 	LBB2_61;
LBB2_70:
LBB2_61:
	add.s32 	%r816, %r816, 1;
	setp.ne.s32	%p76, %r816, %r76;
	@%p76 bra 	LBB2_32;
	mov.f32 	%f775, 0f00000000;
	mov.f32 	%f776, %f775;
	mov.f32 	%f777, %f775;
LBB2_63:
	max.ftz.f32 	%f739, %f775, %f776;
	max.ftz.f32 	%f740, %f739, %f777;
	st.param.b64	[func_retval0+0], %rd1;
	st.param.b64	[func_retval0+8], %rd2;
	st.param.b64	[func_retval0+16], %rd3;
	st.param.f32	[func_retval0+32], %f740;
	st.param.f32	[func_retval0+36], %f740;
	st.param.f32	[func_retval0+40], %f740;
	mov.f32 	%f741, 0f00000000;
	st.param.f32	[func_retval0+48], %f741;
	mov.f32 	%f742, 0f7F800000;
	st.param.f32	[func_retval0+52], %f742;
	ret;
LBB2_4:
	mov.u32 	%r811, 0;
	mov.u32 	%r812, %r811;
	mov.u32 	%r813, %r11;
	mov.u32 	%r814, %r11;
	bra.uni 	LBB2_7;
}

	// .globl	stlr_main
.visible .func  (.param .align 16 .b8 func_retval0[64]) stlr_main(
	.param .b64 stlr_main_param_0,
	.param .align 8 .b8 stlr_main_param_1[24],
	.param .b32 stlr_main_param_2,
	.param .align 16 .b8 stlr_main_param_3[304],
	.param .align 8 .b8 stlr_main_param_4[8],
	.param .b32 stlr_main_param_5,
	.param .align 8 .b8 stlr_main_param_6[24],
	.param .align 8 .b8 stlr_main_param_7[24],
	.param .align 16 .b8 stlr_main_param_8[16],
	.param .b32 stlr_main_param_9,
	.param .b32 stlr_main_param_10,
	.param .b32 stlr_main_param_11,
	.param .b32 stlr_main_param_12
)
{
	.reg .pred 	%p<228>;
	.reg .f32 	%f<2082>;
	.reg .s32 	%r<1702>;
	.reg .s64 	%rd<1225>;

	ld.param.f32 	%f1981, [stlr_main_param_7+4];
	ld.param.f32 	%f1980, [stlr_main_param_7];
	ld.param.u64 	%rd91, [stlr_main_param_6+16];
	ld.param.u64 	%rd200, [stlr_main_param_6+8];
	ld.param.u32 	%r250, [stlr_main_param_6+4];
	ld.param.u32 	%r249, [stlr_main_param_6];
	ld.param.u32 	%r247, [stlr_main_param_3+300];
	ld.param.u32 	%r1, [stlr_main_param_3+296];
	ld.param.f32 	%f888, [stlr_main_param_3+288];
	ld.param.f32 	%f883, [stlr_main_param_3+268];
	ld.param.f32 	%f882, [stlr_main_param_3+264];
	ld.param.f32 	%f48, [stlr_main_param_3+184];
	ld.param.f32 	%f47, [stlr_main_param_3+180];
	ld.param.f32 	%f46, [stlr_main_param_3+176];
	ld.param.f32 	%f45, [stlr_main_param_3+168];
	ld.param.f32 	%f44, [stlr_main_param_3+164];
	ld.param.f32 	%f43, [stlr_main_param_3+160];
	ld.param.f32 	%f42, [stlr_main_param_3+152];
	ld.param.f32 	%f41, [stlr_main_param_3+148];
	ld.param.f32 	%f40, [stlr_main_param_3+144];
	ld.param.f32 	%f39, [stlr_main_param_3+136];
	ld.param.f32 	%f38, [stlr_main_param_3+132];
	ld.param.f32 	%f37, [stlr_main_param_3+128];
	ld.param.f32 	%f36, [stlr_main_param_3+120];
	ld.param.f32 	%f35, [stlr_main_param_3+116];
	ld.param.f32 	%f34, [stlr_main_param_3+112];
	ld.param.f32 	%f33, [stlr_main_param_3+104];
	ld.param.f32 	%f32, [stlr_main_param_3+100];
	ld.param.f32 	%f31, [stlr_main_param_3+96];
	ld.param.f32 	%f30, [stlr_main_param_3+88];
	ld.param.f32 	%f29, [stlr_main_param_3+84];
	ld.param.f32 	%f28, [stlr_main_param_3+80];
	ld.param.f32 	%f27, [stlr_main_param_3+72];
	ld.param.f32 	%f26, [stlr_main_param_3+68];
	ld.param.f32 	%f25, [stlr_main_param_3+64];
	ld.param.f32 	%f24, [stlr_main_param_3+56];
	ld.param.f32 	%f23, [stlr_main_param_3+52];
	ld.param.f32 	%f22, [stlr_main_param_3+48];
	ld.param.f32 	%f21, [stlr_main_param_3+40];
	ld.param.f32 	%f20, [stlr_main_param_3+36];
	ld.param.f32 	%f19, [stlr_main_param_3+32];
	ld.param.f32 	%f18, [stlr_main_param_3+24];
	ld.param.f32 	%f17, [stlr_main_param_3+20];
	ld.param.f32 	%f16, [stlr_main_param_3+16];
	ld.param.f32 	%f15, [stlr_main_param_3+8];
	ld.param.f32 	%f14, [stlr_main_param_3+4];
	ld.param.f32 	%f13, [stlr_main_param_3];
	ld.param.u64 	%rd89, [stlr_main_param_1+16];
	ld.param.u64 	%rd88, [stlr_main_param_1+8];
	ld.param.u64 	%rd2, [stlr_main_param_1];
	ld.param.u32 	%r248, [stlr_main_param_5];
	ld.param.u32 	%r245, [stlr_main_param_2];
	ld.param.u64 	%rd86, [stlr_main_param_0];
	// inline asm
	mov.b64 {_,%r251}, %rd86;
	// inline asm
	mov.u32 	%r262, 1;
	mov.u64 	%rd109, 0;
	// inline asm
	call (%rd93), _rt_buffer_get_id_64, (%r251, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd98, [%rd93+664];
	cvt.s64.s32	%rd1, %r1;
	mul.wide.s32 	%rd110, %r1, 160;
	// inline asm
	mov.b64 {_,%r255}, %rd98;
	// inline asm
	// inline asm
	call (%rd99), _rt_buffer_get_id_64, (%r255, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd111, %rd99, %rd110;
	ld.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd111+544];
	ld.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd111+560];
	ld.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd111+576];
	ld.v4.f32 	{%f919, %f920, %f921, %f922}, [%rd111+608];
	ld.v4.f32 	{%f923, %f924, %f925, %f926}, [%rd111+624];
	ld.v4.f32 	{%f945, %f946, %f947, %f948}, [%rd111+640];
	mul.ftz.f32 	%f965, %f32, %f10;
	mul.ftz.f32 	%f966, %f32, %f2;
	mul.ftz.f32 	%f967, %f32, %f6;
	mul.ftz.f32 	%f968, %f35, %f10;
	mul.ftz.f32 	%f969, %f35, %f2;
	mul.ftz.f32 	%f970, %f35, %f6;
	mul.ftz.f32 	%f971, %f38, %f10;
	mul.ftz.f32 	%f972, %f38, %f2;
	mul.ftz.f32 	%f973, %f38, %f6;
	fma.rn.ftz.f32 	%f974, %f31, %f5, %f967;
	fma.rn.ftz.f32 	%f975, %f31, %f1, %f966;
	fma.rn.ftz.f32 	%f976, %f31, %f9, %f965;
	fma.rn.ftz.f32 	%f977, %f34, %f5, %f970;
	fma.rn.ftz.f32 	%f978, %f34, %f1, %f969;
	fma.rn.ftz.f32 	%f979, %f34, %f9, %f968;
	fma.rn.ftz.f32 	%f980, %f37, %f5, %f973;
	fma.rn.ftz.f32 	%f981, %f37, %f1, %f972;
	fma.rn.ftz.f32 	%f982, %f37, %f9, %f971;
	fma.rn.ftz.f32 	%f983, %f33, %f11, %f976;
	fma.rn.ftz.f32 	%f984, %f33, %f3, %f975;
	fma.rn.ftz.f32 	%f985, %f33, %f7, %f974;
	fma.rn.ftz.f32 	%f986, %f36, %f11, %f979;
	fma.rn.ftz.f32 	%f987, %f36, %f3, %f978;
	fma.rn.ftz.f32 	%f988, %f36, %f7, %f977;
	fma.rn.ftz.f32 	%f989, %f39, %f11, %f982;
	fma.rn.ftz.f32 	%f990, %f39, %f3, %f981;
	fma.rn.ftz.f32 	%f991, %f39, %f7, %f980;
	mul.ftz.f32 	%f992, %f985, %f985;
	mul.ftz.f32 	%f993, %f988, %f985;
	fma.rn.ftz.f32 	%f994, %f988, %f985, %f993;
	mul.ftz.f32 	%f995, %f991, %f985;
	fma.rn.ftz.f32 	%f996, %f991, %f985, %f995;
	fma.rn.ftz.f32 	%f997, %f984, %f984, %f992;
	fma.rn.ftz.f32 	%f998, %f987, %f984, %f994;
	fma.rn.ftz.f32 	%f999, %f987, %f984, %f998;
	fma.rn.ftz.f32 	%f1000, %f990, %f984, %f996;
	fma.rn.ftz.f32 	%f1001, %f990, %f984, %f1000;
	fma.rn.ftz.f32 	%f1002, %f983, %f983, %f997;
	fma.rn.ftz.f32 	%f1003, %f986, %f983, %f999;
	fma.rn.ftz.f32 	%f1004, %f986, %f983, %f1003;
	fma.rn.ftz.f32 	%f1005, %f989, %f983, %f1001;
	fma.rn.ftz.f32 	%f1006, %f989, %f983, %f1005;
	lg2.approx.ftz.f32 	%f1007, %f1002;
	mul.ftz.f32 	%f1008, %f1007, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1009, %f1008;
	mul.ftz.f32 	%f1010, %f1009, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1011, %f1002;
	mul.ftz.f32 	%f1012, %f1010, %f1004;
	mul.ftz.f32 	%f1013, %f1010, %f1006;
	mul.ftz.f32 	%f100, %f983, %f1011;
	mul.ftz.f32 	%f98, %f984, %f1011;
	mul.ftz.f32 	%f99, %f985, %f1011;
	mul.ftz.f32 	%f1014, %f985, %f1012;
	mul.ftz.f32 	%f1015, %f984, %f1012;
	mul.ftz.f32 	%f1016, %f983, %f1012;
	fma.rn.ftz.f32 	%f103, %f986, %f1011, %f1016;
	fma.rn.ftz.f32 	%f101, %f987, %f1011, %f1015;
	fma.rn.ftz.f32 	%f102, %f988, %f1011, %f1014;
	mul.ftz.f32 	%f1017, %f985, %f1013;
	mul.ftz.f32 	%f1018, %f984, %f1013;
	mul.ftz.f32 	%f1019, %f983, %f1013;
	fma.rn.ftz.f32 	%f106, %f989, %f1011, %f1019;
	fma.rn.ftz.f32 	%f104, %f990, %f1011, %f1018;
	fma.rn.ftz.f32 	%f105, %f991, %f1011, %f1017;
	neg.ftz.f32 	%f1062, %f100;
	neg.ftz.f32 	%f1063, %f98;
	neg.ftz.f32 	%f1064, %f99;
	ld.u64 	%rd104, [%rd93+656];
	mul.wide.s32 	%rd112, %r1, 80;
	// inline asm
	mov.b64 {_,%r259}, %rd104;
	// inline asm
	// inline asm
	call (%rd105), _rt_buffer_get_id_64, (%r259, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd113, %rd112, %rd105;
	ld.v4.f32 	{%f126, %f127, %f128, %f129}, [%rd113+528];
	ld.v4.f32 	{%f130, %f131, %f132, %f133}, [%rd113+544];
	ld.v4.f32 	{%f134, %f135, %f136, %f137}, [%rd113+560];
	ld.u32 	%r2, [%rd113+512];
	setp.gt.s32	%p3, %r2, 2;
	@%p3 bra 	LBB3_4;
	setp.eq.s32	%p6, %r2, 1;
	@%p6 bra 	LBB3_6;
	bra.uni 	LBB3_2;
LBB3_6:
	setp.lt.ftz.f32	%p8, %f98, 0f00000000;
	selp.f32	%f148, %f1063, %f98, %p8;
	setp.lt.ftz.f32	%p9, %f99, 0f00000000;
	selp.f32	%f150, %f1064, %f99, %p9;
	setp.gt.ftz.f32	%p10, %f148, %f150;
	setp.lt.ftz.f32	%p11, %f100, 0f00000000;
	selp.f32	%f152, %f1062, %f100, %p11;
	setp.gt.ftz.f32	%p12, %f148, %f152;
	and.pred  	%p13, %p10, %p12;
	@!%p13 bra 	LBB3_8;
	bra.uni 	LBB3_7;
LBB3_7:
	setp.gt.ftz.f32	%p19, %f98, 0f00000000;
	selp.f32	%f1959, 0f3F800000, 0fBF800000, %p19;
	mov.f32 	%f1952, 0f00000000;
	mov.f32 	%f1953, %f1952;
	mov.f32 	%f1957, %f1952;
	mov.f32 	%f1955, %f1952;
	mov.f32 	%f1956, %f1952;
	mov.f32 	%f1958, %f1952;
	mov.f32 	%f1960, %f1952;
	bra.uni 	LBB3_14;
LBB3_4:
	mul.ftz.f32 	%f927, %f14, %f924;
	mul.ftz.f32 	%f928, %f14, %f923;
	mul.ftz.f32 	%f929, %f14, %f925;
	mul.ftz.f32 	%f930, %f17, %f925;
	mul.ftz.f32 	%f931, %f17, %f923;
	mul.ftz.f32 	%f932, %f17, %f924;
	mul.ftz.f32 	%f933, %f20, %f925;
	mul.ftz.f32 	%f934, %f20, %f923;
	mul.ftz.f32 	%f935, %f20, %f924;
	fma.rn.ftz.f32 	%f936, %f13, %f921, %f929;
	fma.rn.ftz.f32 	%f937, %f13, %f919, %f928;
	fma.rn.ftz.f32 	%f938, %f13, %f920, %f927;
	fma.rn.ftz.f32 	%f939, %f16, %f920, %f932;
	fma.rn.ftz.f32 	%f940, %f16, %f919, %f931;
	fma.rn.ftz.f32 	%f941, %f16, %f921, %f930;
	fma.rn.ftz.f32 	%f942, %f19, %f920, %f935;
	fma.rn.ftz.f32 	%f943, %f19, %f919, %f934;
	fma.rn.ftz.f32 	%f944, %f19, %f921, %f933;
	fma.rn.ftz.f32 	%f949, %f15, %f946, %f938;
	fma.rn.ftz.f32 	%f950, %f15, %f945, %f937;
	fma.rn.ftz.f32 	%f951, %f15, %f947, %f936;
	fma.rn.ftz.f32 	%f952, %f18, %f947, %f941;
	fma.rn.ftz.f32 	%f953, %f18, %f945, %f940;
	fma.rn.ftz.f32 	%f954, %f18, %f946, %f939;
	fma.rn.ftz.f32 	%f955, %f21, %f947, %f944;
	fma.rn.ftz.f32 	%f956, %f21, %f945, %f943;
	fma.rn.ftz.f32 	%f957, %f21, %f946, %f942;
	ld.v4.f32 	{%f958, %f959, %f960, %f961}, [%rd111+656];
	add.ftz.f32 	%f962, %f960, %f951;
	add.ftz.f32 	%f963, %f958, %f950;
	add.ftz.f32 	%f964, %f959, %f949;
	mul.ftz.f32 	%f1089, %f964, %f130;
	mul.ftz.f32 	%f1090, %f964, %f131;
	mul.ftz.f32 	%f1093, %f954, %f131;
	mul.ftz.f32 	%f1094, %f954, %f130;
	mul.ftz.f32 	%f1096, %f957, %f131;
	mul.ftz.f32 	%f1097, %f957, %f130;
	fma.rn.ftz.f32 	%f1099, %f963, %f127, %f1090;
	fma.rn.ftz.f32 	%f1100, %f963, %f126, %f1089;
	fma.rn.ftz.f32 	%f1101, %f953, %f126, %f1094;
	fma.rn.ftz.f32 	%f1102, %f953, %f127, %f1093;
	fma.rn.ftz.f32 	%f1104, %f956, %f126, %f1097;
	fma.rn.ftz.f32 	%f1105, %f956, %f127, %f1096;
	fma.rn.ftz.f32 	%f1107, %f962, %f134, %f1100;
	fma.rn.ftz.f32 	%f1108, %f962, %f135, %f1099;
	fma.rn.ftz.f32 	%f139, %f952, %f135, %f1102;
	fma.rn.ftz.f32 	%f138, %f952, %f134, %f1101;
	fma.rn.ftz.f32 	%f142, %f955, %f135, %f1105;
	fma.rn.ftz.f32 	%f141, %f955, %f134, %f1104;
	ld.v4.f32 	{%f1110, %f1111, %f1112, %f1113}, [%rd113+576];
	add.ftz.f32 	%f145, %f1111, %f1108;
	add.ftz.f32 	%f144, %f1110, %f1107;
	setp.eq.s32	%p4, %r2, 3;
	@%p4 bra 	LBB3_9;
	bra.uni 	LBB3_5;
LBB3_9:
	mul.ftz.f32 	%f1135, %f144, %f144;
	mul.ftz.f32 	%f1136, %f138, %f144;
	fma.rn.ftz.f32 	%f1137, %f138, %f144, %f1136;
	mul.ftz.f32 	%f1138, %f141, %f144;
	fma.rn.ftz.f32 	%f1139, %f141, %f144, %f1138;
	fma.rn.ftz.f32 	%f1140, %f145, %f145, %f1135;
	fma.rn.ftz.f32 	%f1141, %f139, %f145, %f1137;
	fma.rn.ftz.f32 	%f1142, %f139, %f145, %f1141;
	fma.rn.ftz.f32 	%f1143, %f142, %f145, %f1139;
	fma.rn.ftz.f32 	%f1144, %f142, %f145, %f1143;
	lg2.approx.ftz.f32 	%f1145, %f1140;
	mul.ftz.f32 	%f1146, %f1145, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1147, %f1146;
	mul.ftz.f32 	%f1148, %f1147, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1149, %f1140;
	mul.ftz.f32 	%f1150, %f1142, %f1148;
	mul.ftz.f32 	%f1151, %f1144, %f1148;
	mul.ftz.f32 	%f1959, %f144, %f1149;
	mul.ftz.f32 	%f1958, %f145, %f1149;
	mul.ftz.f32 	%f1152, %f145, %f1150;
	mul.ftz.f32 	%f1153, %f144, %f1150;
	fma.rn.ftz.f32 	%f1956, %f138, %f1149, %f1153;
	fma.rn.ftz.f32 	%f1955, %f139, %f1149, %f1152;
	mul.ftz.f32 	%f1154, %f145, %f1151;
	mul.ftz.f32 	%f1155, %f144, %f1151;
	fma.rn.ftz.f32 	%f1953, %f141, %f1149, %f1155;
	fma.rn.ftz.f32 	%f1952, %f142, %f1149, %f1154;
	mov.f32 	%f1957, 0f00000000;
	mov.f32 	%f1960, %f1957;
	bra.uni 	LBB3_14;
LBB3_2:
	setp.eq.s32	%p7, %r2, 2;
	@%p7 bra 	LBB3_3;
	bra.uni 	LBB3_11;
LBB3_3:
	mov.f32 	%f1952, 0f00000000;
	mov.f32 	%f1958, 0f3F800000;
	mov.f32 	%f1953, %f1952;
	mov.f32 	%f1957, %f1952;
	mov.f32 	%f1955, %f1952;
	mov.f32 	%f1956, %f1952;
	mov.f32 	%f1959, %f1952;
	mov.f32 	%f1960, %f1952;
	bra.uni 	LBB3_14;
LBB3_5:
	setp.eq.s32	%p5, %r2, 4;
	@%p5 bra 	LBB3_10;
	bra.uni 	LBB3_11;
LBB3_10:
	mul.ftz.f32 	%f1114, %f144, %f144;
	mul.ftz.f32 	%f1115, %f138, %f144;
	fma.rn.ftz.f32 	%f1116, %f138, %f144, %f1115;
	mul.ftz.f32 	%f1117, %f141, %f144;
	fma.rn.ftz.f32 	%f1118, %f141, %f144, %f1117;
	fma.rn.ftz.f32 	%f1119, %f145, %f145, %f1114;
	fma.rn.ftz.f32 	%f1120, %f139, %f145, %f1116;
	fma.rn.ftz.f32 	%f1121, %f139, %f145, %f1120;
	fma.rn.ftz.f32 	%f1122, %f142, %f145, %f1118;
	fma.rn.ftz.f32 	%f1123, %f142, %f145, %f1122;
	lg2.approx.ftz.f32 	%f1124, %f1119;
	mul.ftz.f32 	%f1125, %f1124, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1126, %f1125;
	mul.ftz.f32 	%f1127, %f1126, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1128, %f1119;
	mul.ftz.f32 	%f1129, %f1121, %f1127;
	mul.ftz.f32 	%f1130, %f1123, %f1127;
	mul.ftz.f32 	%f1959, %f144, %f1128;
	mul.ftz.f32 	%f1958, %f145, %f1128;
	mul.ftz.f32 	%f1131, %f145, %f1129;
	mul.ftz.f32 	%f1132, %f144, %f1129;
	fma.rn.ftz.f32 	%f1956, %f138, %f1128, %f1132;
	fma.rn.ftz.f32 	%f1955, %f139, %f1128, %f1131;
	mul.ftz.f32 	%f1133, %f145, %f1130;
	mul.ftz.f32 	%f1134, %f144, %f1130;
	fma.rn.ftz.f32 	%f1953, %f141, %f1128, %f1134;
	fma.rn.ftz.f32 	%f1952, %f142, %f1128, %f1133;
	mov.f32 	%f1957, 0f00000000;
	mov.f32 	%f1960, %f1957;
	bra.uni 	LBB3_14;
LBB3_11:
	setp.eq.s32	%p20, %r2, 0;
	@%p20 bra 	LBB3_12;
	mov.f32 	%f1960, 0f3F800000;
	mov.f32 	%f1952, 0f00000000;
	mov.f32 	%f1953, %f1952;
	mov.f32 	%f1957, %f1952;
	mov.f32 	%f1955, %f1952;
	mov.f32 	%f1956, %f1952;
	mov.f32 	%f1958, %f1952;
	mov.f32 	%f1959, %f1952;
	bra.uni 	LBB3_14;
LBB3_8:
	setp.gt.ftz.f32	%p14, %f150, %f148;
	setp.gt.ftz.f32	%p15, %f150, %f152;
	and.pred  	%p16, %p14, %p15;
	setp.gt.ftz.f32	%p17, %f99, 0f00000000;
	selp.f32	%f1162, 0fBF800000, 0f3F800000, %p17;
	setp.gt.ftz.f32	%p18, %f100, 0f00000000;
	selp.f32	%f1163, 0f3F800000, 0fBF800000, %p18;
	selp.f32	%f1958, %f1162, %f1163, %p16;
	mov.f32 	%f1952, 0f00000000;
	mov.f32 	%f1953, %f1952;
	mov.f32 	%f1957, %f1952;
	mov.f32 	%f1955, %f1952;
	mov.f32 	%f1956, %f1952;
	mov.f32 	%f1959, %f1952;
	mov.f32 	%f1960, %f1952;
LBB3_14:
	mul.ftz.f32 	%f1185, %f130, %f130;
	fma.rn.ftz.f32 	%f1186, %f126, %f126, %f1185;
	fma.rn.ftz.f32 	%f1187, %f134, %f134, %f1186;
	rsqrt.approx.ftz.f32 	%f1188, %f1187;
	mul.ftz.f32 	%f1189, %f134, %f1188;
	mul.ftz.f32 	%f1190, %f126, %f1188;
	mul.ftz.f32 	%f1191, %f130, %f1188;
	mul.ftz.f32 	%f1192, %f131, %f131;
	fma.rn.ftz.f32 	%f1193, %f127, %f127, %f1192;
	fma.rn.ftz.f32 	%f1194, %f135, %f135, %f1193;
	rsqrt.approx.ftz.f32 	%f1195, %f1194;
	mul.ftz.f32 	%f1196, %f131, %f1195;
	mul.ftz.f32 	%f1197, %f127, %f1195;
	mul.ftz.f32 	%f1198, %f135, %f1195;
	mul.ftz.f32 	%f1199, %f132, %f132;
	fma.rn.ftz.f32 	%f1200, %f128, %f128, %f1199;
	fma.rn.ftz.f32 	%f1201, %f136, %f136, %f1200;
	rsqrt.approx.ftz.f32 	%f1202, %f1201;
	mul.ftz.f32 	%f1203, %f132, %f1202;
	mul.ftz.f32 	%f1204, %f128, %f1202;
	mul.ftz.f32 	%f1205, %f136, %f1202;
	mul.ftz.f32 	%f1206, %f1959, %f1198;
	mul.ftz.f32 	%f1207, %f1959, %f1197;
	mul.ftz.f32 	%f1208, %f1959, %f1196;
	mul.ftz.f32 	%f1209, %f1956, %f1198;
	mul.ftz.f32 	%f1210, %f1956, %f1197;
	mul.ftz.f32 	%f1211, %f1956, %f1196;
	mul.ftz.f32 	%f1212, %f1953, %f1198;
	mul.ftz.f32 	%f1213, %f1953, %f1197;
	mul.ftz.f32 	%f1214, %f1953, %f1196;
	fma.rn.ftz.f32 	%f1215, %f1958, %f1191, %f1208;
	fma.rn.ftz.f32 	%f1216, %f1958, %f1190, %f1207;
	fma.rn.ftz.f32 	%f1217, %f1958, %f1189, %f1206;
	fma.rn.ftz.f32 	%f1218, %f1955, %f1191, %f1211;
	fma.rn.ftz.f32 	%f1219, %f1955, %f1190, %f1210;
	fma.rn.ftz.f32 	%f1220, %f1955, %f1189, %f1209;
	fma.rn.ftz.f32 	%f1221, %f1952, %f1191, %f1214;
	fma.rn.ftz.f32 	%f1222, %f1952, %f1190, %f1213;
	fma.rn.ftz.f32 	%f1223, %f1952, %f1189, %f1212;
	fma.rn.ftz.f32 	%f1224, %f1960, %f1205, %f1217;
	fma.rn.ftz.f32 	%f1225, %f1960, %f1204, %f1216;
	fma.rn.ftz.f32 	%f1226, %f1960, %f1203, %f1215;
	fma.rn.ftz.f32 	%f1227, %f1957, %f1205, %f1220;
	fma.rn.ftz.f32 	%f1228, %f1957, %f1204, %f1219;
	fma.rn.ftz.f32 	%f1229, %f1957, %f1203, %f1218;
	fma.rn.ftz.f32 	%f1230, %f1957, %f1205, %f1223;
	fma.rn.ftz.f32 	%f1231, %f1957, %f1204, %f1222;
	fma.rn.ftz.f32 	%f1232, %f1957, %f1203, %f1221;
	mul.ftz.f32 	%f1233, %f99, %f1226;
	mul.ftz.f32 	%f1234, %f99, %f1229;
	fma.rn.ftz.f32 	%f1235, %f102, %f1226, %f1234;
	mul.ftz.f32 	%f1236, %f99, %f1232;
	fma.rn.ftz.f32 	%f1237, %f105, %f1226, %f1236;
	fma.rn.ftz.f32 	%f1238, %f98, %f1225, %f1233;
	fma.rn.ftz.f32 	%f1239, %f98, %f1228, %f1235;
	fma.rn.ftz.f32 	%f1240, %f101, %f1225, %f1239;
	fma.rn.ftz.f32 	%f1241, %f98, %f1231, %f1237;
	fma.rn.ftz.f32 	%f1242, %f104, %f1225, %f1241;
	fma.rn.ftz.f32 	%f1243, %f100, %f1224, %f1238;
	fma.rn.ftz.f32 	%f1244, %f100, %f1227, %f1240;
	fma.rn.ftz.f32 	%f1245, %f103, %f1224, %f1244;
	fma.rn.ftz.f32 	%f1246, %f100, %f1230, %f1242;
	fma.rn.ftz.f32 	%f1247, %f106, %f1224, %f1246;
	fma.rn.ftz.f32 	%f1248, %f100, %f1243, %f1224;
	fma.rn.ftz.f32 	%f1249, %f98, %f1243, %f1225;
	fma.rn.ftz.f32 	%f1250, %f99, %f1243, %f1226;
	fma.rn.ftz.f32 	%f1251, %f100, %f1245, %f1227;
	fma.rn.ftz.f32 	%f1252, %f103, %f1243, %f1251;
	fma.rn.ftz.f32 	%f1253, %f98, %f1245, %f1228;
	fma.rn.ftz.f32 	%f1254, %f101, %f1243, %f1253;
	fma.rn.ftz.f32 	%f1255, %f99, %f1245, %f1229;
	fma.rn.ftz.f32 	%f1256, %f102, %f1243, %f1255;
	fma.rn.ftz.f32 	%f1257, %f100, %f1247, %f1230;
	fma.rn.ftz.f32 	%f1258, %f106, %f1243, %f1257;
	fma.rn.ftz.f32 	%f1259, %f98, %f1247, %f1231;
	fma.rn.ftz.f32 	%f1260, %f104, %f1243, %f1259;
	fma.rn.ftz.f32 	%f1261, %f99, %f1247, %f1232;
	fma.rn.ftz.f32 	%f1262, %f105, %f1243, %f1261;
	mul.ftz.f32 	%f1263, %f1250, %f1250;
	mul.ftz.f32 	%f1264, %f1250, %f1256;
	fma.rn.ftz.f32 	%f1265, %f1250, %f1256, %f1264;
	mul.ftz.f32 	%f1266, %f1250, %f1262;
	fma.rn.ftz.f32 	%f1267, %f1250, %f1262, %f1266;
	fma.rn.ftz.f32 	%f1268, %f1249, %f1249, %f1263;
	fma.rn.ftz.f32 	%f1269, %f1249, %f1254, %f1265;
	fma.rn.ftz.f32 	%f1270, %f1249, %f1254, %f1269;
	fma.rn.ftz.f32 	%f1271, %f1249, %f1260, %f1267;
	fma.rn.ftz.f32 	%f1272, %f1249, %f1260, %f1271;
	fma.rn.ftz.f32 	%f1273, %f1248, %f1248, %f1268;
	fma.rn.ftz.f32 	%f1274, %f1248, %f1252, %f1270;
	fma.rn.ftz.f32 	%f1275, %f1248, %f1252, %f1274;
	fma.rn.ftz.f32 	%f1276, %f1248, %f1258, %f1272;
	fma.rn.ftz.f32 	%f1277, %f1248, %f1258, %f1276;
	lg2.approx.ftz.f32 	%f1278, %f1273;
	mul.ftz.f32 	%f1279, %f1278, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1280, %f1279;
	mul.ftz.f32 	%f1281, %f1280, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1282, %f1273;
	mul.ftz.f32 	%f1283, %f1281, %f1275;
	mul.ftz.f32 	%f1284, %f1281, %f1277;
	mul.ftz.f32 	%f206, %f1282, %f1248;
	mul.ftz.f32 	%f205, %f1282, %f1250;
	mul.ftz.f32 	%f204, %f1282, %f1249;
	mul.ftz.f32 	%f1285, %f1249, %f1283;
	mul.ftz.f32 	%f1286, %f1250, %f1283;
	mul.ftz.f32 	%f1287, %f1248, %f1283;
	fma.rn.ftz.f32 	%f209, %f1282, %f1252, %f1287;
	fma.rn.ftz.f32 	%f208, %f1282, %f1256, %f1286;
	fma.rn.ftz.f32 	%f207, %f1282, %f1254, %f1285;
	mul.ftz.f32 	%f1288, %f1249, %f1284;
	mul.ftz.f32 	%f1289, %f1250, %f1284;
	mul.ftz.f32 	%f1290, %f1248, %f1284;
	fma.rn.ftz.f32 	%f212, %f1282, %f1258, %f1290;
	fma.rn.ftz.f32 	%f211, %f1282, %f1262, %f1289;
	fma.rn.ftz.f32 	%f210, %f1282, %f1260, %f1288;
LBB3_15:
	// inline asm
	mov.b64 {_,%r263}, %rd86;
	// inline asm
	// inline asm
	call (%rd115), _rt_buffer_get_id_64, (%r263, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd120, [%rd115+672];
	mul.wide.s32 	%rd144, %r247, 16;
	// inline asm
	mov.b64 {_,%r267}, %rd120;
	// inline asm
	// inline asm
	call (%rd121), _rt_buffer_get_id_64, (%r267, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd145, %rd144, %rd121;
	ld.f32 	%f233, [%rd145+520];
	ld.f32 	%f232, [%rd145+516];
	ld.f32 	%f231, [%rd145+512];
	ld.u32 	%r283, [%rd2];
	add.s32 	%r284, %r283, -1;
	mul.wide.s32 	%rd146, %r284, 112;
	add.s64 	%rd147, %rd88, %rd146;
	ld.f32 	%f253, [%rd147+96];
	ld.f32 	%f283, [%rd147+88];
	ld.f32 	%f282, [%rd147+84];
	ld.f32 	%f281, [%rd147+80];
	ld.f32 	%f280, [%rd147+72];
	ld.f32 	%f279, [%rd147+68];
	ld.f32 	%f278, [%rd147+64];
	ld.f32 	%f243, [%rd147+40];
	ld.f32 	%f242, [%rd147+36];
	ld.f32 	%f241, [%rd147+32];
	ld.f32 	%f240, [%rd147+24];
	ld.f32 	%f239, [%rd147+20];
	ld.f32 	%f238, [%rd147+16];
	ld.f32 	%f237, [%rd147+8];
	ld.f32 	%f236, [%rd147+4];
	ld.f32 	%f235, [%rd147];
	ld.f32 	%f275, [%rd147+48];
	ld.f32 	%f276, [%rd147+52];
	ld.f32 	%f277, [%rd147+56];
	add.s64 	%rd148, %rd89, %rd146;
	ld.f32 	%f270, [%rd148+104];
	ld.f32 	%f269, [%rd148+100];
	ld.f32 	%f268, [%rd148+96];
	ld.f32 	%f267, [%rd148+88];
	ld.f32 	%f266, [%rd148+84];
	ld.f32 	%f265, [%rd148+80];
	ld.f32 	%f264, [%rd148+72];
	ld.f32 	%f263, [%rd148+68];
	ld.f32 	%f262, [%rd148+64];
	ld.f32 	%f261, [%rd148+56];
	ld.f32 	%f260, [%rd148+52];
	ld.f32 	%f259, [%rd148+48];
	ld.u32 	%r1641, [%rd148+44];
	ld.u32 	%r9, [%rd148+40];
	ld.f32 	%f274, [%rd148+36];
	ld.f32 	%f257, [%rd148+32];
	ld.f32 	%f273, [%rd148+24];
	ld.f32 	%f272, [%rd148+20];
	ld.f32 	%f271, [%rd148+16];
	ld.u32 	%r16, [%rd148+4];
	ld.u32 	%r15, [%rd148];
	ld.u32 	%r13, [%rd148+108];
	ld.u32 	%r10, [%rd148+8];
	st.u32 	[%rd2], %r284;
	// inline asm
	mov.b64 {_,%r271}, %rd86;
	// inline asm
	// inline asm
	call (%rd127), _rt_buffer_get_id_64, (%r271, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd132, [%rd127+584];
	// inline asm
	mov.b64 {_,%r275}, %rd132;
	// inline asm
	// inline asm
	call (%rd133), _rt_buffer_get_id_64, (%r275, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.f32 	%f296, [%rd133+512];
	and.b32  	%r11, %r10, 1;
	setp.eq.s32	%p21, %r11, 0;
	xor.b32  	%r12, %r11, 1;
	ld.u64 	%rd138, [%rd127+568];
	mul.lo.s64 	%rd149, %rd1, 48;
	// inline asm
	mov.b64 {_,%r279}, %rd138;
	// inline asm
	// inline asm
	call (%rd139), _rt_buffer_get_id_64, (%r279, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd5, %rd139, 512;
	add.s64 	%rd150, %rd149, %rd5;
	ld.u32 	%r285, [%rd150+16];
	not.b32 	%r18, %r285;
	and.b32  	%r19, %r18, 1;
	add.s64 	%rd1215, %rd149, 24;
	and.b32  	%r286, %r19, 1;
	setp.eq.b32	%p22, %r286, 1;
	@%p22 bra 	LBB3_17;
	bra.uni 	LBB3_16;
LBB3_17:
	add.s64 	%rd151, %rd5, %rd1215;
	ld.u32 	%r287, [%rd151];
	and.b32  	%r288, %r287, 1;
	setp.eq.b32	%p23, %r288, 1;
	@%p23 bra 	LBB3_21;
	// inline asm
	mov.b64 {_,%r289}, %rd86;
	// inline asm
	// inline asm
	call (%rd153), _rt_buffer_get_id_64, (%r289, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd158, [%rd153+568];
	// inline asm
	mov.b64 {_,%r293}, %rd158;
	// inline asm
	// inline asm
	call (%rd159), _rt_buffer_get_id_64, (%r293, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd164, %rd159, %rd1215;
	ld.u32 	%r298, [%rd164+512];
	xor.b32  	%r299, %r298, 1;
	and.b32  	%r300, %r19, %r299;
	setp.eq.s32	%p24, %r300, 0;
	@%p24 bra 	LBB3_19;
	bfe.s32 	%r301, %r12, 0, 1;
	bfe.s32 	%r302, %r15, 9, 1;
	not.b32 	%r303, %r301;
	or.b32  	%r1621, %r302, %r303;
	mov.u32 	%r1622, %r1621;
	mov.u32 	%r1623, %r15;
	mov.u32 	%r1624, %r15;
	bra.uni 	LBB3_25;
LBB3_16:
LBB3_21:
	selp.b32	%r14, -1, %r13, %p21;
	shl.b32 	%r313, %r12, 31;
	shl.b32 	%r314, %r15, 22;
	and.b32  	%r315, %r313, %r314;
	shr.s32 	%r316, %r315, 31;
	and.b32  	%r1622, %r316, %r18;
	shl.b32 	%r317, %r1622, 11;
	and.b32  	%r318, %r317, 2048;
	// inline asm
	mov.b64 {_,%r304}, %rd86;
	// inline asm
	mov.u32 	%r311, 1;
	// inline asm
	call (%rd166), _rt_buffer_get_id_64, (%r304, %r311, %r311, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd171, [%rd166+568];
	// inline asm
	mov.b64 {_,%r308}, %rd171;
	// inline asm
	// inline asm
	call (%rd172), _rt_buffer_get_id_64, (%r308, %r311, %r311, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd177, %rd172, %rd1215;
	ld.u32 	%r319, [%rd177+512];
	not.b32 	%r23, %r319;
	bfe.s32 	%r24, %r15, 14, 1;
	setp.lt.s32	%p25, %r14, 0;
	@%p25 bra 	LBB3_22;
	add.s64 	%rd10, %rd166, 512;
	ld.u64 	%rd178, [%rd10+64];
	mul.wide.s32 	%rd184, %r14, 24;
	// inline asm
	mov.b64 {_,%r321}, %rd178;
	// inline asm
	// inline asm
	call (%rd179), _rt_buffer_get_id_64, (%r321, %r311, %r311, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd185, %rd184, %rd179;
	ld.u32 	%r324, [%rd185+528];
	not.b32 	%r1620, %r324;
	bra.uni 	LBB3_24;
LBB3_22:
	mov.u32 	%r1620, 0;
LBB3_24:
	or.b32  	%r1624, %r318, %r15;
	bfe.s32 	%r325, %r10, 0, 1;
	or.b32  	%r326, %r24, %r23;
	or.b32  	%r327, %r326, %r1620;
	and.b32  	%r1621, %r327, %r325;
	shl.b32 	%r328, %r1621, 13;
	and.b32  	%r329, %r328, 8192;
	or.b32  	%r1623, %r329, %r15;
LBB3_25:
	or.b32  	%r330, %r1622, %r1621;
	and.b32  	%r335, %r330, 1;
	setp.eq.b32	%p26, %r335, 1;
	@!%p26 bra 	LBB3_58;
	bra.uni 	LBB3_26;
LBB3_26:
	and.b32  	%r331, %r15, 919551;
	and.b32  	%r332, %r1624, 6144;
	and.b32  	%r333, %r1623, 122880;
	or.b32  	%r334, %r333, %r331;
	mul.ftz.f32 	%f1428, %f23, %f276;
	fma.rn.ftz.f32 	%f1429, %f22, %f275, %f1428;
	fma.rn.ftz.f32 	%f1430, %f24, %f277, %f1429;
	setp.ge.ftz.f32	%p27, %f1430, 0f00000000;
	selp.f32	%f1431, 0f3F800000, 0fBF800000, %p27;
	abs.ftz.f32 	%f1432, %f235;
	abs.ftz.f32 	%f1433, %f236;
	abs.ftz.f32 	%f1434, %f237;
	setp.lt.ftz.f32	%p28, %f22, 0f00000000;
	neg.ftz.f32 	%f1435, %f22;
	selp.f32	%f1436, %f1435, %f22, %p28;
	setp.lt.ftz.f32	%p29, %f23, 0f00000000;
	neg.ftz.f32 	%f1437, %f23;
	selp.f32	%f1438, %f1437, %f23, %p29;
	setp.lt.ftz.f32	%p30, %f24, 0f00000000;
	neg.ftz.f32 	%f1439, %f24;
	selp.f32	%f1440, %f1439, %f24, %p30;
	mul.ftz.f32 	%f1441, %f1438, %f1433;
	fma.rn.ftz.f32 	%f1442, %f1436, %f1432, %f1441;
	fma.rn.ftz.f32 	%f1443, %f1440, %f1434, %f1442;
	mul.ftz.f32 	%f1444, %f1443, 0f41A80000;
	mov.f32 	%f1445, 0f3F800000;
	max.ftz.f32 	%f1446, %f1445, %f1444;
	mul.ftz.f32 	%f1447, %f1446, 0f33800000;
	mul.ftz.f32 	%f1448, %f1431, %f1447;
	fma.rn.ftz.f32 	%f330, %f24, %f1448, %f15;
	fma.rn.ftz.f32 	%f329, %f23, %f1448, %f14;
	fma.rn.ftz.f32 	%f328, %f22, %f1448, %f13;
	fma.rn.ftz.f32 	%f333, %f27, %f1448, %f18;
	fma.rn.ftz.f32 	%f332, %f26, %f1448, %f17;
	fma.rn.ftz.f32 	%f331, %f25, %f1448, %f16;
	fma.rn.ftz.f32 	%f336, %f30, %f1448, %f21;
	fma.rn.ftz.f32 	%f335, %f29, %f1448, %f20;
	fma.rn.ftz.f32 	%f334, %f28, %f1448, %f19;
	setp.geu.ftz.f32	%p31, %f253, 0f7F800000;
	@%p31 bra 	LBB3_27;
	fma.rn.ftz.f32 	%f1449, %f276, %f253, %f236;
	fma.rn.ftz.f32 	%f1450, %f275, %f253, %f235;
	fma.rn.ftz.f32 	%f1451, %f277, %f253, %f237;
	fma.rn.ftz.f32 	%f1452, %f279, %f253, %f239;
	fma.rn.ftz.f32 	%f1453, %f278, %f253, %f238;
	fma.rn.ftz.f32 	%f1454, %f280, %f253, %f240;
	fma.rn.ftz.f32 	%f1455, %f282, %f253, %f242;
	fma.rn.ftz.f32 	%f1456, %f281, %f253, %f241;
	fma.rn.ftz.f32 	%f1457, %f283, %f253, %f243;
	sub.ftz.f32 	%f1458, %f1451, %f330;
	sub.ftz.f32 	%f1459, %f1450, %f328;
	sub.ftz.f32 	%f1460, %f1449, %f329;
	sub.ftz.f32 	%f1461, %f1454, %f333;
	sub.ftz.f32 	%f1462, %f1453, %f331;
	sub.ftz.f32 	%f1463, %f1452, %f332;
	sub.ftz.f32 	%f1464, %f1457, %f336;
	sub.ftz.f32 	%f1465, %f1456, %f334;
	sub.ftz.f32 	%f1466, %f1455, %f335;
	mul.ftz.f32 	%f1467, %f1460, %f1460;
	mul.ftz.f32 	%f1468, %f1463, %f1460;
	fma.rn.ftz.f32 	%f1469, %f1463, %f1460, %f1468;
	mul.ftz.f32 	%f1470, %f1466, %f1460;
	fma.rn.ftz.f32 	%f1471, %f1466, %f1460, %f1470;
	fma.rn.ftz.f32 	%f1472, %f1459, %f1459, %f1467;
	fma.rn.ftz.f32 	%f1473, %f1462, %f1459, %f1469;
	fma.rn.ftz.f32 	%f1474, %f1462, %f1459, %f1473;
	fma.rn.ftz.f32 	%f1475, %f1465, %f1459, %f1471;
	fma.rn.ftz.f32 	%f1476, %f1465, %f1459, %f1475;
	fma.rn.ftz.f32 	%f1477, %f1458, %f1458, %f1472;
	fma.rn.ftz.f32 	%f1478, %f1461, %f1458, %f1474;
	fma.rn.ftz.f32 	%f1479, %f1461, %f1458, %f1478;
	fma.rn.ftz.f32 	%f1480, %f1464, %f1458, %f1476;
	fma.rn.ftz.f32 	%f1481, %f1464, %f1458, %f1480;
	lg2.approx.ftz.f32 	%f1482, %f1477;
	mul.ftz.f32 	%f1483, %f1482, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1484, %f1483;
	mul.ftz.f32 	%f1485, %f1484, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1486, %f1477;
	mul.ftz.f32 	%f1487, %f1479, %f1485;
	mul.ftz.f32 	%f1488, %f1481, %f1485;
	mul.ftz.f32 	%f1973, %f1458, %f1486;
	mul.ftz.f32 	%f1972, %f1460, %f1486;
	mul.ftz.f32 	%f1971, %f1459, %f1486;
	mul.ftz.f32 	%f1489, %f1459, %f1487;
	mul.ftz.f32 	%f1490, %f1460, %f1487;
	mul.ftz.f32 	%f1491, %f1458, %f1487;
	fma.rn.ftz.f32 	%f1976, %f1461, %f1486, %f1491;
	fma.rn.ftz.f32 	%f1975, %f1463, %f1486, %f1490;
	fma.rn.ftz.f32 	%f1974, %f1462, %f1486, %f1489;
	mul.ftz.f32 	%f1492, %f1459, %f1488;
	mul.ftz.f32 	%f1493, %f1460, %f1488;
	mul.ftz.f32 	%f1494, %f1458, %f1488;
	fma.rn.ftz.f32 	%f1979, %f1464, %f1486, %f1494;
	fma.rn.ftz.f32 	%f1978, %f1466, %f1486, %f1493;
	fma.rn.ftz.f32 	%f1977, %f1465, %f1486, %f1492;
	sqrt.approx.ftz.f32 	%f1970, %f1477;
	bra.uni 	LBB3_29;
LBB3_58:
	ld.param.v2.f32 	{%f2013, %f2014}, [stlr_main_param_4];
	neg.ftz.f32 	%f289, %f277;
	neg.ftz.f32 	%f288, %f276;
	neg.ftz.f32 	%f287, %f275;
	cvt.rni.ftz.f32.f32	%f1523, %f2013;
	cvt.rzi.ftz.s32.f32	%r1643, %f1523;
	cvt.rni.ftz.f32.f32	%f1524, %f2014;
	cvt.rzi.ftz.s32.f32	%r1644, %f1524;
	abs.s32 	%r533, %r1643;
	shr.s32 	%r534, %r533, 31;
	shr.u32 	%r535, %r534, 24;
	add.s32 	%r536, %r533, %r535;
	and.b32  	%r537, %r536, -256;
	sub.s32 	%r538, %r533, %r537;
	setp.gt.s32	%p69, %r1643, -1;
	setp.ne.s32	%p70, %r538, 0;
	mov.u32 	%r539, 256;
	sub.s32 	%r540, %r539, %r538;
	selp.b32	%r541, %r540, 0, %p70;
	selp.b32	%r542, %r538, %r541, %p69;
	// inline asm
	mov.b64 {_,%r521}, %rd86;
	// inline asm
	mov.u32 	%r532, 1;
	// inline asm
	call (%rd422), _rt_buffer_get_id_64, (%r521, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd20, %rd422, 512;
	ld.u64 	%rd427, [%rd422+520];
	mul.wide.s32 	%rd439, %r542, 4;
	// inline asm
	mov.b64 {_,%r525}, %rd427;
	// inline asm
	// inline asm
	call (%rd428), _rt_buffer_get_id_64, (%r525, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd440, %rd439, %rd428;
	ld.u32 	%r543, [%rd440+512];
	abs.s32 	%r544, %r1644;
	mul.wide.s32 	%rd441, %r544, -2032597691;
	shr.u64 	%rd442, %rd441, 32;
	cvt.u32.u64	%r545, %rd442;
	add.s32 	%r546, %r545, %r544;
	shr.u32 	%r547, %r546, 31;
	shr.s32 	%r548, %r546, 7;
	add.s32 	%r549, %r548, %r547;
	mul.lo.s32 	%r550, %r549, 243;
	sub.s32 	%r551, %r544, %r550;
	setp.gt.s32	%p71, %r1644, -1;
	setp.ne.s32	%p72, %r551, 0;
	mov.u32 	%r552, 243;
	sub.s32 	%r553, %r552, %r551;
	selp.b32	%r554, %r553, 0, %p72;
	selp.b32	%r555, %r551, %r554, %p71;
	ld.u64 	%rd433, [%rd422+528];
	mul.wide.s32 	%rd443, %r555, 4;
	// inline asm
	mov.b64 {_,%r529}, %rd433;
	// inline asm
	// inline asm
	call (%rd434), _rt_buffer_get_id_64, (%r529, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd444, %rd443, %rd434;
	ld.u32 	%r556, [%rd444+512];
	add.s32 	%r557, %r556, %r543;
	mul.wide.s32 	%rd445, %r557, -2032597691;
	shr.u64 	%rd446, %rd445, 32;
	cvt.u32.u64	%r558, %rd446;
	add.s32 	%r559, %r558, %r557;
	shr.u32 	%r560, %r559, 31;
	shr.s32 	%r561, %r559, 15;
	add.s32 	%r562, %r561, %r560;
	mul.lo.s32 	%r563, %r562, 62208;
	sub.s32 	%r564, %r557, %r563;
	mad.lo.s32 	%r1642, %r245, 62208, %r564;
	@%p21 bra 	LBB3_83;
	and.b32  	%r565, %r10, 32;
	mov.f32 	%f2081, 0f7F800000;
	setp.ne.s32	%p73, %r565, 0;
	@%p73 bra 	LBB3_60;
	bra.uni 	LBB3_61;
LBB3_60:
	mov.f32 	%f2078, 0f00000000;
	mov.f32 	%f2079, %f2078;
	mov.f32 	%f2080, %f2078;
	bra.uni 	LBB3_208;
LBB3_27:
	mov.f32 	%f1970, 0f7F800000;
	mov.f32 	%f1971, %f275;
	mov.f32 	%f1972, %f276;
	mov.f32 	%f1973, %f277;
	mov.f32 	%f1974, %f278;
	mov.f32 	%f1975, %f279;
	mov.f32 	%f1976, %f280;
	mov.f32 	%f1977, %f281;
	mov.f32 	%f1978, %f282;
	mov.f32 	%f1979, %f283;
LBB3_29:
	or.b32  	%r35, %r334, %r332;
	// inline asm
	mov.b64 {_,%r336}, %rd86;
	// inline asm
	// inline asm
	call (%rd187), _rt_buffer_get_id_64, (%r336, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd192, [%rd187+632];
	mul.wide.s32 	%rd198, %r250, 112;
	// inline asm
	mov.b64 {_,%r340}, %rd192;
	// inline asm
	// inline asm
	call (%rd193), _rt_buffer_get_id_64, (%r340, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd199, %rd198, %rd193;
	ld.u32 	%r344, [%rd199+512];
	bfe.s32 	%r44, %r10, 2, 1;
	shr.u32 	%r345, %r10, 3;
	or.b32  	%r346, %r44, %r345;
	and.b32  	%r347, %r346, %r344;
	and.b32  	%r348, %r347, 1;
	setp.eq.b32	%p32, %r348, 1;
	@!%p32 bra 	LBB3_34;
	bra.uni 	LBB3_30;
LBB3_30:
	cvt.s64.s32	%rd11, %r250;
	and.b32  	%r349, %r44, 1;
	setp.eq.b32	%p33, %r349, 1;
	@%p33 bra 	LBB3_32;
	// inline asm
	mov.b64 {_,%r351}, %rd200;
	// inline asm
	// inline asm
	call (%rd201), _rt_callable_program_from_id_64, (%r351);
	// inline asm
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd91;
	.param .b32 param1;
	st.param.b32	[param1+0], %r249;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f13;
	st.param.f32	[param2+4], %f14;
	st.param.f32	[param2+8], %f15;
	st.param.f32	[param2+16], %f16;
	st.param.f32	[param2+20], %f17;
	st.param.f32	[param2+24], %f18;
	st.param.f32	[param2+32], %f19;
	st.param.f32	[param2+36], %f20;
	st.param.f32	[param2+40], %f21;
	.param .align 16 .b8 param3[48];
	st.param.f32	[param3+0], %f275;
	st.param.f32	[param3+4], %f276;
	st.param.f32	[param3+8], %f277;
	st.param.f32	[param3+16], %f278;
	st.param.f32	[param3+20], %f279;
	st.param.f32	[param3+24], %f280;
	st.param.f32	[param3+32], %f281;
	st.param.f32	[param3+36], %f282;
	st.param.f32	[param3+40], %f283;
	.param .align 8 .b8 retval0[32];
	prototype_2 : .callprototype (.param .align 8 .b8 _[32]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 16 .b8 _[48]);
	call (retval0), 
	%rd201, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_2;
	ld.param.f32	%f1980, [retval0+0];
	ld.param.f32	%f1981, [retval0+4];
	ld.param.f32	%f396, [retval0+8];
	ld.param.f32	%f397, [retval0+12];
	ld.param.f32	%f398, [retval0+16];
	ld.param.f32	%f399, [retval0+20];
	ld.param.b32	%r352, [retval0+24];
	
	//{
	}// Callseq End 2
LBB3_32:
	// inline asm
	mov.b64 {_,%r353}, %rd86;
	// inline asm
	// inline asm
	call (%rd203), _rt_buffer_get_id_64, (%r353, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd208, [%rd203+632];
	mul.lo.s64 	%rd214, %rd11, 112;
	// inline asm
	mov.b64 {_,%r357}, %rd208;
	// inline asm
	// inline asm
	call (%rd209), _rt_buffer_get_id_64, (%r357, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd215, %rd214, %rd209;
	ld.v2.f32 	{%f1498, %f1499}, [%rd215+600];
	ld.v2.f32 	{%f1500, %f1501}, [%rd215+608];
	sub.ftz.f32 	%f1502, %f1500, %f1498;
	sub.ftz.f32 	%f1503, %f1501, %f1499;
	fma.rn.ftz.f32 	%f1504, %f1981, %f1503, %f1499;
	fma.rn.ftz.f32 	%f1505, %f1980, %f1502, %f1498;
	setp.ge.ftz.f32	%p34, %f1505, 0f00000000;
	setp.le.ftz.f32	%p35, %f1505, 0f3F800000;
	and.pred  	%p36, %p34, %p35;
	setp.ge.ftz.f32	%p37, %f1504, 0f00000000;
	and.pred  	%p38, %p37, %p36;
	setp.le.ftz.f32	%p39, %f1504, 0f3F800000;
	and.pred  	%p40, %p39, %p38;
	@%p40 bra 	LBB3_33;
	bra.uni 	LBB3_34;
LBB3_33:
	mov.f32 	%f1985, 0f00000000;
	mov.f32 	%f1986, %f1985;
	mov.f32 	%f1987, %f1985;
	bra.uni 	LBB3_56;
LBB3_34:
	// inline asm
	mov.b64 {_,%r361}, %rd86;
	// inline asm
	// inline asm
	call (%rd217), _rt_buffer_get_id_64, (%r361, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd222, [%rd217+640];
	// inline asm
	mov.b64 {_,%r365}, %rd222;
	// inline asm
	// inline asm
	call (%rd223), _rt_buffer_get_id_64, (%r365, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd228, [%rd223+512];
	// inline asm
	mov.b64 {_,%r369}, %rd228;
	// inline asm
	// inline asm
	call (%rd229), _rt_buffer_get_id_64, (%r369, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r45, [%rd229+508];
	setp.lt.s32	%p41, %r45, 2;
	@%p41 bra 	LBB3_35;
	and.b32  	%r374, %r1624, 2048;
	and.b32  	%r375, %r1623, 32768;
	or.b32  	%r46, %r374, %r375;
	and.b32  	%r47, %r1623, 65536;
	shr.u32 	%r376, %r15, 19;
	not.b32 	%r377, %r376;
	and.b32  	%r48, %r377, 1;
	mov.f32 	%f1985, 0f00000000;
	mov.u32 	%r1625, %r262;
	mov.f32 	%f1986, %f1985;
	mov.f32 	%f1987, %f1985;
LBB3_37:
	// inline asm
	mov.b64 {_,%r378}, %rd86;
	// inline asm
	// inline asm
	call (%rd235), _rt_buffer_get_id_64, (%r378, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd240, [%rd235+640];
	// inline asm
	mov.b64 {_,%r382}, %rd240;
	// inline asm
	// inline asm
	call (%rd241), _rt_buffer_get_id_64, (%r382, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd246, [%rd241+512];
	mul.wide.s32 	%rd258, %r1625, 20;
	// inline asm
	mov.b64 {_,%r386}, %rd246;
	// inline asm
	// inline asm
	call (%rd247), _rt_buffer_get_id_64, (%r386, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd259, %rd258, %rd247;
	ld.u32 	%r395, [%rd259+516];
	ld.u64 	%rd252, [%rd235+616];
	cvt.s64.s32	%rd13, %r395;
	mul.wide.s32 	%rd260, %r395, 16;
	// inline asm
	mov.b64 {_,%r390}, %rd252;
	// inline asm
	// inline asm
	call (%rd253), _rt_buffer_get_id_64, (%r390, %r262, %r262, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd261, %rd260, %rd253;
	ld.f32 	%f409, [%rd261+516];
	setp.eq.ftz.f32	%p42, %f409, 0f00000000;
	@%p42 bra 	LBB3_38;
	bra.uni 	LBB3_39;
LBB3_38:
	mov.u32 	%r51, 0;
	bra.uni 	LBB3_40;
LBB3_39:
	setp.eq.ftz.f32	%p43, %f409, 0f7F800000;
	selp.b32	%r51, 2, 1, %p43;
LBB3_40:
	// inline asm
	mov.b64 {_,%r396}, %rd86;
	// inline asm
	mov.u32 	%r403, 1;
	// inline asm
	call (%rd263), _rt_buffer_get_id_64, (%r396, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd268, [%rd263+616];
	shl.b64 	%rd274, %rd13, 4;
	// inline asm
	mov.b64 {_,%r400}, %rd268;
	// inline asm
	// inline asm
	call (%rd269), _rt_buffer_get_id_64, (%r400, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd275, %rd274, %rd269;
	ld.f32 	%f410, [%rd275+512];
	setp.eq.ftz.f32	%p44, %f410, 0f00000000;
	@%p44 bra 	LBB3_41;
	bra.uni 	LBB3_42;
LBB3_41:
	mov.u32 	%r53, 2;
	bra.uni 	LBB3_43;
LBB3_42:
	setp.neu.ftz.f32	%p45, %f410, 0f40C90FDB;
	selp.u32	%r53, 1, 0, %p45;
LBB3_43:
	setp.eq.s32	%p46, %r46, 0;
	// inline asm
	mov.b64 {_,%r405}, %rd86;
	// inline asm
	// inline asm
	call (%rd277), _rt_buffer_get_id_64, (%r405, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd282, [%rd277+576];
	mul.lo.s64 	%rd288, %rd13, 24;
	// inline asm
	mov.b64 {_,%r409}, %rd282;
	// inline asm
	// inline asm
	call (%rd283), _rt_buffer_get_id_64, (%r409, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd14, %rd283, 512;
	add.s64 	%rd289, %rd288, %rd14;
	ld.u32 	%r413, [%rd289];
	shl.b32 	%r414, %r413, 1;
	and.b32  	%r415, %r414, 2;
	ld.u32 	%r416, [%rd289+4];
	setp.eq.s32	%p47, %r416, 1;
	selp.b32	%r417, 4, 0, %p47;
	ld.u32 	%r418, [%rd289+8];
	setp.eq.s32	%p48, %r418, 1;
	selp.b32	%r419, 8, 0, %p48;
	ld.u32 	%r420, [%rd289+12];
	setp.eq.s32	%p49, %r420, 1;
	selp.b32	%r421, 16, 0, %p49;
	setp.eq.s32	%p50, %r416, 2;
	selp.b32	%r422, 64, 0, %p50;
	setp.eq.s32	%p51, %r418, 2;
	selp.b32	%r423, 128, 0, %p51;
	setp.eq.s32	%p52, %r420, 2;
	selp.b32	%r424, 256, 0, %p52;
	or.b32  	%r425, %r415, %r417;
	or.b32  	%r426, %r425, %r422;
	or.b32  	%r427, %r426, %r419;
	or.b32  	%r428, %r427, %r423;
	or.b32  	%r429, %r428, %r421;
	or.b32  	%r430, %r429, %r424;
	or.b32  	%r431, %r430, 1;
	and.b32  	%r432, %r431, %r35;
	setp.ne.s32	%p53, %r432, 0;
	and.pred  	%p54, %p46, %p53;
	@!%p54 bra 	LBB3_55;
	bra.uni 	LBB3_44;
LBB3_44:
	setp.eq.s32	%p55, %r47, 0;
	@%p55 bra 	LBB3_46;
	ld.u32 	%r433, [%rd289+16];
	and.b32  	%r434, %r433, 1;
	setp.eq.b32	%p56, %r434, 1;
	@!%p56 bra 	LBB3_55;
	bra.uni 	LBB3_46;
LBB3_46:
	// inline asm
	mov.b64 {_,%r435}, %rd86;
	// inline asm
	// inline asm
	call (%rd293), _rt_buffer_get_id_64, (%r435, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd298, [%rd293+576];
	// inline asm
	mov.b64 {_,%r439}, %rd298;
	// inline asm
	// inline asm
	call (%rd299), _rt_buffer_get_id_64, (%r439, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd305, %rd288, %rd299;
	ld.u32 	%r443, [%rd305+532];
	and.b32  	%r444, %r443, 1;
	or.b32  	%r445, %r444, %r48;
	setp.eq.s32	%p57, %r445, 0;
	@%p57 bra 	LBB3_210;
	abs.s32 	%r457, %r16;
	// inline asm
	mov.b64 {_,%r446}, %rd86;
	// inline asm
	// inline asm
	call (%rd307), _rt_buffer_get_id_64, (%r446, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd312, [%rd307+544];
	// inline asm
	mov.b64 {_,%r450}, %rd312;
	// inline asm
	// inline asm
	call (%rd313), _rt_buffer_get_id_64, (%r450, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r458, [%rd313+508];
	add.s32 	%r1630, %r458, -1;
	mul.wide.s32 	%rd318, %r457, 8;
	add.s64 	%rd319, %rd313, %rd318;
	ld.u32 	%r56, [%rd319+512];
	ld.u32 	%r57, [%rd319+516];
	setp.ge.s32	%p58, %r56, %r57;
	@%p58 bra 	LBB3_209;
	or.b32  	%r454, %r51, 8;
	shl.b32 	%r455, %r403, %r454;
	shl.b32 	%r456, %r403, %r53;
	or.b32  	%r54, %r456, %r455;
	// inline asm
	mov.b64 {_,%r460}, %rd86;
	// inline asm
	// inline asm
	call (%rd321), _rt_buffer_get_id_64, (%r460, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd326, [%rd321+552];
	// inline asm
	mov.b64 {_,%r464}, %rd326;
	// inline asm
	// inline asm
	call (%rd327), _rt_buffer_get_id_64, (%r464, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1628, %r57, %r56;
	mul.wide.s32 	%rd332, %r56, 8;
	or.b64  	%rd1216, %rd332, 4;
LBB3_49:
	add.s64 	%rd18, %rd327, 512;
	add.s64 	%rd333, %rd1216, %rd18;
	ld.u32 	%r467, [%rd333+-4];
	and.b32  	%r468, %r467, %r54;
	setp.ne.s32	%p59, %r468, %r54;
	@%p59 bra 	LBB3_51;
	add.s64 	%rd334, %rd18, %rd1216;
	ld.u32 	%r1630, [%rd334];
LBB3_51:
	add.s32 	%r1628, %r1628, -1;
	add.s64 	%rd1216, %rd1216, 8;
	setp.ne.s32	%p60, %r1628, 0;
	@%p60 bra 	LBB3_49;
	bra.uni 	LBB3_52;
LBB3_210:
	bra.uni 	LBB3_55;
LBB3_209:
LBB3_52:
	shr.u32 	%r477, %r1630, 31;
	// inline asm
	mov.b64 {_,%r469}, %rd86;
	// inline asm
	// inline asm
	call (%rd336), _rt_buffer_get_id_64, (%r469, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd341, [%rd336+560];
	// inline asm
	mov.b64 {_,%r473}, %rd341;
	// inline asm
	// inline asm
	call (%rd342), _rt_buffer_get_id_64, (%r473, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r478, [%rd342+512];
	and.b32  	%r479, %r478, 1;
	setp.eq.s32	%p61, %r479, %r477;
	@%p61 bra 	LBB3_211;
	bra.uni 	LBB3_53;
LBB3_211:
	bra.uni 	LBB3_55;
LBB3_53:
	setp.eq.ftz.f32	%p62, %f409, 0f7F800000;
	setp.eq.ftz.f32	%p63, %f410, 0f40C90FDB;
	and.pred  	%p64, %p62, %p63;
	@!%p64 bra 	LBB3_55;
	bra.uni 	LBB3_54;
LBB3_54:
	cvt.s64.s32	%rd12, %r1625;
	// inline asm
	mov.b64 {_,%r481}, %rd86;
	// inline asm
	// inline asm
	call (%rd348), _rt_buffer_get_id_64, (%r481, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd353, [%rd348+640];
	// inline asm
	mov.b64 {_,%r485}, %rd353;
	// inline asm
	// inline asm
	call (%rd354), _rt_buffer_get_id_64, (%r485, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd359, [%rd354+512];
	mul.lo.s64 	%rd373, %rd12, 20;
	// inline asm
	mov.b64 {_,%r489}, %rd359;
	// inline asm
	// inline asm
	call (%rd360), _rt_buffer_get_id_64, (%r489, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd374, %rd360, %rd373;
	ld.u32 	%r498, [%rd374+528];
	ld.u64 	%rd365, [%rd348+608];
	mul.wide.s32 	%rd375, %r498, 80;
	// inline asm
	mov.b64 {_,%r493}, %rd365;
	// inline asm
	// inline asm
	call (%rd366), _rt_buffer_get_id_64, (%r493, %r403, %r403, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd376, %rd375, %rd366;
	ld.u64 	%rd377, [%rd376+520];
	ld.u64 	%rd371, [%rd376+512];
	ld.u32 	%r499, [%rd374+520];
	// inline asm
	mov.b64 {_,%r497}, %rd371;
	// inline asm
	// inline asm
	call (%rd372), _rt_callable_program_from_id_64, (%r497);
	// inline asm
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd377;
	.param .b32 param1;
	st.param.b32	[param1+0], %r499;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f235;
	st.param.f32	[param2+4], %f236;
	st.param.f32	[param2+8], %f237;
	st.param.f32	[param2+16], %f238;
	st.param.f32	[param2+20], %f239;
	st.param.f32	[param2+24], %f240;
	st.param.f32	[param2+32], %f241;
	st.param.f32	[param2+36], %f242;
	st.param.f32	[param2+40], %f243;
	.param .align 16 .b8 param3[48];
	st.param.f32	[param3+0], %f275;
	st.param.f32	[param3+4], %f276;
	st.param.f32	[param3+8], %f277;
	st.param.f32	[param3+16], %f278;
	st.param.f32	[param3+20], %f279;
	st.param.f32	[param3+24], %f280;
	st.param.f32	[param3+32], %f281;
	st.param.f32	[param3+36], %f282;
	st.param.f32	[param3+40], %f283;
	.param .align 16 .b8 retval0[32];
	prototype_3 : .callprototype (.param .align 16 .b8 _[32]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 16 .b8 _[48]);
	call (retval0), 
	%rd372, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_3;
	ld.param.f32	%f1512, [retval0+0];
	ld.param.f32	%f1513, [retval0+4];
	ld.param.f32	%f1514, [retval0+8];
	ld.param.f32	%f1515, [retval0+16];
	ld.param.f32	%f1516, [retval0+20];
	ld.param.f32	%f1517, [retval0+24];
	
	//{
	}// Callseq End 3
	setp.lt.ftz.f32	%p65, %f1515, %f888;
	add.ftz.f32 	%f1518, %f1985, %f1512;
	add.ftz.f32 	%f1519, %f1986, %f1513;
	add.ftz.f32 	%f1520, %f1987, %f1514;
	selp.f32	%f1987, %f1520, %f1987, %p65;
	selp.f32	%f1986, %f1519, %f1986, %p65;
	selp.f32	%f1985, %f1518, %f1985, %p65;
LBB3_55:
	add.s32 	%r1625, %r1625, 1;
	setp.ne.s32	%p66, %r1625, %r45;
	@%p66 bra 	LBB3_37;
	bra.uni 	LBB3_56;
LBB3_35:
	mov.f32 	%f1985, 0f00000000;
	mov.f32 	%f1986, %f1985;
	mov.f32 	%f1987, %f1985;
LBB3_56:
	mul.ftz.f32 	%f2078, %f271, %f1985;
	mul.ftz.f32 	%f2079, %f272, %f1986;
	mul.ftz.f32 	%f2080, %f273, %f1987;
	ld.u32 	%r66, [%rd2];
	mov.f32 	%f2081, 0f7F800000;
	setp.gt.s32	%p67, %r66, 15;
	@%p67 bra 	LBB3_243;
	add.ftz.f32 	%f297, %f888, %f268;
	add.s32 	%r500, %r66, 1;
	st.u32 	[%rd2], %r500;
	mul.wide.s32 	%rd378, %r66, 112;
	add.s64 	%rd379, %rd88, %rd378;
	st.f32 	[%rd379+8], %f330;
	st.f32 	[%rd379+24], %f333;
	mov.b32 	 %r501, %f328;
	cvt.u64.u32	%rd380, %r501;
	mov.b32 	 %r502, %f329;
	cvt.u64.u32	%rd381, %r502;
	shl.b64 	%rd382, %rd381, 32;
	or.b64  	%rd383, %rd380, %rd382;
	st.u64 	[%rd379], %rd383;
	st.f32 	[%rd379+40], %f336;
	mov.b32 	 %r503, %f331;
	cvt.u64.u32	%rd384, %r503;
	mov.b32 	 %r504, %f332;
	cvt.u64.u32	%rd385, %r504;
	shl.b64 	%rd386, %rd385, 32;
	or.b64  	%rd387, %rd384, %rd386;
	st.u64 	[%rd379+16], %rd387;
	st.f32 	[%rd379+56], %f1973;
	mov.b32 	 %r505, %f334;
	cvt.u64.u32	%rd388, %r505;
	mov.b32 	 %r506, %f335;
	cvt.u64.u32	%rd389, %r506;
	shl.b64 	%rd390, %rd389, 32;
	or.b64  	%rd391, %rd388, %rd390;
	st.u64 	[%rd379+32], %rd391;
	st.f32 	[%rd379+72], %f1976;
	mov.b32 	 %r507, %f1971;
	cvt.u64.u32	%rd392, %r507;
	mov.b32 	 %r508, %f1972;
	cvt.u64.u32	%rd393, %r508;
	shl.b64 	%rd394, %rd393, 32;
	or.b64  	%rd395, %rd392, %rd394;
	st.u64 	[%rd379+48], %rd395;
	st.f32 	[%rd379+88], %f1979;
	mov.b32 	 %r509, %f1974;
	cvt.u64.u32	%rd396, %r509;
	mov.b32 	 %r510, %f1975;
	cvt.u64.u32	%rd397, %r510;
	shl.b64 	%rd398, %rd397, 32;
	or.b64  	%rd399, %rd396, %rd398;
	st.u64 	[%rd379+64], %rd399;
	st.f32 	[%rd379+96], %f1970;
	mov.b32 	 %r511, %f1977;
	cvt.u64.u32	%rd400, %r511;
	mov.b32 	 %r512, %f1978;
	cvt.u64.u32	%rd401, %r512;
	shl.b64 	%rd402, %rd401, 32;
	or.b64  	%rd403, %rd400, %rd402;
	st.u64 	[%rd379+80], %rd403;
	add.s64 	%rd404, %rd89, %rd378;
	st.f32 	[%rd404+88], %f267;
	mov.b32 	 %r513, %f265;
	cvt.u64.u32	%rd405, %r513;
	mov.b32 	 %r514, %f266;
	cvt.u64.u32	%rd406, %r514;
	shl.b64 	%rd407, %rd406, 32;
	or.b64  	%rd408, %rd405, %rd407;
	st.u64 	[%rd404+80], %rd408;
	st.f32 	[%rd404+72], %f264;
	mov.b32 	 %r515, %f262;
	cvt.u64.u32	%rd409, %r515;
	mov.b32 	 %r516, %f263;
	cvt.u64.u32	%rd410, %r516;
	shl.b64 	%rd411, %rd410, 32;
	or.b64  	%rd412, %rd409, %rd411;
	st.u64 	[%rd404+64], %rd412;
	st.f32 	[%rd404+56], %f261;
	mov.b32 	 %r517, %f259;
	cvt.u64.u32	%rd413, %r517;
	mov.b32 	 %r518, %f260;
	cvt.u64.u32	%rd414, %r518;
	shl.b64 	%rd415, %rd414, 32;
	or.b64  	%rd416, %rd413, %rd415;
	st.u64 	[%rd404+48], %rd416;
	st.f32 	[%rd404+24], %f273;
	mov.b32 	 %r519, %f271;
	cvt.u64.u32	%rd417, %r519;
	mov.b32 	 %r520, %f272;
	cvt.u64.u32	%rd418, %r520;
	shl.b64 	%rd419, %rd418, 32;
	or.b64  	%rd420, %rd417, %rd419;
	st.u64 	[%rd404+16], %rd420;
	st.f32 	[%rd404+104], %f270;
	st.f32 	[%rd404+100], %f269;
	st.f32 	[%rd404+96], %f297;
	st.u32 	[%rd404+44], %r1641;
	st.u32 	[%rd404+40], %r9;
	st.f32 	[%rd404+36], %f274;
	st.f32 	[%rd404+32], %f257;
	st.u32 	[%rd404+8], %r10;
	st.u32 	[%rd404+4], %r16;
	st.u32 	[%rd404], %r35;
	st.u32 	[%rd404+108], %r13;
	bra.uni 	LBB3_208;
LBB3_243:
	bra.uni 	LBB3_208;
LBB3_83:
	mov.f32 	%f1555, 0f3F800000;
	ld.u64 	%rd534, [%rd20+88];
	mul.lo.s64 	%rd540, %rd1, 80;
	// inline asm
	mov.b64 {_,%r759}, %rd534;
	// inline asm
	// inline asm
	call (%rd535), _rt_buffer_get_id_64, (%r759, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd26, %rd535, 512;
	add.s64 	%rd541, %rd540, %rd26;
	ld.u32 	%r89, [%rd541];
	setp.eq.s32	%p87, %r89, 0;
	mov.f32 	%f2066, 0f00000000;
	mov.u32 	%r1640, 0;
	@%p87 bra 	LBB3_84;
	ld.u32 	%r780, [%rd541+8];
	ld.u64 	%rd542, [%rd541+16];
	// inline asm
	mov.b64 {%r764,_}, %rd542;
	// inline asm
	mov.u32 	%r790, 2;
	mov.u32 	%r791, 0;
	mov.f32 	%f1633, 0f00000000;
	// inline asm
	call (%f2004,%f1604,%f1605,%f1606), _rt_texture_get_level_id, (%r764, %r790, %f882, %f883, %f1633, %r791, %f1633);
	// inline asm
	// inline asm
	mov.b64 {_,%r768}, %rd86;
	// inline asm
	// inline asm
	call (%rd544), _rt_buffer_get_id_64, (%r768, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd549, [%rd544+536];
	mul.wide.s32 	%rd563, %r780, 32;
	// inline asm
	mov.b64 {_,%r772}, %rd549;
	// inline asm
	// inline asm
	call (%rd550), _rt_buffer_get_id_64, (%r772, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd27, %rd550, 512;
	add.s64 	%rd564, %rd563, %rd27;
	ld.u32 	%r781, [%rd564];
	setp.lt.s32	%p88, %r781, 4;
	selp.f32	%f2006, %f2004, %f1605, %p88;
	selp.f32	%f2005, %f2004, %f1604, %p88;
	ld.u64 	%rd555, [%rd544+600];
	// inline asm
	mov.b64 {_,%r776}, %rd555;
	// inline asm
	// inline asm
	call (%rd556), _rt_buffer_get_id_64, (%r776, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd28, %rd556, 512;
	add.s64 	%rd565, %rd540, %rd28;
	ld.u32 	%r782, [%rd565+24];
	and.b32  	%r783, %r782, 1;
	setp.eq.b32	%p89, %r783, 1;
	@!%p89 bra 	LBB3_87;
	bra.uni 	LBB3_86;
LBB3_86:
	ld.u32 	%r796, [%rd565+32];
	ld.u64 	%rd568, [%rd565+40];
	mul.wide.s32 	%rd571, %r796, 32;
	add.s64 	%rd572, %rd571, %rd27;
	ld.u32 	%r797, [%rd572+24];
	// inline asm
	mov.b64 {%r785,_}, %rd568;
	// inline asm
	mov.f32 	%f1624, 0f3F000000;
	// inline asm
	call (%f1611,%f1612,%f1613,%f1614), _rt_texture_get_level_id, (%r785, %r790, %f2004, %f1624, %f1633, %r791, %f1633);
	// inline asm
	setp.gt.s32	%p90, %r797, 0;
	selp.f32	%f2004, %f1611, 0f00000000, %p90;
	// inline asm
	mov.b64 {%r789,_}, %rd568;
	// inline asm
	// inline asm
	call (%f1619,%f1620,%f1621,%f1622), _rt_texture_get_level_id, (%r789, %r790, %f2005, %f1624, %f1633, %r791, %f1633);
	// inline asm
	selp.f32	%f2005, %f1619, 0f00000000, %p90;
	// inline asm
	mov.b64 {%r793,_}, %rd568;
	// inline asm
	// inline asm
	call (%f1627,%f1628,%f1629,%f1630), _rt_texture_get_level_id, (%r793, %r790, %f2006, %f1624, %f1633, %r791, %f1633);
	// inline asm
	selp.f32	%f2006, %f1627, 0f00000000, %p90;
	bra.uni 	LBB3_88;
LBB3_12:
	mul.ftz.f32 	%f1020, %f41, %f925;
	mul.ftz.f32 	%f1021, %f41, %f923;
	mul.ftz.f32 	%f1022, %f41, %f924;
	mul.ftz.f32 	%f1023, %f44, %f925;
	mul.ftz.f32 	%f1024, %f44, %f923;
	mul.ftz.f32 	%f1025, %f44, %f924;
	mul.ftz.f32 	%f1026, %f47, %f925;
	mul.ftz.f32 	%f1027, %f47, %f923;
	mul.ftz.f32 	%f1028, %f47, %f924;
	fma.rn.ftz.f32 	%f1029, %f40, %f920, %f1022;
	fma.rn.ftz.f32 	%f1030, %f40, %f919, %f1021;
	fma.rn.ftz.f32 	%f1031, %f40, %f921, %f1020;
	fma.rn.ftz.f32 	%f1032, %f43, %f920, %f1025;
	fma.rn.ftz.f32 	%f1033, %f43, %f919, %f1024;
	fma.rn.ftz.f32 	%f1034, %f43, %f921, %f1023;
	fma.rn.ftz.f32 	%f1035, %f46, %f920, %f1028;
	fma.rn.ftz.f32 	%f1036, %f46, %f919, %f1027;
	fma.rn.ftz.f32 	%f1037, %f46, %f921, %f1026;
	fma.rn.ftz.f32 	%f1038, %f42, %f947, %f1031;
	fma.rn.ftz.f32 	%f1039, %f42, %f945, %f1030;
	fma.rn.ftz.f32 	%f1040, %f42, %f946, %f1029;
	fma.rn.ftz.f32 	%f1041, %f45, %f947, %f1034;
	fma.rn.ftz.f32 	%f1042, %f45, %f945, %f1033;
	fma.rn.ftz.f32 	%f1043, %f45, %f946, %f1032;
	fma.rn.ftz.f32 	%f1044, %f48, %f947, %f1037;
	fma.rn.ftz.f32 	%f1045, %f48, %f945, %f1036;
	fma.rn.ftz.f32 	%f1046, %f48, %f946, %f1035;
	mul.ftz.f32 	%f1047, %f1040, %f99;
	mul.ftz.f32 	%f1048, %f1040, %f102;
	fma.rn.ftz.f32 	%f1049, %f1043, %f99, %f1048;
	mul.ftz.f32 	%f1050, %f1040, %f105;
	fma.rn.ftz.f32 	%f1051, %f1046, %f99, %f1050;
	fma.rn.ftz.f32 	%f1052, %f1039, %f98, %f1047;
	fma.rn.ftz.f32 	%f1053, %f1039, %f101, %f1049;
	fma.rn.ftz.f32 	%f1054, %f1042, %f98, %f1053;
	fma.rn.ftz.f32 	%f1055, %f1039, %f104, %f1051;
	fma.rn.ftz.f32 	%f1056, %f1045, %f98, %f1055;
	fma.rn.ftz.f32 	%f1057, %f1038, %f100, %f1052;
	fma.rn.ftz.f32 	%f1058, %f1038, %f103, %f1054;
	fma.rn.ftz.f32 	%f1059, %f1041, %f100, %f1058;
	fma.rn.ftz.f32 	%f1060, %f1038, %f106, %f1056;
	fma.rn.ftz.f32 	%f1061, %f1044, %f100, %f1060;
	fma.rn.ftz.f32 	%f109, %f1062, %f1057, %f1038;
	fma.rn.ftz.f32 	%f107, %f1063, %f1057, %f1039;
	fma.rn.ftz.f32 	%f108, %f1064, %f1057, %f1040;
	fma.rn.ftz.f32 	%f1065, %f1062, %f1059, %f1041;
	neg.ftz.f32 	%f1066, %f103;
	fma.rn.ftz.f32 	%f112, %f1066, %f1057, %f1065;
	fma.rn.ftz.f32 	%f1067, %f1064, %f1059, %f1043;
	neg.ftz.f32 	%f1068, %f102;
	fma.rn.ftz.f32 	%f111, %f1068, %f1057, %f1067;
	fma.rn.ftz.f32 	%f1069, %f1063, %f1059, %f1042;
	neg.ftz.f32 	%f1070, %f101;
	fma.rn.ftz.f32 	%f110, %f1070, %f1057, %f1069;
	fma.rn.ftz.f32 	%f1071, %f1062, %f1061, %f1044;
	neg.ftz.f32 	%f1072, %f106;
	fma.rn.ftz.f32 	%f115, %f1072, %f1057, %f1071;
	fma.rn.ftz.f32 	%f1073, %f1064, %f1061, %f1046;
	neg.ftz.f32 	%f1074, %f105;
	fma.rn.ftz.f32 	%f114, %f1074, %f1057, %f1073;
	fma.rn.ftz.f32 	%f1075, %f1063, %f1061, %f1045;
	neg.ftz.f32 	%f1076, %f104;
	fma.rn.ftz.f32 	%f113, %f1076, %f1057, %f1075;
	mul.ftz.f32 	%f1077, %f108, %f108;
	mul.ftz.f32 	%f1078, %f107, %f110;
	mul.ftz.f32 	%f1079, %f108, %f111;
	mul.ftz.f32 	%f1080, %f109, %f112;
	fma.rn.ftz.f32 	%f118, %f109, %f112, %f1080;
	fma.rn.ftz.f32 	%f117, %f108, %f111, %f1079;
	fma.rn.ftz.f32 	%f116, %f107, %f110, %f1078;
	mul.ftz.f32 	%f1081, %f107, %f113;
	mul.ftz.f32 	%f1082, %f108, %f114;
	mul.ftz.f32 	%f1083, %f109, %f115;
	fma.rn.ftz.f32 	%f121, %f109, %f115, %f1083;
	fma.rn.ftz.f32 	%f120, %f108, %f114, %f1082;
	fma.rn.ftz.f32 	%f119, %f107, %f113, %f1081;
	fma.rn.ftz.f32 	%f1084, %f107, %f107, %f1077;
	fma.rn.ftz.f32 	%f1085, %f109, %f109, %f1084;
	lg2.approx.ftz.f32 	%f1086, %f1085;
	mul.ftz.f32 	%f1087, %f1086, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1088, %f1087;
	mul.ftz.f32 	%f122, %f1088, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f123, %f1085;
	add.ftz.f32 	%f1173, %f119, %f120;
	add.ftz.f32 	%f1174, %f121, %f1173;
	mul.ftz.f32 	%f1175, %f122, %f1174;
	mul.ftz.f32 	%f1176, %f107, %f1175;
	mul.ftz.f32 	%f1177, %f108, %f1175;
	mul.ftz.f32 	%f1178, %f109, %f1175;
	fma.rn.ftz.f32 	%f212, %f123, %f115, %f1178;
	fma.rn.ftz.f32 	%f211, %f123, %f114, %f1177;
	fma.rn.ftz.f32 	%f210, %f123, %f113, %f1176;
	add.ftz.f32 	%f1179, %f116, %f117;
	add.ftz.f32 	%f1180, %f118, %f1179;
	mul.ftz.f32 	%f1181, %f122, %f1180;
	mul.ftz.f32 	%f1182, %f107, %f1181;
	mul.ftz.f32 	%f1183, %f108, %f1181;
	mul.ftz.f32 	%f1184, %f109, %f1181;
	fma.rn.ftz.f32 	%f209, %f123, %f112, %f1184;
	fma.rn.ftz.f32 	%f208, %f123, %f111, %f1183;
	fma.rn.ftz.f32 	%f207, %f123, %f110, %f1182;
	mul.ftz.f32 	%f204, %f123, %f107;
	mul.ftz.f32 	%f205, %f123, %f108;
	mul.ftz.f32 	%f206, %f123, %f109;
	bra.uni 	LBB3_15;
LBB3_19:
	mov.u32 	%r1621, 0;
	mov.u32 	%r1622, %r1621;
	mov.u32 	%r1623, %r15;
	mov.u32 	%r1624, %r15;
	bra.uni 	LBB3_25;
LBB3_61:
	ld.u64 	%rd447, [%rd20+80];
	mul.wide.s32 	%rd453, %r248, 112;
	// inline asm
	mov.b64 {_,%r566}, %rd447;
	// inline asm
	// inline asm
	call (%rd448), _rt_buffer_get_id_64, (%r566, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd454, %rd453, %rd448;
	ld.f32 	%f1561, [%rd454+516];
	setp.gt.ftz.f32	%p74, %f1561, 0f00000000;
	@%p74 bra 	LBB3_63;
	bra.uni 	LBB3_62;
LBB3_63:
	setp.lt.s32	%p75, %r1641, 8;
	@%p75 bra 	LBB3_65;
	bra.uni 	LBB3_64;
LBB3_65:
	mov.f32 	%f1993, 0f00000000;
	setp.lt.s32	%p76, %r1642, 1;
	@%p76 bra 	LBB3_212;
	and.b32  	%r695, %r1641, 63;
	ld.u64 	%rd455, [%rd20];
	mul.wide.u32 	%rd461, %r695, 4;
	// inline asm
	mov.b64 {_,%r691}, %rd455;
	// inline asm
	// inline asm
	call (%rd456), _rt_buffer_get_id_64, (%r691, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd462, %rd461, %rd456;
	ld.u32 	%r72, [%rd462+512];
	cvt.rn.f32.s32	%f1564, %r72;
	rcp.approx.ftz.f32 	%f445, %f1564;
	mov.f32 	%f1991, %f445;
LBB3_67:
	setp.ne.s32	%p77, %r72, 0;
	selp.b32	%r696, %r72, %r1642, %p77;
	rem.s32 	%r697, %r1642, %r696;
	cvt.rn.f32.s32	%f1565, %r697;
	fma.rn.ftz.f32 	%f1993, %f1991, %f1565, %f1993;
	mul.ftz.f32 	%f1991, %f445, %f1991;
	selp.b32	%r698, %r72, -2147483648, %p77;
	div.s32 	%r1642, %r1642, %r698;
	setp.gt.s32	%p78, %r1642, 0;
	@%p78 bra 	LBB3_67;
	bra.uni 	LBB3_68;
LBB3_84:
	mov.f32 	%f2007, %f2066;
	mov.f32 	%f2008, %f2066;
	mov.f32 	%f2009, %f2066;
	mov.u32 	%r1638, %r1640;
	mov.f32 	%f2010, %f1555;
	mov.f32 	%f2011, %f1555;
	mov.f32 	%f2012, %f1555;
	bra.uni 	LBB3_89;
LBB3_62:
	bra.uni 	LBB3_75;
LBB3_87:
LBB3_88:
	setp.eq.s32	%p91, %r89, 2;
	selp.b32	%r798, -1, 0, %p91;
	mul.ftz.f32 	%f1635, %f233, %f2006;
	mul.ftz.f32 	%f1636, %f232, %f2005;
	mul.ftz.f32 	%f1637, %f231, %f2004;
	selp.f32	%f2007, 0f00000000, %f1637, %p91;
	selp.f32	%f2008, 0f00000000, %f1636, %p91;
	selp.f32	%f2009, 0f00000000, %f1635, %p91;
	not.b32 	%r1638, %r798;
	selp.f32	%f2011, %f2005, 0f3F800000, %p91;
	selp.f32	%f2010, %f2004, 0f3F800000, %p91;
	selp.f32	%f2012, %f2006, 0f3F800000, %p91;
LBB3_89:
	// inline asm
	mov.b64 {_,%r799}, %rd86;
	// inline asm
	// inline asm
	call (%rd574), _rt_buffer_get_id_64, (%r799, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd579, [%rd574+648];
	shl.b64 	%rd591, %rd1, 3;
	// inline asm
	mov.b64 {_,%r803}, %rd579;
	// inline asm
	// inline asm
	call (%rd580), _rt_buffer_get_id_64, (%r803, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd592, %rd591, %rd580;
	ld.u64 	%rd29, [%rd592+512];
	// inline asm
	mov.b64 {_,%r807}, %rd29;
	// inline asm
	// inline asm
	call (%rd586), _rt_buffer_get_id_64, (%r807, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r92, [%rd586+508];
	and.b32  	%r93, %r1638, 1;
	setp.lt.s32	%p92, %r92, 2;
	@%p92 bra 	LBB3_217;
	mul.ftz.f32 	%f531, %f231, 0f3EA2F983;
	mul.ftz.f32 	%f532, %f232, 0f3EA2F983;
	mul.ftz.f32 	%f533, %f233, 0f3EA2F983;
	mul.ftz.f32 	%f1642, %f23, %f288;
	fma.rn.ftz.f32 	%f1643, %f22, %f287, %f1642;
	fma.rn.ftz.f32 	%f537, %f24, %f289, %f1643;
	mul.wide.s32 	%rd593, %r248, 112;
	or.b64  	%rd30, %rd593, 4;
	or.b64  	%rd31, %rd593, 12;
	add.s64 	%rd32, %rd149, 40;
	add.s64 	%rd34, %rd149, 36;
	add.s64 	%rd33, %rd149, 28;
	bfe.u32 	%r94, %r15, 9, 1;
	add.s64 	%rd35, %rd149, 44;
	and.b32  	%r95, %r15, 668096;
	bfe.u32 	%r96, %r15, 10, 1;
	add.s32 	%r97, %r9, 1;
	mov.f32 	%f2015, 0f00000000;
	mov.u32 	%r1640, 0;
	mov.u32 	%r824, 1;
	neg.ftz.f32 	%f1690, %f296;
	mov.u32 	%r1639, %r824;
	mov.u32 	%r1645, %r1640;
	mov.u32 	%r1646, %r1640;
	mov.f32 	%f2016, %f2015;
LBB3_91:
	mul.wide.s32 	%rd613, %r1639, 20;
	// inline asm
	mov.b64 {_,%r814}, %rd29;
	// inline asm
	// inline asm
	call (%rd596), _rt_buffer_get_id_64, (%r814, %r824, %r824, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd37, %rd596, 512;
	add.s64 	%rd614, %rd613, %rd37;
	ld.u32 	%r106, [%rd614+4];
	// inline asm
	mov.b64 {_,%r818}, %rd86;
	// inline asm
	// inline asm
	call (%rd602), _rt_buffer_get_id_64, (%r818, %r824, %r824, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd607, [%rd602+616];
	mul.wide.s32 	%rd615, %r106, 16;
	// inline asm
	mov.b64 {_,%r822}, %rd607;
	// inline asm
	// inline asm
	call (%rd608), _rt_buffer_get_id_64, (%r822, %r824, %r824, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd616, %rd615, %rd608;
	ld.f32 	%f1644, [%rd616+516];
	setp.eq.ftz.f32	%p93, %f1644, 0f7F800000;
	ld.f32 	%f1645, [%rd616+512];
	setp.eq.ftz.f32	%p94, %f1645, 0f40C90FDB;
	and.pred  	%p95, %p93, %p94;
	@%p95 bra 	LBB3_216;
	bra.uni 	LBB3_92;
LBB3_216:
	bra.uni 	LBB3_108;
LBB3_92:
	cvt.s64.s32	%rd36, %r1639;
	add.s64 	%rd38, %rd602, 512;
	mul.lo.s64 	%rd625, %rd36, 20;
	add.s64 	%rd626, %rd625, %rd37;
	ld.u32 	%r832, [%rd626+16];
	ld.u64 	%rd617, [%rd38+96];
	mul.wide.s32 	%rd627, %r832, 80;
	// inline asm
	mov.b64 {_,%r826}, %rd617;
	// inline asm
	mov.u32 	%r882, 1;
	// inline asm
	call (%rd618), _rt_buffer_get_id_64, (%r826, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd628, %rd627, %rd618;
	ld.u64 	%rd629, [%rd628+536];
	ld.u64 	%rd623, [%rd628+528];
	ld.u32 	%r833, [%rd626+8];
	// inline asm
	mov.b64 {_,%r830}, %rd623;
	// inline asm
	// inline asm
	call (%rd624), _rt_callable_program_from_id_64, (%r830);
	// inline asm
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd629;
	.param .b32 param1;
	st.param.b32	[param1+0], %r833;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f13;
	st.param.f32	[param2+4], %f14;
	st.param.f32	[param2+8], %f15;
	st.param.f32	[param2+16], %f16;
	st.param.f32	[param2+20], %f17;
	st.param.f32	[param2+24], %f18;
	st.param.f32	[param2+32], %f19;
	st.param.f32	[param2+36], %f20;
	st.param.f32	[param2+40], %f21;
	.param .align 8 .b8 param3[48];
	st.param.b32	[param3+0], %r1640;
	st.param.f32	[param3+8], %f2013;
	st.param.f32	[param3+12], %f2014;
	st.param.b32	[param3+16], %r1641;
	st.param.b32	[param3+20], %r1642;
	st.param.b32	[param3+24], %r1643;
	st.param.b32	[param3+28], %r1644;
	st.param.b32	[param3+32], %r1645;
	st.param.b32	[param3+36], %r1646;
	st.param.f32	[param3+40], %f2015;
	st.param.f32	[param3+44], %f2016;
	.param .align 16 .b8 retval0[144];
	prototype_4 : .callprototype (.param .align 16 .b8 _[144]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 8 .b8 _[48]);
	call (retval0), 
	%rd624, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_4;
	ld.param.f32	%f551, [retval0+0];
	ld.param.f32	%f552, [retval0+4];
	ld.param.f32	%f553, [retval0+8];
	ld.param.f32	%f2020, [retval0+16];
	ld.param.f32	%f2021, [retval0+20];
	ld.param.f32	%f2022, [retval0+24];
	ld.param.f32	%f2023, [retval0+32];
	ld.param.f32	%f2024, [retval0+36];
	ld.param.f32	%f2025, [retval0+40];
	ld.param.f32	%f2026, [retval0+48];
	ld.param.f32	%f2027, [retval0+52];
	ld.param.f32	%f2028, [retval0+56];
	ld.param.f32	%f2029, [retval0+64];
	ld.param.f32	%f564, [retval0+68];
	ld.param.f32	%f565, [retval0+72];
	ld.param.f32	%f566, [retval0+76];
	ld.param.f32	%f567, [retval0+80];
	ld.param.f32	%f568, [retval0+84];
	ld.param.b32	%r1640, [retval0+88];
	ld.param.f32	%f2013, [retval0+96];
	ld.param.f32	%f2014, [retval0+100];
	ld.param.b32	%r1641, [retval0+104];
	ld.param.b32	%r1642, [retval0+108];
	ld.param.b32	%r1643, [retval0+112];
	ld.param.b32	%r1644, [retval0+116];
	ld.param.b32	%r1645, [retval0+120];
	ld.param.b32	%r1646, [retval0+124];
	ld.param.f32	%f2015, [retval0+128];
	ld.param.f32	%f2016, [retval0+132];
	
	//{
	}// Callseq End 4
	setp.ne.s32	%p96, %r93, 0;
	@%p96 bra 	LBB3_93;
	bra.uni 	LBB3_94;
LBB3_93:
	mov.f32 	%f2017, 0f00000000;
	mov.f32 	%f2018, %f2017;
	mov.f32 	%f2019, %f2017;
	bra.uni 	LBB3_95;
LBB3_94:
	mul.ftz.f32 	%f1649, %f32, %f2021;
	fma.rn.ftz.f32 	%f1650, %f31, %f2020, %f1649;
	fma.rn.ftz.f32 	%f1651, %f33, %f2022, %f1650;
	mul.ftz.f32 	%f1652, %f23, %f2021;
	fma.rn.ftz.f32 	%f1653, %f22, %f2020, %f1652;
	fma.rn.ftz.f32 	%f1654, %f24, %f2022, %f1653;
	mul.ftz.f32 	%f1655, %f537, %f1654;
	setp.ltu.ftz.f32	%p97, %f1655, 0f00000000;
	setp.lt.ftz.f32	%p98, %f1651, 0f00000000;
	setp.lt.ftz.f32	%p99, %f1654, 0f00000000;
	xor.pred  	%p100, %p98, %p99;
	or.pred  	%p101, %p100, %p97;
	selp.f32	%f1656, 0f00000000, %f531, %p101;
	selp.f32	%f1657, 0f00000000, %f532, %p101;
	selp.f32	%f1658, 0f00000000, %f533, %p101;
	neg.ftz.f32 	%f1659, %f1651;
	selp.f32	%f1660, %f1659, %f1651, %p98;
	mul.ftz.f32 	%f1661, %f1660, %f1658;
	mul.ftz.f32 	%f1662, %f1660, %f1657;
	mul.ftz.f32 	%f1663, %f1660, %f1656;
	mul.ftz.f32 	%f1664, %f551, %f1663;
	mul.ftz.f32 	%f1665, %f552, %f1662;
	mul.ftz.f32 	%f1666, %f553, %f1661;
	div.approx.ftz.f32 	%f2019, %f1666, %f566;
	div.approx.ftz.f32 	%f2018, %f1665, %f566;
	div.approx.ftz.f32 	%f2017, %f1664, %f566;
LBB3_95:
	mul.ftz.f32 	%f1667, %f273, %f2019;
	mul.ftz.f32 	%f1668, %f272, %f2018;
	mul.ftz.f32 	%f1669, %f271, %f2017;
	mul.ftz.f32 	%f579, %f2010, %f1669;
	mul.ftz.f32 	%f580, %f2011, %f1668;
	mul.ftz.f32 	%f581, %f2012, %f1667;
	mul.ftz.f32 	%f1670, %f581, 0f3D93D07D;
	mov.f32 	%f1671, 0f3F371437;
	fma.rn.ftz.f32 	%f1672, %f1671, %f580, %f1670;
	mov.f32 	%f1673, 0f3E59C6ED;
	fma.rn.ftz.f32 	%f1674, %f1673, %f579, %f1672;
	// inline asm
	mov.b64 {_,%r834}, %rd86;
	// inline asm
	// inline asm
	call (%rd631), _rt_buffer_get_id_64, (%r834, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd636, [%rd631+592];
	// inline asm
	mov.b64 {_,%r838}, %rd636;
	// inline asm
	// inline asm
	call (%rd637), _rt_buffer_get_id_64, (%r838, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd642, %rd637, 512;
	add.s64 	%rd643, %rd642, %rd30;
	ld.f32 	%f1675, [%rd643];
	setp.ltu.ftz.f32	%p102, %f1674, %f1675;
	add.s64 	%rd644, %rd642, %rd31;
	ld.u32 	%r842, [%rd644];
	setp.ge.s32	%p103, %r9, %r842;
	or.pred  	%p104, %p102, %p103;
	@%p104 bra 	LBB3_107;
	mul.ftz.f32 	%f1676, %f32, %f2021;
	fma.rn.ftz.f32 	%f1677, %f31, %f2020, %f1676;
	fma.rn.ftz.f32 	%f1678, %f33, %f2022, %f1677;
	setp.gt.ftz.f32	%p105, %f1678, 0f00000000;
	selp.f32	%f1679, 0f3F800000, 0fBF800000, %p105;
	mul.ftz.f32 	%f1680, %f296, %f1679;
	fma.rn.ftz.f32 	%f641, %f24, %f1680, %f15;
	fma.rn.ftz.f32 	%f605, %f23, %f1680, %f14;
	fma.rn.ftz.f32 	%f604, %f22, %f1680, %f13;
	fma.rn.ftz.f32 	%f644, %f27, %f1680, %f18;
	fma.rn.ftz.f32 	%f608, %f26, %f1680, %f17;
	fma.rn.ftz.f32 	%f607, %f25, %f1680, %f16;
	fma.rn.ftz.f32 	%f647, %f30, %f1680, %f21;
	fma.rn.ftz.f32 	%f611, %f29, %f1680, %f20;
	fma.rn.ftz.f32 	%f610, %f28, %f1680, %f19;
	setp.geu.ftz.f32	%p106, %f2029, 0f7F800000;
	@%p106 bra 	LBB3_98;
	fma.rn.ftz.f32 	%f1681, %f2022, %f2029, %f15;
	fma.rn.ftz.f32 	%f1682, %f2020, %f2029, %f13;
	fma.rn.ftz.f32 	%f1683, %f2021, %f2029, %f14;
	fma.rn.ftz.f32 	%f1684, %f2025, %f2029, %f18;
	fma.rn.ftz.f32 	%f1685, %f2023, %f2029, %f16;
	fma.rn.ftz.f32 	%f1686, %f2024, %f2029, %f17;
	fma.rn.ftz.f32 	%f1687, %f2028, %f2029, %f21;
	fma.rn.ftz.f32 	%f1688, %f2026, %f2029, %f19;
	fma.rn.ftz.f32 	%f1689, %f2027, %f2029, %f20;
	fma.rn.ftz.f32 	%f1691, %f1690, %f2021, %f1683;
	fma.rn.ftz.f32 	%f1693, %f1690, %f2020, %f1682;
	fma.rn.ftz.f32 	%f1695, %f1690, %f2022, %f1681;
	fma.rn.ftz.f32 	%f1696, %f1690, %f2024, %f1686;
	fma.rn.ftz.f32 	%f1697, %f1690, %f2023, %f1685;
	fma.rn.ftz.f32 	%f1698, %f1690, %f2025, %f1684;
	fma.rn.ftz.f32 	%f1699, %f1690, %f2027, %f1689;
	fma.rn.ftz.f32 	%f1700, %f1690, %f2026, %f1688;
	fma.rn.ftz.f32 	%f1701, %f1690, %f2028, %f1687;
	sub.ftz.f32 	%f1702, %f1695, %f641;
	sub.ftz.f32 	%f1703, %f1693, %f604;
	sub.ftz.f32 	%f1704, %f1691, %f605;
	sub.ftz.f32 	%f1705, %f1698, %f644;
	sub.ftz.f32 	%f1706, %f1697, %f607;
	sub.ftz.f32 	%f1707, %f1696, %f608;
	sub.ftz.f32 	%f1708, %f1701, %f647;
	sub.ftz.f32 	%f1709, %f1700, %f610;
	sub.ftz.f32 	%f1710, %f1699, %f611;
	mul.ftz.f32 	%f1711, %f1704, %f1704;
	mul.ftz.f32 	%f1712, %f1707, %f1704;
	fma.rn.ftz.f32 	%f1713, %f1707, %f1704, %f1712;
	mul.ftz.f32 	%f1714, %f1710, %f1704;
	fma.rn.ftz.f32 	%f1715, %f1710, %f1704, %f1714;
	fma.rn.ftz.f32 	%f1716, %f1703, %f1703, %f1711;
	fma.rn.ftz.f32 	%f1717, %f1706, %f1703, %f1713;
	fma.rn.ftz.f32 	%f1718, %f1706, %f1703, %f1717;
	fma.rn.ftz.f32 	%f1719, %f1709, %f1703, %f1715;
	fma.rn.ftz.f32 	%f1720, %f1709, %f1703, %f1719;
	fma.rn.ftz.f32 	%f1721, %f1702, %f1702, %f1716;
	fma.rn.ftz.f32 	%f1722, %f1705, %f1702, %f1718;
	fma.rn.ftz.f32 	%f1723, %f1705, %f1702, %f1722;
	fma.rn.ftz.f32 	%f1724, %f1708, %f1702, %f1720;
	fma.rn.ftz.f32 	%f1725, %f1708, %f1702, %f1724;
	lg2.approx.ftz.f32 	%f1726, %f1721;
	mul.ftz.f32 	%f1727, %f1726, 0fBFC00000;
	ex2.approx.ftz.f32 	%f1728, %f1727;
	mul.ftz.f32 	%f1729, %f1728, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f1730, %f1721;
	mul.ftz.f32 	%f1731, %f1723, %f1729;
	mul.ftz.f32 	%f1732, %f1725, %f1729;
	mul.ftz.f32 	%f2022, %f1702, %f1730;
	mul.ftz.f32 	%f2021, %f1704, %f1730;
	mul.ftz.f32 	%f2020, %f1703, %f1730;
	mul.ftz.f32 	%f1733, %f1703, %f1731;
	mul.ftz.f32 	%f1734, %f1704, %f1731;
	mul.ftz.f32 	%f1735, %f1702, %f1731;
	fma.rn.ftz.f32 	%f2025, %f1705, %f1730, %f1735;
	fma.rn.ftz.f32 	%f2024, %f1707, %f1730, %f1734;
	fma.rn.ftz.f32 	%f2023, %f1706, %f1730, %f1733;
	mul.ftz.f32 	%f1736, %f1703, %f1732;
	mul.ftz.f32 	%f1737, %f1704, %f1732;
	mul.ftz.f32 	%f1738, %f1702, %f1732;
	fma.rn.ftz.f32 	%f2028, %f1708, %f1730, %f1738;
	fma.rn.ftz.f32 	%f2027, %f1710, %f1730, %f1737;
	fma.rn.ftz.f32 	%f2026, %f1709, %f1730, %f1736;
	sqrt.approx.ftz.f32 	%f2029, %f1721;
	bra.uni 	LBB3_99;
LBB3_98:
LBB3_99:
	// inline asm
	mov.b64 {_,%r843}, %rd86;
	// inline asm
	// inline asm
	call (%rd646), _rt_buffer_get_id_64, (%r843, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd651, [%rd646+568];
	// inline asm
	mov.b64 {_,%r847}, %rd651;
	// inline asm
	// inline asm
	call (%rd652), _rt_buffer_get_id_64, (%r847, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd657, %rd652, 512;
	add.s64 	%rd659, %rd657, %rd33;
	ld.u32 	%r855, [%rd659];
	xor.b32  	%r856, %r855, 1;
	and.b32  	%r857, %r94, %r856;
	or.b32  	%r869, %r857, %r96;
	setp.ne.s32	%p107, %r869, 0;
	@%p107 bra 	LBB3_107;
	add.s64 	%rd39, %rd646, 512;
	add.s64 	%rd658, %rd657, %rd32;
	ld.u32 	%r851, [%rd658];
	add.s64 	%rd660, %rd657, %rd34;
	ld.u32 	%r858, [%rd660];
	add.s64 	%rd661, %rd657, %rd35;
	ld.u32 	%r861, [%rd661];
	abs.s32 	%r874, %r16;
	ld.u64 	%rd662, [%rd39+32];
	// inline asm
	mov.b64 {_,%r870}, %rd662;
	// inline asm
	// inline asm
	call (%rd663), _rt_buffer_get_id_64, (%r870, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r875, [%rd663+508];
	add.s32 	%r1649, %r875, -1;
	mul.wide.s32 	%rd668, %r874, 8;
	add.s64 	%rd669, %rd663, %rd668;
	ld.u32 	%r116, [%rd669+512];
	ld.u32 	%r117, [%rd669+516];
	setp.ge.s32	%p108, %r116, %r117;
	@%p108 bra 	LBB3_215;
	// inline asm
	mov.b64 {_,%r877}, %rd86;
	// inline asm
	// inline asm
	call (%rd671), _rt_buffer_get_id_64, (%r877, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd676, [%rd671+552];
	// inline asm
	mov.b64 {_,%r881}, %rd676;
	// inline asm
	// inline asm
	call (%rd677), _rt_buffer_get_id_64, (%r881, %r882, %r882, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1647, %r117, %r116;
	mul.wide.s32 	%rd682, %r116, 8;
	or.b64  	%rd1218, %rd682, 4;
LBB3_102:
	add.s64 	%rd43, %rd677, 512;
	add.s64 	%rd683, %rd1218, %rd43;
	ld.u32 	%r884, [%rd683+-4];
	and.b32  	%r885, %r884, 17;
	setp.ne.s32	%p109, %r885, 17;
	@%p109 bra 	LBB3_104;
	add.s64 	%rd684, %rd43, %rd1218;
	ld.u32 	%r1649, [%rd684];
LBB3_104:
	add.s32 	%r1647, %r1647, -1;
	add.s64 	%rd1218, %rd1218, 8;
	setp.ne.s32	%p110, %r1647, 0;
	@%p110 bra 	LBB3_102;
	bra.uni 	LBB3_105;
LBB3_215:
LBB3_105:
	ld.u32 	%r125, [%rd2];
	setp.gt.s32	%p111, %r125, 15;
	@%p111 bra 	LBB3_107;
	shl.b32 	%r852, %r851, 10;
	not.b32 	%r853, %r852;
	or.b32  	%r854, %r853, %r15;
	shl.b32 	%r859, %r858, 14;
	shl.b32 	%r862, %r861, 17;
	and.b32  	%r865, %r854, 1024;
	and.b32  	%r860, %r859, 16384;
	and.b32  	%r863, %r862, 131072;
	or.b32  	%r866, %r95, %r865;
	xor.b32  	%r864, %r863, 393216;
	or.b32  	%r867, %r866, %r860;
	or.b32  	%r868, %r867, %r864;
	xor.b32  	%r114, %r868, 16929;
	mov.b32 	 %r886, %f579;
	cvt.u64.u32	%rd685, %r886;
	mov.b32 	 %r887, %f580;
	cvt.u64.u32	%rd686, %r887;
	shl.b64 	%rd687, %rd686, 32;
	or.b64  	%rd688, %rd685, %rd687;
	mov.b32 	 %r888, %f604;
	cvt.u64.u32	%rd689, %r888;
	mov.b32 	 %r889, %f605;
	cvt.u64.u32	%rd690, %r889;
	shl.b64 	%rd691, %rd690, 32;
	or.b64  	%rd692, %rd689, %rd691;
	mov.b32 	 %r890, %f607;
	cvt.u64.u32	%rd693, %r890;
	mov.b32 	 %r891, %f608;
	cvt.u64.u32	%rd694, %r891;
	shl.b64 	%rd695, %rd694, 32;
	or.b64  	%rd696, %rd693, %rd695;
	mov.b32 	 %r892, %f610;
	cvt.u64.u32	%rd697, %r892;
	mov.b32 	 %r893, %f611;
	cvt.u64.u32	%rd698, %r893;
	shl.b64 	%rd699, %rd698, 32;
	or.b64  	%rd700, %rd697, %rd699;
	add.s32 	%r894, %r125, 1;
	st.u32 	[%rd2], %r894;
	mul.wide.s32 	%rd701, %r125, 112;
	add.s64 	%rd702, %rd88, %rd701;
	st.f32 	[%rd702+8], %f641;
	st.f32 	[%rd702+24], %f644;
	st.u64 	[%rd702], %rd692;
	st.f32 	[%rd702+40], %f647;
	st.u64 	[%rd702+16], %rd696;
	st.f32 	[%rd702+56], %f2022;
	st.u64 	[%rd702+32], %rd700;
	st.f32 	[%rd702+72], %f2025;
	mov.b32 	 %r901, %f2020;
	cvt.u64.u32	%rd715, %r901;
	mov.b32 	 %r902, %f2021;
	cvt.u64.u32	%rd716, %r902;
	shl.b64 	%rd717, %rd716, 32;
	or.b64  	%rd718, %rd715, %rd717;
	st.u64 	[%rd702+48], %rd718;
	st.f32 	[%rd702+88], %f2028;
	mov.b32 	 %r903, %f2023;
	cvt.u64.u32	%rd719, %r903;
	mov.b32 	 %r904, %f2024;
	cvt.u64.u32	%rd720, %r904;
	shl.b64 	%rd721, %rd720, 32;
	or.b64  	%rd722, %rd719, %rd721;
	st.u64 	[%rd702+64], %rd722;
	st.f32 	[%rd702+96], %f2029;
	mov.b32 	 %r905, %f2026;
	cvt.u64.u32	%rd723, %r905;
	mov.b32 	 %r906, %f2027;
	cvt.u64.u32	%rd724, %r906;
	shl.b64 	%rd725, %rd724, 32;
	or.b64  	%rd726, %rd723, %rd725;
	st.u64 	[%rd702+80], %rd726;
	add.s64 	%rd727, %rd89, %rd701;
	st.f32 	[%rd727+88], %f647;
	st.u64 	[%rd727+80], %rd700;
	st.f32 	[%rd727+72], %f644;
	st.u64 	[%rd727+64], %rd696;
	st.f32 	[%rd727+56], %f641;
	st.u64 	[%rd727+48], %rd692;
	st.f32 	[%rd727+24], %f581;
	st.u64 	[%rd727+16], %rd688;
	st.u32 	[%rd727+108], %r106;
	mov.u32 	%r907, 0;
	st.u32 	[%rd727+104], %r907;
	mov.u32 	%r908, 1065353216;
	st.u32 	[%rd727+100], %r908;
	st.u32 	[%rd727+96], %r907;
	st.u32 	[%rd727+44], %r1641;
	st.u32 	[%rd727+40], %r97;
	st.f32 	[%rd727+36], %f274;
	st.u32 	[%rd727+32], %r907;
	st.u32 	[%rd727+8], %r882;
	st.u32 	[%rd727+4], %r1649;
	st.u32 	[%rd727], %r114;
LBB3_107:
LBB3_108:
	add.s32 	%r1639, %r1639, 1;
	setp.ne.s32	%p112, %r1639, %r92;
	@%p112 bra 	LBB3_91;
	bra.uni 	LBB3_109;
LBB3_217:
	mov.u32 	%r1645, %r1640;
	mov.u32 	%r1646, %r1640;
	mov.f32 	%f2015, %f2066;
	mov.f32 	%f2016, %f2066;
LBB3_109:
	setp.eq.s32	%p113, %r93, 0;
	@%p113 bra 	LBB3_110;
	shr.u32 	%r918, %r15, 10;
	// inline asm
	mov.b64 {_,%r910}, %rd86;
	// inline asm
	// inline asm
	call (%rd729), _rt_buffer_get_id_64, (%r910, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd734, [%rd729+568];
	// inline asm
	mov.b64 {_,%r914}, %rd734;
	// inline asm
	// inline asm
	call (%rd735), _rt_buffer_get_id_64, (%r914, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd741, %rd149, %rd735;
	ld.u32 	%r919, [%rd741+540];
	not.b32 	%r920, %r919;
	shr.u32 	%r921, %r15, 9;
	and.b32  	%r922, %r921, %r920;
	or.b32  	%r923, %r922, %r918;
	and.b32  	%r924, %r923, 1;
	setp.eq.b32	%p114, %r924, 1;
	@%p114 bra 	LBB3_112;
	bra.uni 	LBB3_113;
LBB3_112:
	mov.f32 	%f2036, 0f00000000;
	mov.f32 	%f2037, %f2036;
	mov.f32 	%f2038, %f2036;
	bra.uni 	LBB3_124;
LBB3_110:
	mov.f32 	%f2067, %f2066;
	mov.f32 	%f2068, %f2066;
	bra.uni 	LBB3_125;
LBB3_113:
	add.s64 	%rd45, %rd729, 512;
	abs.s32 	%r929, %r16;
	ld.u64 	%rd742, [%rd45+32];
	// inline asm
	mov.b64 {_,%r925}, %rd742;
	// inline asm
	// inline asm
	call (%rd743), _rt_buffer_get_id_64, (%r925, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r930, [%rd743+508];
	add.s32 	%r1667, %r930, -1;
	mul.wide.s32 	%rd748, %r929, 8;
	add.s64 	%rd749, %rd743, %rd748;
	ld.u32 	%r149, [%rd749+512];
	ld.u32 	%r150, [%rd749+516];
	setp.ge.s32	%p115, %r149, %r150;
	@%p115 bra 	LBB3_218;
	// inline asm
	mov.b64 {_,%r932}, %rd86;
	// inline asm
	// inline asm
	call (%rd751), _rt_buffer_get_id_64, (%r932, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd756, [%rd751+552];
	// inline asm
	mov.b64 {_,%r936}, %rd756;
	// inline asm
	// inline asm
	call (%rd757), _rt_buffer_get_id_64, (%r936, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1665, %r150, %r149;
	mul.wide.s32 	%rd762, %r149, 8;
	or.b64  	%rd1219, %rd762, 4;
	add.s64 	%rd49, %rd757, 512;
LBB3_115:
	add.s64 	%rd763, %rd1219, %rd49;
	ld.u32 	%r939, [%rd763+-4];
	and.b32  	%r940, %r939, 17;
	setp.ne.s32	%p116, %r940, 17;
	@%p116 bra 	LBB3_117;
	add.s64 	%rd764, %rd49, %rd1219;
	ld.u32 	%r1667, [%rd764];
LBB3_117:
	add.s32 	%r1665, %r1665, -1;
	add.s64 	%rd1219, %rd1219, 8;
	setp.ne.s32	%p117, %r1665, 0;
	@%p117 bra 	LBB3_115;
	bra.uni 	LBB3_118;
LBB3_64:
	shl.b32 	%r570, %r1642, 4;
	add.s32 	%r571, %r570, -1556008596;
	add.s32 	%r572, %r1642, -1640531527;
	xor.b32  	%r573, %r571, %r572;
	shr.u32 	%r574, %r1642, 5;
	add.s32 	%r575, %r574, -939442524;
	xor.b32  	%r576, %r573, %r575;
	add.s32 	%r577, %r576, %r1641;
	shl.b32 	%r578, %r577, 4;
	add.s32 	%r579, %r578, -1383041155;
	add.s32 	%r580, %r577, -1640531527;
	xor.b32  	%r581, %r579, %r580;
	shr.u32 	%r582, %r577, 5;
	add.s32 	%r583, %r582, 2123724318;
	xor.b32  	%r584, %r581, %r583;
	add.s32 	%r585, %r584, %r1642;
	shl.b32 	%r586, %r585, 4;
	add.s32 	%r587, %r586, -1556008596;
	add.s32 	%r588, %r585, 1013904242;
	xor.b32  	%r589, %r587, %r588;
	shr.u32 	%r590, %r585, 5;
	add.s32 	%r591, %r590, -939442524;
	xor.b32  	%r592, %r589, %r591;
	add.s32 	%r593, %r592, %r577;
	shl.b32 	%r594, %r593, 4;
	add.s32 	%r595, %r594, -1383041155;
	add.s32 	%r596, %r593, 1013904242;
	xor.b32  	%r597, %r595, %r596;
	shr.u32 	%r598, %r593, 5;
	add.s32 	%r599, %r598, 2123724318;
	xor.b32  	%r600, %r597, %r599;
	add.s32 	%r601, %r600, %r585;
	shl.b32 	%r602, %r601, 4;
	add.s32 	%r603, %r602, -1556008596;
	add.s32 	%r604, %r601, -626627285;
	xor.b32  	%r605, %r603, %r604;
	shr.u32 	%r606, %r601, 5;
	add.s32 	%r607, %r606, -939442524;
	xor.b32  	%r608, %r605, %r607;
	add.s32 	%r609, %r608, %r593;
	shl.b32 	%r610, %r609, 4;
	add.s32 	%r611, %r610, -1383041155;
	add.s32 	%r612, %r609, -626627285;
	xor.b32  	%r613, %r611, %r612;
	shr.u32 	%r614, %r609, 5;
	add.s32 	%r615, %r614, 2123724318;
	xor.b32  	%r616, %r613, %r615;
	add.s32 	%r617, %r616, %r601;
	shl.b32 	%r618, %r617, 4;
	add.s32 	%r619, %r618, -1556008596;
	add.s32 	%r620, %r617, 2027808484;
	xor.b32  	%r621, %r619, %r620;
	shr.u32 	%r622, %r617, 5;
	add.s32 	%r623, %r622, -939442524;
	xor.b32  	%r624, %r621, %r623;
	add.s32 	%r625, %r624, %r609;
	shl.b32 	%r626, %r625, 4;
	add.s32 	%r627, %r626, -1383041155;
	add.s32 	%r628, %r625, 2027808484;
	xor.b32  	%r629, %r627, %r628;
	shr.u32 	%r630, %r625, 5;
	add.s32 	%r631, %r630, 2123724318;
	xor.b32  	%r632, %r629, %r631;
	add.s32 	%r633, %r632, %r617;
	shl.b32 	%r634, %r633, 4;
	add.s32 	%r635, %r634, -1556008596;
	add.s32 	%r636, %r633, 387276957;
	xor.b32  	%r637, %r635, %r636;
	shr.u32 	%r638, %r633, 5;
	add.s32 	%r639, %r638, -939442524;
	xor.b32  	%r640, %r637, %r639;
	add.s32 	%r641, %r640, %r625;
	shl.b32 	%r642, %r641, 4;
	add.s32 	%r643, %r642, -1383041155;
	add.s32 	%r644, %r641, 387276957;
	xor.b32  	%r645, %r643, %r644;
	shr.u32 	%r646, %r641, 5;
	add.s32 	%r647, %r646, 2123724318;
	xor.b32  	%r648, %r645, %r647;
	add.s32 	%r649, %r648, %r633;
	shl.b32 	%r650, %r649, 4;
	add.s32 	%r651, %r650, -1556008596;
	add.s32 	%r652, %r649, -1253254570;
	xor.b32  	%r653, %r651, %r652;
	shr.u32 	%r654, %r649, 5;
	add.s32 	%r655, %r654, -939442524;
	xor.b32  	%r656, %r653, %r655;
	add.s32 	%r657, %r656, %r641;
	shl.b32 	%r658, %r657, 4;
	add.s32 	%r659, %r658, -1383041155;
	add.s32 	%r660, %r657, -1253254570;
	xor.b32  	%r661, %r659, %r660;
	shr.u32 	%r662, %r657, 5;
	add.s32 	%r663, %r662, 2123724318;
	xor.b32  	%r664, %r661, %r663;
	add.s32 	%r665, %r664, %r649;
	shl.b32 	%r666, %r665, 4;
	add.s32 	%r667, %r666, -1556008596;
	add.s32 	%r668, %r665, 1401181199;
	xor.b32  	%r669, %r667, %r668;
	shr.u32 	%r670, %r665, 5;
	add.s32 	%r671, %r670, -939442524;
	xor.b32  	%r672, %r669, %r671;
	add.s32 	%r673, %r672, %r657;
	shl.b32 	%r674, %r673, 4;
	add.s32 	%r675, %r674, -1383041155;
	add.s32 	%r676, %r673, 1401181199;
	xor.b32  	%r677, %r675, %r676;
	shr.u32 	%r678, %r673, 5;
	add.s32 	%r679, %r678, 2123724318;
	xor.b32  	%r680, %r677, %r679;
	add.s32 	%r681, %r680, %r665;
	shl.b32 	%r682, %r681, 4;
	add.s32 	%r683, %r682, 591475052;
	add.s32 	%r684, %r681, 1908133320;
	xor.b32  	%r685, %r683, %r684;
	shr.u32 	%r686, %r681, 5;
	add.s32 	%r687, %r686, 1208041124;
	xor.b32  	%r688, %r685, %r687;
	add.s32 	%r689, %r688, %r673;
	and.b32  	%r690, %r689, 2147483647;
	cvt.rn.f32.s32	%f1562, %r690;
	mul.ftz.f32 	%f1993, %f1562, 0f30000000;
	bra.uni 	LBB3_72;
LBB3_218:
LBB3_118:
	abs.s32 	%r949, %r1667;
	// inline asm
	mov.b64 {_,%r941}, %rd86;
	// inline asm
	// inline asm
	call (%rd766), _rt_buffer_get_id_64, (%r941, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd771, [%rd766+544];
	// inline asm
	mov.b64 {_,%r945}, %rd771;
	// inline asm
	// inline asm
	call (%rd772), _rt_buffer_get_id_64, (%r945, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r950, [%rd772+508];
	add.s32 	%r1671, %r950, -1;
	mul.wide.s32 	%rd777, %r949, 8;
	add.s64 	%rd778, %rd772, %rd777;
	ld.u32 	%r159, [%rd778+512];
	ld.u32 	%r160, [%rd778+516];
	setp.ge.s32	%p118, %r159, %r160;
	@%p118 bra 	LBB3_219;
	// inline asm
	mov.b64 {_,%r952}, %rd86;
	// inline asm
	// inline asm
	call (%rd780), _rt_buffer_get_id_64, (%r952, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd785, [%rd780+552];
	// inline asm
	mov.b64 {_,%r956}, %rd785;
	// inline asm
	// inline asm
	call (%rd786), _rt_buffer_get_id_64, (%r956, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1669, %r160, %r159;
	mul.wide.s32 	%rd791, %r159, 8;
	or.b64  	%rd1220, %rd791, 4;
	add.s64 	%rd54, %rd786, 512;
LBB3_120:
	add.s64 	%rd792, %rd1220, %rd54;
	ld.u32 	%r959, [%rd792+-4];
	and.b32  	%r960, %r959, 257;
	setp.ne.s32	%p119, %r960, 257;
	@%p119 bra 	LBB3_122;
	add.s64 	%rd793, %rd54, %rd1220;
	ld.u32 	%r1671, [%rd793];
LBB3_122:
	add.s32 	%r1669, %r1669, -1;
	add.s64 	%rd1220, %rd1220, 8;
	setp.ne.s32	%p120, %r1669, 0;
	@%p120 bra 	LBB3_120;
	bra.uni 	LBB3_123;
LBB3_219:
LBB3_123:
	shr.u32 	%r969, %r1671, 31;
	// inline asm
	mov.b64 {_,%r962}, %rd86;
	// inline asm
	// inline asm
	call (%rd795), _rt_buffer_get_id_64, (%r962, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd800, [%rd795+560];
	// inline asm
	mov.b64 {_,%r966}, %rd800;
	// inline asm
	// inline asm
	call (%rd801), _rt_buffer_get_id_64, (%r966, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r970, [%rd801+512];
	and.b32  	%r971, %r970, 1;
	setp.ne.s32	%p121, %r971, %r969;
	selp.f32	%f2038, %f233, 0f00000000, %p121;
	selp.f32	%f2037, %f232, 0f00000000, %p121;
	selp.f32	%f2036, %f231, 0f00000000, %p121;
LBB3_124:
	fma.rn.ftz.f32 	%f2066, %f2007, %f2036, 0f00000000;
	fma.rn.ftz.f32 	%f2067, %f2008, %f2037, 0f00000000;
	fma.rn.ftz.f32 	%f2068, %f2009, %f2038, 0f00000000;
LBB3_125:
	neg.ftz.f32 	%f1337, %f32;
	neg.ftz.f32 	%f1335, %f31;
	neg.ftz.f32 	%f1333, %f33;
	// inline asm
	mov.b64 {_,%r972}, %rd86;
	// inline asm
	// inline asm
	call (%rd807), _rt_buffer_get_id_64, (%r972, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd812, [%rd807+592];
	mul.wide.s32 	%rd818, %r248, 112;
	// inline asm
	mov.b64 {_,%r976}, %rd812;
	// inline asm
	// inline asm
	call (%rd813), _rt_buffer_get_id_64, (%r976, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd819, %rd818, %rd813;
	ld.f32 	%f1745, [%rd819+520];
	setp.gtu.ftz.f32	%p122, %f1745, 0f00000000;
	@%p122 bra 	LBB3_232;
	bra.uni 	LBB3_126;
LBB3_232:
	bra.uni 	LBB3_178;
LBB3_126:
	mul.ftz.f32 	%f1296, %f6, %f208;
	mul.ftz.f32 	%f1299, %f6, %f211;
	mul.ftz.f32 	%f1293, %f6, %f205;
	fma.rn.ftz.f32 	%f1303, %f2, %f207, %f1296;
	fma.rn.ftz.f32 	%f1306, %f2, %f210, %f1299;
	mul.ftz.f32 	%f1295, %f5, %f208;
	mul.ftz.f32 	%f1298, %f5, %f211;
	fma.rn.ftz.f32 	%f1300, %f2, %f204, %f1293;
	fma.rn.ftz.f32 	%f1314, %f10, %f209, %f1303;
	fma.rn.ftz.f32 	%f1317, %f10, %f212, %f1306;
	mul.ftz.f32 	%f1292, %f5, %f205;
	fma.rn.ftz.f32 	%f1304, %f1, %f207, %f1295;
	fma.rn.ftz.f32 	%f1307, %f1, %f210, %f1298;
	fma.rn.ftz.f32 	%f1311, %f10, %f206, %f1300;
	mul.ftz.f32 	%f1319, %f32, %f1314;
	mul.ftz.f32 	%f1321, %f32, %f1317;
	mul.ftz.f32 	%f1294, %f7, %f208;
	mul.ftz.f32 	%f1297, %f7, %f211;
	fma.rn.ftz.f32 	%f1301, %f1, %f204, %f1292;
	fma.rn.ftz.f32 	%f1313, %f9, %f209, %f1304;
	fma.rn.ftz.f32 	%f1316, %f9, %f212, %f1307;
	fma.rn.ftz.f32 	%f1320, %f35, %f1311, %f1319;
	fma.rn.ftz.f32 	%f1322, %f38, %f1311, %f1321;
	mul.ftz.f32 	%f1291, %f7, %f205;
	fma.rn.ftz.f32 	%f1305, %f3, %f207, %f1294;
	fma.rn.ftz.f32 	%f1308, %f3, %f210, %f1297;
	fma.rn.ftz.f32 	%f1310, %f9, %f206, %f1301;
	fma.rn.ftz.f32 	%f1324, %f31, %f1313, %f1320;
	fma.rn.ftz.f32 	%f1326, %f31, %f1316, %f1322;
	fma.rn.ftz.f32 	%f1302, %f3, %f204, %f1291;
	mul.ftz.f32 	%f1318, %f32, %f1311;
	fma.rn.ftz.f32 	%f1312, %f11, %f209, %f1305;
	fma.rn.ftz.f32 	%f1315, %f11, %f212, %f1308;
	fma.rn.ftz.f32 	%f1325, %f34, %f1310, %f1324;
	fma.rn.ftz.f32 	%f1327, %f37, %f1310, %f1326;
	fma.rn.ftz.f32 	%f1309, %f11, %f206, %f1302;
	fma.rn.ftz.f32 	%f1323, %f31, %f1310, %f1318;
	fma.rn.ftz.f32 	%f1329, %f33, %f1312, %f1325;
	fma.rn.ftz.f32 	%f1331, %f33, %f1315, %f1327;
	fma.rn.ftz.f32 	%f1328, %f33, %f1309, %f1323;
	fma.rn.ftz.f32 	%f1330, %f36, %f1309, %f1329;
	fma.rn.ftz.f32 	%f1332, %f39, %f1309, %f1331;
	fma.rn.ftz.f32 	%f1338, %f1337, %f1328, %f1311;
	mul.ftz.f32 	%f905, %f2, %f7;
	fma.rn.ftz.f32 	%f1345, %f1337, %f1330, %f1314;
	neg.ftz.f32 	%f1346, %f35;
	fma.rn.ftz.f32 	%f1354, %f1337, %f1332, %f1317;
	neg.ftz.f32 	%f1355, %f38;
	fma.rn.ftz.f32 	%f1336, %f1335, %f1328, %f1310;
	mul.ftz.f32 	%f1357, %f1338, %f1338;
	mul.ftz.f32 	%f904, %f1, %f6;
	mul.ftz.f32 	%f906, %f905, %f9;
	fma.rn.ftz.f32 	%f1347, %f1346, %f1328, %f1345;
	fma.rn.ftz.f32 	%f1356, %f1355, %f1328, %f1354;
	fma.rn.ftz.f32 	%f1334, %f1333, %f1328, %f1309;
	fma.rn.ftz.f32 	%f1362, %f1336, %f1336, %f1357;
	fma.rn.ftz.f32 	%f907, %f904, %f11, %f906;
	mul.ftz.f32 	%f908, %f3, %f5;
	mul.ftz.f32 	%f910, %f3, %f6;
	fma.rn.ftz.f32 	%f1342, %f1335, %f1330, %f1313;
	neg.ftz.f32 	%f1343, %f34;
	fma.rn.ftz.f32 	%f1351, %f1335, %f1332, %f1316;
	neg.ftz.f32 	%f1352, %f37;
	mul.ftz.f32 	%f1358, %f1338, %f1347;
	mul.ftz.f32 	%f1360, %f1338, %f1356;
	fma.rn.ftz.f32 	%f1367, %f1334, %f1334, %f1362;
	fma.rn.ftz.f32 	%f909, %f908, %f10, %f907;
	neg.ftz.f32 	%f911, %f910;
	mul.ftz.f32 	%f913, %f2, %f5;
	fma.rn.ftz.f32 	%f1344, %f1343, %f1328, %f1342;
	fma.rn.ftz.f32 	%f1353, %f1352, %f1328, %f1351;
	fma.rn.ftz.f32 	%f1359, %f1338, %f1347, %f1358;
	fma.rn.ftz.f32 	%f1361, %f1338, %f1356, %f1360;
	rsqrt.approx.ftz.f32 	%f1376, %f1367;
	fma.rn.ftz.f32 	%f912, %f911, %f9, %f909;
	neg.ftz.f32 	%f914, %f913;
	mul.ftz.f32 	%f916, %f1, %f7;
	fma.rn.ftz.f32 	%f1339, %f1333, %f1330, %f1312;
	neg.ftz.f32 	%f1340, %f36;
	fma.rn.ftz.f32 	%f1348, %f1333, %f1332, %f1315;
	neg.ftz.f32 	%f1349, %f39;
	fma.rn.ftz.f32 	%f1363, %f1336, %f1344, %f1359;
	fma.rn.ftz.f32 	%f1365, %f1336, %f1353, %f1361;
	lg2.approx.ftz.f32 	%f1372, %f1367;
	fma.rn.ftz.f32 	%f915, %f914, %f11, %f912;
	neg.ftz.f32 	%f917, %f916;
	mul.ftz.f32 	%f213, %f1376, %f1336;
	fma.rn.ftz.f32 	%f1341, %f1340, %f1328, %f1339;
	fma.rn.ftz.f32 	%f1350, %f1349, %f1328, %f1348;
	fma.rn.ftz.f32 	%f1364, %f1336, %f1344, %f1363;
	fma.rn.ftz.f32 	%f1366, %f1336, %f1353, %f1365;
	mul.ftz.f32 	%f1373, %f1372, 0fBFC00000;
	mul.ftz.f32 	%f215, %f1376, %f1334;
	fma.rn.ftz.f32 	%f918, %f917, %f10, %f915;
	mul.ftz.f32 	%f1417, %f32, %f213;
	fma.rn.ftz.f32 	%f1368, %f1334, %f1341, %f1364;
	fma.rn.ftz.f32 	%f1370, %f1334, %f1350, %f1366;
	ex2.approx.ftz.f32 	%f1374, %f1373;
	mul.ftz.f32 	%f214, %f1376, %f1338;
	mul.ftz.f32 	%f1403, %f31, %f215;
	setp.gt.ftz.f32	%p2, %f918, 0f00000000;
	neg.ftz.f32 	%f1418, %f1417;
	fma.rn.ftz.f32 	%f1369, %f1334, %f1341, %f1368;
	fma.rn.ftz.f32 	%f1371, %f1334, %f1350, %f1370;
	mul.ftz.f32 	%f1375, %f1374, 0fBF000000;
	mul.ftz.f32 	%f1389, %f33, %f214;
	neg.ftz.f32 	%f1404, %f1403;
	selp.f32	%f67, 0f3F800000, 0fBF800000, %p2;
	fma.rn.ftz.f32 	%f1419, %f31, %f214, %f1418;
	mul.ftz.f32 	%f1377, %f1375, %f1369;
	mul.ftz.f32 	%f1378, %f1375, %f1371;
	neg.ftz.f32 	%f1390, %f1389;
	fma.rn.ftz.f32 	%f1405, %f33, %f213, %f1404;
	mul.ftz.f32 	%f224, %f67, %f1419;
	mul.ftz.f32 	%f1525, %f214, %f33;
	mul.ftz.f32 	%f1379, %f1334, %f1377;
	mul.ftz.f32 	%f1380, %f1338, %f1377;
	mul.ftz.f32 	%f1381, %f1336, %f1377;
	mul.ftz.f32 	%f1382, %f1334, %f1378;
	mul.ftz.f32 	%f1383, %f1338, %f1378;
	mul.ftz.f32 	%f1384, %f1336, %f1378;
	fma.rn.ftz.f32 	%f1391, %f32, %f215, %f1390;
	mul.ftz.f32 	%f223, %f67, %f1405;
	mul.ftz.f32 	%f1526, %f32, %f224;
	neg.ftz.f32 	%f1532, %f1525;
	fma.rn.ftz.f32 	%f216, %f1376, %f1344, %f1381;
	fma.rn.ftz.f32 	%f217, %f1376, %f1347, %f1380;
	fma.rn.ftz.f32 	%f218, %f1376, %f1341, %f1379;
	fma.rn.ftz.f32 	%f219, %f1376, %f1353, %f1384;
	fma.rn.ftz.f32 	%f220, %f1376, %f1356, %f1383;
	fma.rn.ftz.f32 	%f221, %f1376, %f1350, %f1382;
	mul.ftz.f32 	%f222, %f67, %f1391;
	mul.ftz.f32 	%f1527, %f223, %f215;
	neg.ftz.f32 	%f1530, %f1526;
	fma.rn.ftz.f32 	%f1533, %f215, %f32, %f1532;
	mul.ftz.f32 	%f1385, %f32, %f218;
	mul.ftz.f32 	%f1387, %f32, %f221;
	mul.ftz.f32 	%f1399, %f33, %f216;
	mul.ftz.f32 	%f1401, %f33, %f219;
	mul.ftz.f32 	%f1413, %f31, %f217;
	mul.ftz.f32 	%f1415, %f31, %f220;
	neg.ftz.f32 	%f1528, %f1527;
	fma.rn.ftz.f32 	%f1531, %f33, %f223, %f1530;
	mul.ftz.f32 	%f1552, %f222, %f1533;
	fma.rn.ftz.f32 	%f1386, %f35, %f215, %f1385;
	fma.rn.ftz.f32 	%f1388, %f38, %f215, %f1387;
	fma.rn.ftz.f32 	%f1400, %f36, %f213, %f1399;
	fma.rn.ftz.f32 	%f1402, %f39, %f213, %f1401;
	fma.rn.ftz.f32 	%f1414, %f34, %f214, %f1413;
	fma.rn.ftz.f32 	%f1416, %f37, %f214, %f1415;
	fma.rn.ftz.f32 	%f1529, %f224, %f214, %f1528;
	mul.ftz.f32 	%f1534, %f224, %f213;
	mul.ftz.f32 	%f1543, %f222, %f214;
	fma.rn.ftz.f32 	%f1553, %f213, %f1531, %f1552;
	fma.rn.ftz.f32 	%f1393, %f1333, %f217, %f1386;
	fma.rn.ftz.f32 	%f1396, %f1333, %f220, %f1388;
	fma.rn.ftz.f32 	%f1407, %f1335, %f218, %f1400;
	fma.rn.ftz.f32 	%f1410, %f1335, %f221, %f1402;
	fma.rn.ftz.f32 	%f1421, %f1337, %f216, %f1414;
	fma.rn.ftz.f32 	%f1424, %f1337, %f219, %f1416;
	neg.ftz.f32 	%f1541, %f1534;
	neg.ftz.f32 	%f1550, %f1543;
	fma.rn.ftz.f32 	%f1554, %f31, %f1529, %f1553;
	fma.rn.ftz.f32 	%f1395, %f1340, %f214, %f1393;
	fma.rn.ftz.f32 	%f1398, %f1349, %f214, %f1396;
	fma.rn.ftz.f32 	%f1409, %f1343, %f215, %f1407;
	fma.rn.ftz.f32 	%f1412, %f1352, %f215, %f1410;
	fma.rn.ftz.f32 	%f1423, %f1346, %f213, %f1421;
	fma.rn.ftz.f32 	%f1426, %f1355, %f213, %f1424;
	fma.rn.ftz.f32 	%f1542, %f222, %f215, %f1541;
	fma.rn.ftz.f32 	%f1551, %f223, %f213, %f1550;
	div.approx.ftz.f32 	%f1556, %f1555, %f1554;
	mul.ftz.f32 	%f227, %f67, %f1423;
	mul.ftz.f32 	%f226, %f67, %f1409;
	mul.ftz.f32 	%f225, %f67, %f1395;
	mul.ftz.f32 	%f230, %f67, %f1426;
	mul.ftz.f32 	%f229, %f67, %f1412;
	mul.ftz.f32 	%f228, %f67, %f1398;
	mul.ftz.f32 	%f425, %f1529, %f1556;
	mul.ftz.f32 	%f428, %f1542, %f1556;
	mul.ftz.f32 	%f431, %f1551, %f1556;
	mul.ftz.f32 	%f1748, %f288, %f428;
	fma.rn.ftz.f32 	%f1749, %f287, %f425, %f1748;
	fma.rn.ftz.f32 	%f682, %f289, %f431, %f1749;
	setp.eq.s32	%p123, %r1640, 1;
	@%p123 bra 	LBB3_146;
	bra.uni 	LBB3_127;
LBB3_146:
	cvt.rn.f32.s32	%f1770, %r1646;
	rcp.approx.ftz.f32 	%f1771, %f1770;
	mul.ftz.f32 	%f708, %f1771, 0f3F000000;
	cvt.rn.f32.s32	%f1772, %r1645;
	fma.rn.ftz.f32 	%f709, %f1772, %f1771, %f708;
	setp.gt.s32	%p136, %r1646, 1;
	selp.u32	%r1266, 1, 0, %p136;
	setp.gt.s32	%p137, %r1646, 2;
	selp.b32	%r1267, 2, 1, %p136;
	selp.b32	%r1268, %r1267, %r1266, %p137;
	setp.gt.s32	%p138, %r1646, 4;
	selp.u32	%r1269, 1, 0, %p138;
	setp.gt.s32	%p139, %r1646, 8;
	selp.u32	%r1270, 1, 0, %p139;
	setp.gt.s32	%p140, %r1646, 16;
	selp.u32	%r1271, 1, 0, %p140;
	setp.gt.s32	%p141, %r1646, 32;
	selp.u32	%r1272, 1, 0, %p141;
	setp.gt.s32	%p142, %r1646, 64;
	selp.u32	%r1273, 1, 0, %p142;
	setp.gt.s32	%p143, %r1646, 128;
	selp.u32	%r1274, 1, 0, %p143;
	setp.gt.s32	%p144, %r1646, 256;
	selp.u32	%r1275, 1, 0, %p144;
	setp.gt.s32	%p145, %r1646, 512;
	selp.u32	%r1276, 1, 0, %p145;
	setp.gt.s32	%p146, %r1646, 1024;
	selp.u32	%r1277, 1, 0, %p146;
	setp.gt.s32	%p147, %r1646, 2048;
	selp.u32	%r1278, 1, 0, %p147;
	setp.gt.s32	%p148, %r1646, 4096;
	selp.u32	%r1279, 1, 0, %p148;
	setp.gt.s32	%p149, %r1646, 8192;
	selp.u32	%r1280, 1, 0, %p149;
	setp.gt.s32	%p150, %r1646, 16384;
	selp.u32	%r1281, 1, 0, %p150;
	setp.gt.s32	%p151, %r1646, 32768;
	selp.u32	%r1282, 1, 0, %p151;
	setp.gt.s32	%p152, %r1646, 65536;
	selp.u32	%r1283, 1, 0, %p152;
	setp.gt.s32	%p153, %r1646, 131072;
	selp.u32	%r1284, 1, 0, %p153;
	setp.gt.s32	%p154, %r1646, 262144;
	selp.u32	%r1285, 1, 0, %p154;
	setp.gt.s32	%p155, %r1646, 524288;
	selp.u32	%r1286, 1, 0, %p155;
	setp.gt.s32	%p156, %r1646, 1048576;
	selp.u32	%r1287, 1, 0, %p156;
	setp.gt.s32	%p157, %r1646, 2097152;
	selp.u32	%r1288, 1, 0, %p157;
	setp.gt.s32	%p158, %r1646, 4194304;
	selp.u32	%r1289, 1, 0, %p158;
	setp.gt.s32	%p159, %r1646, 8388608;
	selp.u32	%r1290, 1, 0, %p159;
	setp.gt.s32	%p160, %r1646, 16777216;
	selp.u32	%r1291, 1, 0, %p160;
	setp.gt.s32	%p161, %r1646, 33554432;
	selp.u32	%r1292, 1, 0, %p161;
	setp.gt.s32	%p162, %r1646, 67108864;
	selp.u32	%r1293, 1, 0, %p162;
	setp.gt.s32	%p163, %r1646, 134217728;
	selp.u32	%r1294, 1, 0, %p163;
	setp.gt.s32	%p164, %r1646, 268435456;
	selp.u32	%r1295, 1, 0, %p164;
	setp.gt.s32	%p165, %r1646, 536870912;
	selp.u32	%r1296, 1, 0, %p165;
	setp.gt.s32	%p166, %r1646, 1073741824;
	selp.u32	%r1297, 1, 0, %p166;
	add.s32 	%r1298, %r1270, %r1269;
	add.s32 	%r1299, %r1298, %r1271;
	add.s32 	%r1300, %r1299, %r1272;
	add.s32 	%r1301, %r1300, %r1273;
	add.s32 	%r1302, %r1301, %r1274;
	add.s32 	%r1303, %r1302, %r1275;
	add.s32 	%r1304, %r1303, %r1276;
	add.s32 	%r1305, %r1304, %r1277;
	add.s32 	%r1306, %r1305, %r1278;
	add.s32 	%r1307, %r1306, %r1279;
	add.s32 	%r1308, %r1307, %r1280;
	add.s32 	%r1309, %r1308, %r1281;
	add.s32 	%r1310, %r1309, %r1282;
	add.s32 	%r1311, %r1310, %r1283;
	add.s32 	%r1312, %r1311, %r1284;
	add.s32 	%r1313, %r1312, %r1285;
	add.s32 	%r1314, %r1313, %r1286;
	add.s32 	%r1315, %r1314, %r1287;
	add.s32 	%r1316, %r1315, %r1288;
	add.s32 	%r1317, %r1316, %r1289;
	add.s32 	%r1318, %r1317, %r1290;
	add.s32 	%r1319, %r1318, %r1291;
	add.s32 	%r1320, %r1319, %r1292;
	add.s32 	%r1321, %r1320, %r1293;
	add.s32 	%r1322, %r1321, %r1294;
	add.s32 	%r1323, %r1322, %r1295;
	add.s32 	%r1324, %r1323, %r1296;
	add.s32 	%r1325, %r1324, %r1297;
	add.s32 	%r1326, %r1325, %r1268;
	mov.u32 	%r1327, 0;
	max.s32 	%r1676, %r1326, %r1327;
	mov.f32 	%f2054, 0f00000000;
	setp.lt.s32	%p167, %r1676, 1;
	@%p167 bra 	LBB3_225;
	mov.f32 	%f2052, 0f3F800000;
LBB3_148:
	and.b32  	%r1328, %r1645, 1;
	shr.u32 	%r1645, %r1645, 1;
	mul.ftz.f32 	%f2052, %f2052, 0f3F000000;
	cvt.rn.f32.s32	%f1773, %r1328;
	fma.rn.ftz.f32 	%f2054, %f2052, %f1773, %f2054;
	add.s32 	%r1676, %r1676, -1;
	setp.ne.s32	%p168, %r1676, 0;
	@%p168 bra 	LBB3_148;
	bra.uni 	LBB3_149;
LBB3_127:
	setp.lt.s32	%p124, %r1641, 8;
	@%p124 bra 	LBB3_129;
	bra.uni 	LBB3_128;
LBB3_129:
	mov.f32 	%f2050, 0f00000000;
	setp.lt.s32	%p125, %r1642, 1;
	@%p125 bra 	LBB3_220;
	add.s64 	%rd56, %rd807, 512;
	and.b32  	%r1105, %r1641, 63;
	ld.u64 	%rd820, [%rd56];
	mul.wide.u32 	%rd826, %r1105, 4;
	// inline asm
	mov.b64 {_,%r1101}, %rd820;
	// inline asm
	// inline asm
	call (%rd821), _rt_buffer_get_id_64, (%r1101, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd827, %rd826, %rd821;
	ld.u32 	%r168, [%rd827+512];
	cvt.rn.f32.s32	%f1754, %r168;
	rcp.approx.ftz.f32 	%f684, %f1754;
	mov.f32 	%f2042, %f684;
	mov.u32 	%r1673, %r1642;
LBB3_131:
	setp.ne.s32	%p126, %r168, 0;
	selp.b32	%r1106, %r168, %r1673, %p126;
	rem.s32 	%r1107, %r1673, %r1106;
	cvt.rn.f32.s32	%f1755, %r1107;
	fma.rn.ftz.f32 	%f2050, %f2042, %f1755, %f2050;
	mul.ftz.f32 	%f2042, %f684, %f2042;
	selp.b32	%r1108, %r168, -2147483648, %p126;
	div.s32 	%r1673, %r1673, %r1108;
	setp.gt.s32	%p127, %r1673, 0;
	@%p127 bra 	LBB3_131;
	bra.uni 	LBB3_132;
LBB3_128:
	shl.b32 	%r980, %r1642, 4;
	add.s32 	%r981, %r980, -1556008596;
	add.s32 	%r982, %r1642, -1640531527;
	xor.b32  	%r983, %r981, %r982;
	shr.u32 	%r984, %r1642, 5;
	add.s32 	%r985, %r984, -939442524;
	xor.b32  	%r986, %r983, %r985;
	add.s32 	%r987, %r986, %r1641;
	shl.b32 	%r988, %r987, 4;
	add.s32 	%r989, %r988, -1383041155;
	add.s32 	%r990, %r987, -1640531527;
	xor.b32  	%r991, %r989, %r990;
	shr.u32 	%r992, %r987, 5;
	add.s32 	%r993, %r992, 2123724318;
	xor.b32  	%r994, %r991, %r993;
	add.s32 	%r995, %r994, %r1642;
	shl.b32 	%r996, %r995, 4;
	add.s32 	%r997, %r996, -1556008596;
	add.s32 	%r998, %r995, 1013904242;
	xor.b32  	%r999, %r997, %r998;
	shr.u32 	%r1000, %r995, 5;
	add.s32 	%r1001, %r1000, -939442524;
	xor.b32  	%r1002, %r999, %r1001;
	add.s32 	%r1003, %r1002, %r987;
	shl.b32 	%r1004, %r1003, 4;
	add.s32 	%r1005, %r1004, -1383041155;
	add.s32 	%r1006, %r1003, 1013904242;
	xor.b32  	%r1007, %r1005, %r1006;
	shr.u32 	%r1008, %r1003, 5;
	add.s32 	%r1009, %r1008, 2123724318;
	xor.b32  	%r1010, %r1007, %r1009;
	add.s32 	%r1011, %r1010, %r995;
	shl.b32 	%r1012, %r1011, 4;
	add.s32 	%r1013, %r1012, -1556008596;
	add.s32 	%r1014, %r1011, -626627285;
	xor.b32  	%r1015, %r1013, %r1014;
	shr.u32 	%r1016, %r1011, 5;
	add.s32 	%r1017, %r1016, -939442524;
	xor.b32  	%r1018, %r1015, %r1017;
	add.s32 	%r1019, %r1018, %r1003;
	shl.b32 	%r1020, %r1019, 4;
	add.s32 	%r1021, %r1020, -1383041155;
	add.s32 	%r1022, %r1019, -626627285;
	xor.b32  	%r1023, %r1021, %r1022;
	shr.u32 	%r1024, %r1019, 5;
	add.s32 	%r1025, %r1024, 2123724318;
	xor.b32  	%r1026, %r1023, %r1025;
	add.s32 	%r1027, %r1026, %r1011;
	shl.b32 	%r1028, %r1027, 4;
	add.s32 	%r1029, %r1028, -1556008596;
	add.s32 	%r1030, %r1027, 2027808484;
	xor.b32  	%r1031, %r1029, %r1030;
	shr.u32 	%r1032, %r1027, 5;
	add.s32 	%r1033, %r1032, -939442524;
	xor.b32  	%r1034, %r1031, %r1033;
	add.s32 	%r1035, %r1034, %r1019;
	shl.b32 	%r1036, %r1035, 4;
	add.s32 	%r1037, %r1036, -1383041155;
	add.s32 	%r1038, %r1035, 2027808484;
	xor.b32  	%r1039, %r1037, %r1038;
	shr.u32 	%r1040, %r1035, 5;
	add.s32 	%r1041, %r1040, 2123724318;
	xor.b32  	%r1042, %r1039, %r1041;
	add.s32 	%r1043, %r1042, %r1027;
	shl.b32 	%r1044, %r1043, 4;
	add.s32 	%r1045, %r1044, -1556008596;
	add.s32 	%r1046, %r1043, 387276957;
	xor.b32  	%r1047, %r1045, %r1046;
	shr.u32 	%r1048, %r1043, 5;
	add.s32 	%r1049, %r1048, -939442524;
	xor.b32  	%r1050, %r1047, %r1049;
	add.s32 	%r1051, %r1050, %r1035;
	shl.b32 	%r1052, %r1051, 4;
	add.s32 	%r1053, %r1052, -1383041155;
	add.s32 	%r1054, %r1051, 387276957;
	xor.b32  	%r1055, %r1053, %r1054;
	shr.u32 	%r1056, %r1051, 5;
	add.s32 	%r1057, %r1056, 2123724318;
	xor.b32  	%r1058, %r1055, %r1057;
	add.s32 	%r1059, %r1058, %r1043;
	shl.b32 	%r1060, %r1059, 4;
	add.s32 	%r1061, %r1060, -1556008596;
	add.s32 	%r1062, %r1059, -1253254570;
	xor.b32  	%r1063, %r1061, %r1062;
	shr.u32 	%r1064, %r1059, 5;
	add.s32 	%r1065, %r1064, -939442524;
	xor.b32  	%r1066, %r1063, %r1065;
	add.s32 	%r1067, %r1066, %r1051;
	shl.b32 	%r1068, %r1067, 4;
	add.s32 	%r1069, %r1068, -1383041155;
	add.s32 	%r1070, %r1067, -1253254570;
	xor.b32  	%r1071, %r1069, %r1070;
	shr.u32 	%r1072, %r1067, 5;
	add.s32 	%r1073, %r1072, 2123724318;
	xor.b32  	%r1074, %r1071, %r1073;
	add.s32 	%r1075, %r1074, %r1059;
	shl.b32 	%r1076, %r1075, 4;
	add.s32 	%r1077, %r1076, -1556008596;
	add.s32 	%r1078, %r1075, 1401181199;
	xor.b32  	%r1079, %r1077, %r1078;
	shr.u32 	%r1080, %r1075, 5;
	add.s32 	%r1081, %r1080, -939442524;
	xor.b32  	%r1082, %r1079, %r1081;
	add.s32 	%r1083, %r1082, %r1067;
	shl.b32 	%r1084, %r1083, 4;
	add.s32 	%r1085, %r1084, -1383041155;
	add.s32 	%r1086, %r1083, 1401181199;
	xor.b32  	%r1087, %r1085, %r1086;
	shr.u32 	%r1088, %r1083, 5;
	add.s32 	%r1089, %r1088, 2123724318;
	xor.b32  	%r1090, %r1087, %r1089;
	add.s32 	%r1091, %r1090, %r1075;
	shl.b32 	%r1092, %r1091, 4;
	add.s32 	%r1093, %r1092, 591475052;
	add.s32 	%r1094, %r1091, 1908133320;
	xor.b32  	%r1095, %r1093, %r1094;
	shr.u32 	%r1096, %r1091, 5;
	add.s32 	%r1097, %r1096, 1208041124;
	xor.b32  	%r1098, %r1095, %r1097;
	add.s32 	%r1099, %r1098, %r1083;
	and.b32  	%r1100, %r1099, 2147483647;
	cvt.rn.f32.s32	%f1752, %r1100;
	mul.ftz.f32 	%f2050, %f1752, 0f30000000;
	bra.uni 	LBB3_136;
LBB3_225:
LBB3_149:
	add.ftz.f32 	%f1774, %f708, %f2054;
	add.ftz.f32 	%f1775, %f2016, %f1774;
	add.ftz.f32 	%f1776, %f2015, %f709;
	cvt.rmi.ftz.f32.f32	%f1777, %f1776;
	cvt.rmi.ftz.f32.f32	%f1778, %f1775;
	sub.ftz.f32 	%f1779, %f1775, %f1778;
	sub.ftz.f32 	%f1780, %f1776, %f1777;
	mov.f32 	%f1781, 0f3727C5AC;
	max.ftz.f32 	%f1782, %f1780, %f1781;
	mov.f32 	%f1783, 0f3F7FFF58;
	min.ftz.f32 	%f2050, %f1782, %f1783;
	max.ftz.f32 	%f1784, %f1779, %f1781;
	min.ftz.f32 	%f2051, %f1784, %f1783;
	bra.uni 	LBB3_150;
LBB3_212:
LBB3_68:
	setp.eq.s32	%p79, %r1641, 1;
	@%p79 bra 	LBB3_71;
	bra.uni 	LBB3_69;
LBB3_71:
	mul.wide.s32 	%rd463, %r1644, -2032597691;
	shr.u64 	%rd464, %rd463, 32;
	cvt.u32.u64	%r699, %rd464;
	add.s32 	%r700, %r699, %r1644;
	shr.u32 	%r701, %r700, 31;
	shr.s32 	%r702, %r700, 7;
	add.s32 	%r703, %r702, %r701;
	mul.lo.s32 	%r704, %r703, 243;
	sub.s32 	%r705, %r1644, %r704;
	cvt.rn.f32.s32	%f1566, %r705;
	neg.ftz.f32 	%f1567, %f1566;
	fma.rn.ftz.f32 	%f1993, %f1993, 0f43730000, %f1567;
	bra.uni 	LBB3_72;
LBB3_69:
	setp.ne.s32	%p80, %r1641, 0;
	@%p80 bra 	LBB3_213;
	shr.s32 	%r706, %r1643, 31;
	shr.u32 	%r707, %r706, 24;
	add.s32 	%r708, %r1643, %r707;
	and.b32  	%r709, %r708, -256;
	sub.s32 	%r710, %r1643, %r709;
	cvt.rn.f32.s32	%f1568, %r710;
	neg.ftz.f32 	%f1569, %f1568;
	fma.rn.ftz.f32 	%f1993, %f1993, 0f43800000, %f1569;
	bra.uni 	LBB3_72;
LBB3_220:
LBB3_132:
	setp.eq.s32	%p128, %r1641, 1;
	@%p128 bra 	LBB3_135;
	bra.uni 	LBB3_133;
LBB3_135:
	mul.wide.s32 	%rd828, %r1644, -2032597691;
	shr.u64 	%rd829, %rd828, 32;
	cvt.u32.u64	%r1109, %rd829;
	add.s32 	%r1110, %r1109, %r1644;
	shr.u32 	%r1111, %r1110, 31;
	shr.s32 	%r1112, %r1110, 7;
	add.s32 	%r1113, %r1112, %r1111;
	mul.lo.s32 	%r1114, %r1113, 243;
	sub.s32 	%r1115, %r1644, %r1114;
	cvt.rn.f32.s32	%f1756, %r1115;
	neg.ftz.f32 	%f1757, %f1756;
	fma.rn.ftz.f32 	%f2050, %f2050, 0f43730000, %f1757;
	add.s32 	%r1674, %r1641, 1;
	bra.uni 	LBB3_138;
LBB3_133:
	setp.ne.s32	%p129, %r1641, 0;
	@%p129 bra 	LBB3_221;
	shr.s32 	%r1116, %r1643, 31;
	shr.u32 	%r1117, %r1116, 24;
	add.s32 	%r1118, %r1643, %r1117;
	and.b32  	%r1119, %r1118, -256;
	sub.s32 	%r1120, %r1643, %r1119;
	cvt.rn.f32.s32	%f1758, %r1120;
	neg.ftz.f32 	%f1759, %f1758;
	fma.rn.ftz.f32 	%f2050, %f2050, 0f43800000, %f1759;
	add.s32 	%r1674, %r1641, 1;
	bra.uni 	LBB3_138;
LBB3_213:
LBB3_72:
	setp.gt.ftz.f32	%p81, %f1993, 0f00000000;
	@%p81 bra 	LBB3_73;
	add.s32 	%r1641, %r1641, 1;
LBB3_75:
	abs.s32 	%r724, %r16;
	// inline asm
	mov.b64 {_,%r711}, %rd86;
	// inline asm
	// inline asm
	call (%rd466), _rt_buffer_get_id_64, (%r711, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd471, [%rd466+544];
	// inline asm
	mov.b64 {_,%r715}, %rd471;
	// inline asm
	// inline asm
	call (%rd472), _rt_buffer_get_id_64, (%r715, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r725, [%rd472+508];
	add.s32 	%r1636, %r725, -1;
	mul.wide.s32 	%rd477, %r724, 8;
	add.s64 	%rd478, %rd472, %rd477;
	ld.u32 	%r79, [%rd478+512];
	ld.u32 	%r80, [%rd478+516];
	setp.ge.s32	%p83, %r79, %r80;
	@%p83 bra 	LBB3_214;
	// inline asm
	mov.b64 {_,%r727}, %rd86;
	// inline asm
	// inline asm
	call (%rd480), _rt_buffer_get_id_64, (%r727, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd485, [%rd480+552];
	// inline asm
	mov.b64 {_,%r731}, %rd485;
	// inline asm
	// inline asm
	call (%rd486), _rt_buffer_get_id_64, (%r731, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1634, %r80, %r79;
	mul.wide.s32 	%rd491, %r79, 8;
	or.b64  	%rd1217, %rd491, 4;
	add.s64 	%rd24, %rd486, 512;
LBB3_77:
	add.s64 	%rd492, %rd1217, %rd24;
	ld.u32 	%r734, [%rd492+-4];
	and.b32  	%r735, %r734, 40;
	setp.ne.s32	%p84, %r735, 40;
	@%p84 bra 	LBB3_79;
	add.s64 	%rd493, %rd24, %rd1217;
	ld.u32 	%r1636, [%rd493];
LBB3_79:
	add.s32 	%r1634, %r1634, -1;
	add.s64 	%rd1217, %rd1217, 8;
	setp.ne.s32	%p85, %r1634, 0;
	@%p85 bra 	LBB3_77;
	bra.uni 	LBB3_80;
LBB3_214:
LBB3_80:
	ld.u32 	%r88, [%rd2];
	setp.gt.s32	%p86, %r88, 15;
	@%p86 bra 	LBB3_81;
	mul.ftz.f32 	%f1574, %f23, %f288;
	fma.rn.ftz.f32 	%f1575, %f22, %f287, %f1574;
	fma.rn.ftz.f32 	%f1576, %f24, %f289, %f1575;
	setp.gt.ftz.f32	%p82, %f1576, 0f00000000;
	shl.b32 	%r719, %r18, 12;
	selp.f32	%f1577, 0f3F800000, 0fBF800000, %p82;
	or.b32  	%r720, %r719, %r15;
	mul.ftz.f32 	%f1578, %f296, %f1577;
	neg.ftz.f32 	%f1579, %f24;
	neg.ftz.f32 	%f1582, %f27;
	neg.ftz.f32 	%f1587, %f30;
	and.b32  	%r721, %r720, 6144;
	and.b32  	%r722, %r15, 927456;
	fma.rn.ftz.f32 	%f480, %f1579, %f1578, %f15;
	neg.ftz.f32 	%f1580, %f23;
	neg.ftz.f32 	%f1581, %f22;
	fma.rn.ftz.f32 	%f483, %f1582, %f1578, %f18;
	neg.ftz.f32 	%f1583, %f26;
	neg.ftz.f32 	%f1584, %f25;
	neg.ftz.f32 	%f1585, %f28;
	neg.ftz.f32 	%f1586, %f29;
	fma.rn.ftz.f32 	%f486, %f1587, %f1578, %f21;
	sub.ftz.f32 	%f1588, %f253, %f888;
	or.b32  	%r723, %r722, %r721;
	fma.rn.ftz.f32 	%f488, %f1580, %f1578, %f14;
	fma.rn.ftz.f32 	%f487, %f1581, %f1578, %f13;
	fma.rn.ftz.f32 	%f491, %f1583, %f1578, %f17;
	fma.rn.ftz.f32 	%f490, %f1584, %f1578, %f16;
	fma.rn.ftz.f32 	%f493, %f1585, %f1578, %f19;
	fma.rn.ftz.f32 	%f494, %f1586, %f1578, %f20;
	fma.rn.ftz.f32 	%f505, %f296, 0fBF000000, %f1588;
	or.b32  	%r77, %r723, 272;
	add.s32 	%r736, %r9, 1;
	mov.b32 	 %r737, %f487;
	cvt.u64.u32	%rd494, %r737;
	mov.b32 	 %r738, %f488;
	cvt.u64.u32	%rd495, %r738;
	shl.b64 	%rd496, %rd495, 32;
	or.b64  	%rd497, %rd494, %rd496;
	mov.b32 	 %r739, %f490;
	cvt.u64.u32	%rd498, %r739;
	mov.b32 	 %r740, %f491;
	cvt.u64.u32	%rd499, %r740;
	shl.b64 	%rd500, %rd499, 32;
	or.b64  	%rd501, %rd498, %rd500;
	mov.b32 	 %r741, %f493;
	cvt.u64.u32	%rd502, %r741;
	mov.b32 	 %r742, %f494;
	cvt.u64.u32	%rd503, %r742;
	shl.b64 	%rd504, %rd503, 32;
	or.b64  	%rd505, %rd502, %rd504;
	add.s32 	%r743, %r88, 1;
	st.u32 	[%rd2], %r743;
	mul.wide.s32 	%rd506, %r88, 112;
	add.s64 	%rd507, %rd88, %rd506;
	st.f32 	[%rd507+8], %f480;
	st.f32 	[%rd507+24], %f483;
	st.u64 	[%rd507], %rd497;
	st.f32 	[%rd507+40], %f486;
	st.u64 	[%rd507+16], %rd501;
	st.f32 	[%rd507+56], %f277;
	st.u64 	[%rd507+32], %rd505;
	st.f32 	[%rd507+72], %f280;
	mov.b32 	 %r750, %f275;
	cvt.u64.u32	%rd520, %r750;
	mov.b32 	 %r751, %f276;
	cvt.u64.u32	%rd521, %r751;
	shl.b64 	%rd522, %rd521, 32;
	or.b64  	%rd523, %rd520, %rd522;
	st.u64 	[%rd507+48], %rd523;
	st.f32 	[%rd507+88], %f283;
	mov.b32 	 %r752, %f278;
	cvt.u64.u32	%rd524, %r752;
	mov.b32 	 %r753, %f279;
	cvt.u64.u32	%rd525, %r753;
	shl.b64 	%rd526, %rd525, 32;
	or.b64  	%rd527, %rd524, %rd526;
	st.u64 	[%rd507+64], %rd527;
	st.f32 	[%rd507+96], %f505;
	mov.b32 	 %r754, %f281;
	cvt.u64.u32	%rd528, %r754;
	mov.b32 	 %r755, %f282;
	cvt.u64.u32	%rd529, %r755;
	shl.b64 	%rd530, %rd529, 32;
	or.b64  	%rd531, %rd528, %rd530;
	st.u64 	[%rd507+80], %rd531;
	add.s64 	%rd532, %rd89, %rd506;
	st.f32 	[%rd532+88], %f486;
	st.u64 	[%rd532+80], %rd505;
	st.f32 	[%rd532+72], %f483;
	st.u64 	[%rd532+64], %rd501;
	st.f32 	[%rd532+56], %f480;
	st.u64 	[%rd532+48], %rd497;
	mov.u32 	%r756, 0;
	st.u32 	[%rd532+24], %r756;
	st.u64 	[%rd532+16], %rd109;
	st.u32 	[%rd532+108], %r13;
	st.u32 	[%rd532+104], %r756;
	mov.u32 	%r757, 1065353216;
	st.u32 	[%rd532+100], %r757;
	st.u32 	[%rd532+96], %r756;
	st.u32 	[%rd532+44], %r1641;
	st.u32 	[%rd532+40], %r736;
	st.f32 	[%rd532+36], %f274;
	st.u32 	[%rd532+32], %r756;
	st.u32 	[%rd532+8], %r532;
	st.u32 	[%rd532+4], %r1636;
	st.u32 	[%rd532], %r77;
	mov.f32 	%f2078, 0f00000000;
	mov.f32 	%f2079, %f2078;
	mov.f32 	%f2080, %f2078;
	bra.uni 	LBB3_208;
LBB3_81:
	mov.f32 	%f2078, 0f00000000;
	mov.f32 	%f2079, %f2078;
	mov.f32 	%f2080, %f2078;
	bra.uni 	LBB3_208;
LBB3_73:
	mov.f32 	%f2078, 0f00000000;
	mov.f32 	%f2079, %f2078;
	mov.f32 	%f2080, %f2078;
	bra.uni 	LBB3_208;
LBB3_221:
LBB3_136:
	add.s32 	%r1674, %r1641, 1;
	setp.lt.s32	%p130, %r1674, 8;
	@%p130 bra 	LBB3_222;
	bra.uni 	LBB3_137;
LBB3_222:
LBB3_138:
	mov.f32 	%f2051, 0f00000000;
	setp.lt.s32	%p131, %r1642, 1;
	@%p131 bra 	LBB3_223;
	and.b32  	%r1250, %r1674, 63;
	// inline asm
	mov.b64 {_,%r1242}, %rd86;
	// inline asm
	// inline asm
	call (%rd831), _rt_buffer_get_id_64, (%r1242, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd836, [%rd831+512];
	mul.wide.u32 	%rd842, %r1250, 4;
	// inline asm
	mov.b64 {_,%r1246}, %rd836;
	// inline asm
	// inline asm
	call (%rd837), _rt_buffer_get_id_64, (%r1246, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd843, %rd842, %rd837;
	ld.u32 	%r174, [%rd843+512];
	cvt.rn.f32.s32	%f1762, %r174;
	rcp.approx.ftz.f32 	%f696, %f1762;
	mov.f32 	%f2047, %f696;
LBB3_140:
	setp.ne.s32	%p132, %r174, 0;
	selp.b32	%r1251, %r174, %r1642, %p132;
	rem.s32 	%r1252, %r1642, %r1251;
	cvt.rn.f32.s32	%f1763, %r1252;
	fma.rn.ftz.f32 	%f2051, %f2047, %f1763, %f2051;
	mul.ftz.f32 	%f2047, %f696, %f2047;
	selp.b32	%r1253, %r174, -2147483648, %p132;
	div.s32 	%r1642, %r1642, %r1253;
	setp.gt.s32	%p133, %r1642, 0;
	@%p133 bra 	LBB3_140;
	bra.uni 	LBB3_141;
LBB3_137:
	shl.b32 	%r1121, %r1642, 4;
	add.s32 	%r1122, %r1121, -1556008596;
	add.s32 	%r1123, %r1642, -1640531527;
	xor.b32  	%r1124, %r1122, %r1123;
	shr.u32 	%r1125, %r1642, 5;
	add.s32 	%r1126, %r1125, -939442524;
	xor.b32  	%r1127, %r1124, %r1126;
	add.s32 	%r1128, %r1127, %r1674;
	shl.b32 	%r1129, %r1128, 4;
	add.s32 	%r1130, %r1129, -1383041155;
	add.s32 	%r1131, %r1128, -1640531527;
	xor.b32  	%r1132, %r1130, %r1131;
	shr.u32 	%r1133, %r1128, 5;
	add.s32 	%r1134, %r1133, 2123724318;
	xor.b32  	%r1135, %r1132, %r1134;
	add.s32 	%r1136, %r1135, %r1642;
	shl.b32 	%r1137, %r1136, 4;
	add.s32 	%r1138, %r1137, -1556008596;
	add.s32 	%r1139, %r1136, 1013904242;
	xor.b32  	%r1140, %r1138, %r1139;
	shr.u32 	%r1141, %r1136, 5;
	add.s32 	%r1142, %r1141, -939442524;
	xor.b32  	%r1143, %r1140, %r1142;
	add.s32 	%r1144, %r1143, %r1128;
	shl.b32 	%r1145, %r1144, 4;
	add.s32 	%r1146, %r1145, -1383041155;
	add.s32 	%r1147, %r1144, 1013904242;
	xor.b32  	%r1148, %r1146, %r1147;
	shr.u32 	%r1149, %r1144, 5;
	add.s32 	%r1150, %r1149, 2123724318;
	xor.b32  	%r1151, %r1148, %r1150;
	add.s32 	%r1152, %r1151, %r1136;
	shl.b32 	%r1153, %r1152, 4;
	add.s32 	%r1154, %r1153, -1556008596;
	add.s32 	%r1155, %r1152, -626627285;
	xor.b32  	%r1156, %r1154, %r1155;
	shr.u32 	%r1157, %r1152, 5;
	add.s32 	%r1158, %r1157, -939442524;
	xor.b32  	%r1159, %r1156, %r1158;
	add.s32 	%r1160, %r1159, %r1144;
	shl.b32 	%r1161, %r1160, 4;
	add.s32 	%r1162, %r1161, -1383041155;
	add.s32 	%r1163, %r1160, -626627285;
	xor.b32  	%r1164, %r1162, %r1163;
	shr.u32 	%r1165, %r1160, 5;
	add.s32 	%r1166, %r1165, 2123724318;
	xor.b32  	%r1167, %r1164, %r1166;
	add.s32 	%r1168, %r1167, %r1152;
	shl.b32 	%r1169, %r1168, 4;
	add.s32 	%r1170, %r1169, -1556008596;
	add.s32 	%r1171, %r1168, 2027808484;
	xor.b32  	%r1172, %r1170, %r1171;
	shr.u32 	%r1173, %r1168, 5;
	add.s32 	%r1174, %r1173, -939442524;
	xor.b32  	%r1175, %r1172, %r1174;
	add.s32 	%r1176, %r1175, %r1160;
	shl.b32 	%r1177, %r1176, 4;
	add.s32 	%r1178, %r1177, -1383041155;
	add.s32 	%r1179, %r1176, 2027808484;
	xor.b32  	%r1180, %r1178, %r1179;
	shr.u32 	%r1181, %r1176, 5;
	add.s32 	%r1182, %r1181, 2123724318;
	xor.b32  	%r1183, %r1180, %r1182;
	add.s32 	%r1184, %r1183, %r1168;
	shl.b32 	%r1185, %r1184, 4;
	add.s32 	%r1186, %r1185, -1556008596;
	add.s32 	%r1187, %r1184, 387276957;
	xor.b32  	%r1188, %r1186, %r1187;
	shr.u32 	%r1189, %r1184, 5;
	add.s32 	%r1190, %r1189, -939442524;
	xor.b32  	%r1191, %r1188, %r1190;
	add.s32 	%r1192, %r1191, %r1176;
	shl.b32 	%r1193, %r1192, 4;
	add.s32 	%r1194, %r1193, -1383041155;
	add.s32 	%r1195, %r1192, 387276957;
	xor.b32  	%r1196, %r1194, %r1195;
	shr.u32 	%r1197, %r1192, 5;
	add.s32 	%r1198, %r1197, 2123724318;
	xor.b32  	%r1199, %r1196, %r1198;
	add.s32 	%r1200, %r1199, %r1184;
	shl.b32 	%r1201, %r1200, 4;
	add.s32 	%r1202, %r1201, -1556008596;
	add.s32 	%r1203, %r1200, -1253254570;
	xor.b32  	%r1204, %r1202, %r1203;
	shr.u32 	%r1205, %r1200, 5;
	add.s32 	%r1206, %r1205, -939442524;
	xor.b32  	%r1207, %r1204, %r1206;
	add.s32 	%r1208, %r1207, %r1192;
	shl.b32 	%r1209, %r1208, 4;
	add.s32 	%r1210, %r1209, -1383041155;
	add.s32 	%r1211, %r1208, -1253254570;
	xor.b32  	%r1212, %r1210, %r1211;
	shr.u32 	%r1213, %r1208, 5;
	add.s32 	%r1214, %r1213, 2123724318;
	xor.b32  	%r1215, %r1212, %r1214;
	add.s32 	%r1216, %r1215, %r1200;
	shl.b32 	%r1217, %r1216, 4;
	add.s32 	%r1218, %r1217, -1556008596;
	add.s32 	%r1219, %r1216, 1401181199;
	xor.b32  	%r1220, %r1218, %r1219;
	shr.u32 	%r1221, %r1216, 5;
	add.s32 	%r1222, %r1221, -939442524;
	xor.b32  	%r1223, %r1220, %r1222;
	add.s32 	%r1224, %r1223, %r1208;
	shl.b32 	%r1225, %r1224, 4;
	add.s32 	%r1226, %r1225, -1383041155;
	add.s32 	%r1227, %r1224, 1401181199;
	xor.b32  	%r1228, %r1226, %r1227;
	shr.u32 	%r1229, %r1224, 5;
	add.s32 	%r1230, %r1229, 2123724318;
	xor.b32  	%r1231, %r1228, %r1230;
	add.s32 	%r1232, %r1231, %r1216;
	shl.b32 	%r1233, %r1232, 4;
	add.s32 	%r1234, %r1233, 591475052;
	add.s32 	%r1235, %r1232, 1908133320;
	xor.b32  	%r1236, %r1234, %r1235;
	shr.u32 	%r1237, %r1232, 5;
	add.s32 	%r1238, %r1237, 1208041124;
	xor.b32  	%r1239, %r1236, %r1238;
	add.s32 	%r1240, %r1239, %r1224;
	and.b32  	%r1241, %r1240, 2147483647;
	cvt.rn.f32.s32	%f1760, %r1241;
	mul.ftz.f32 	%f2051, %f1760, 0f30000000;
	bra.uni 	LBB3_145;
LBB3_223:
LBB3_141:
	setp.ne.s32	%p134, %r1674, 0;
	@%p134 bra 	LBB3_143;
	bra.uni 	LBB3_142;
LBB3_143:
	setp.ne.s32	%p135, %r1641, 0;
	@%p135 bra 	LBB3_224;
	bra.uni 	LBB3_144;
LBB3_224:
	bra.uni 	LBB3_145;
LBB3_142:
	shr.s32 	%r1261, %r1643, 31;
	shr.u32 	%r1262, %r1261, 24;
	add.s32 	%r1263, %r1643, %r1262;
	and.b32  	%r1264, %r1263, -256;
	sub.s32 	%r1265, %r1643, %r1264;
	cvt.rn.f32.s32	%f1766, %r1265;
	neg.ftz.f32 	%f1767, %f1766;
	fma.rn.ftz.f32 	%f2051, %f2051, 0f43800000, %f1767;
	bra.uni 	LBB3_145;
LBB3_144:
	mul.wide.s32 	%rd844, %r1644, -2032597691;
	shr.u64 	%rd845, %rd844, 32;
	cvt.u32.u64	%r1254, %rd845;
	add.s32 	%r1255, %r1254, %r1644;
	shr.u32 	%r1256, %r1255, 31;
	shr.s32 	%r1257, %r1255, 7;
	add.s32 	%r1258, %r1257, %r1256;
	mul.lo.s32 	%r1259, %r1258, 243;
	sub.s32 	%r1260, %r1644, %r1259;
	cvt.rn.f32.s32	%f1764, %r1260;
	neg.ftz.f32 	%f1765, %f1764;
	fma.rn.ftz.f32 	%f2051, %f2051, 0f43730000, %f1765;
LBB3_145:
	add.s32 	%r1641, %r1641, 2;
LBB3_150:
	mov.f32 	%f1785, 0f3F800000;
	sub.ftz.f32 	%f1786, %f1785, %f2051;
	sqrt.approx.ftz.f32 	%f1787, %f1786;
	sqrt.approx.ftz.f32 	%f1788, %f2051;
	mul.ftz.f32 	%f1789, %f2050, 0f40C90FDB;
	cos.approx.ftz.f32 	%f1790, %f1789;
	sin.approx.ftz.f32 	%f1791, %f1789;
	mul.ftz.f32 	%f1792, %f1787, %f1790;
	mul.ftz.f32 	%f1793, %f1787, %f1791;
	mul.ftz.f32 	%f1794, %f1788, 0f3EA2F983;
	setp.ge.ftz.f32	%p169, %f682, 0f00000000;
	neg.ftz.f32 	%f1795, %f1788;
	selp.f32	%f1796, %f1788, %f1795, %p169;
	mul.ftz.f32 	%f1797, %f233, 0f3EA2F983;
	mul.ftz.f32 	%f1798, %f232, 0f3EA2F983;
	mul.ftz.f32 	%f1799, %f231, 0f3EA2F983;
	mul.ftz.f32 	%f1800, %f224, %f1793;
	mul.ftz.f32 	%f1801, %f222, %f1793;
	mul.ftz.f32 	%f1802, %f223, %f1793;
	mul.ftz.f32 	%f1803, %f227, %f1793;
	mul.ftz.f32 	%f1804, %f226, %f1793;
	mul.ftz.f32 	%f1805, %f225, %f1793;
	mul.ftz.f32 	%f1806, %f230, %f1793;
	mul.ftz.f32 	%f1807, %f229, %f1793;
	mul.ftz.f32 	%f1808, %f228, %f1793;
	fma.rn.ftz.f32 	%f1809, %f214, %f1792, %f1802;
	fma.rn.ftz.f32 	%f1810, %f213, %f1792, %f1801;
	fma.rn.ftz.f32 	%f1811, %f215, %f1792, %f1800;
	fma.rn.ftz.f32 	%f1812, %f216, %f1792, %f1805;
	fma.rn.ftz.f32 	%f1813, %f217, %f1792, %f1804;
	fma.rn.ftz.f32 	%f1814, %f218, %f1792, %f1803;
	fma.rn.ftz.f32 	%f1815, %f219, %f1792, %f1808;
	fma.rn.ftz.f32 	%f1816, %f220, %f1792, %f1807;
	fma.rn.ftz.f32 	%f1817, %f221, %f1792, %f1806;
	fma.rn.ftz.f32 	%f721, %f33, %f1796, %f1811;
	fma.rn.ftz.f32 	%f719, %f31, %f1796, %f1810;
	fma.rn.ftz.f32 	%f720, %f32, %f1796, %f1809;
	fma.rn.ftz.f32 	%f724, %f36, %f1796, %f1814;
	fma.rn.ftz.f32 	%f723, %f35, %f1796, %f1813;
	fma.rn.ftz.f32 	%f722, %f34, %f1796, %f1812;
	fma.rn.ftz.f32 	%f727, %f39, %f1796, %f1817;
	fma.rn.ftz.f32 	%f726, %f38, %f1796, %f1816;
	fma.rn.ftz.f32 	%f725, %f37, %f1796, %f1815;
	mul.ftz.f32 	%f1818, %f23, %f288;
	fma.rn.ftz.f32 	%f1819, %f22, %f287, %f1818;
	fma.rn.ftz.f32 	%f1820, %f24, %f289, %f1819;
	mul.ftz.f32 	%f1821, %f32, %f720;
	fma.rn.ftz.f32 	%f1822, %f31, %f719, %f1821;
	fma.rn.ftz.f32 	%f740, %f33, %f721, %f1822;
	mul.ftz.f32 	%f1823, %f23, %f720;
	fma.rn.ftz.f32 	%f1824, %f22, %f719, %f1823;
	fma.rn.ftz.f32 	%f1825, %f24, %f721, %f1824;
	mul.ftz.f32 	%f1826, %f1820, %f1825;
	setp.ltu.ftz.f32	%p170, %f1826, 0f00000000;
	setp.lt.ftz.f32	%p171, %f740, 0f00000000;
	setp.lt.ftz.f32	%p172, %f1825, 0f00000000;
	xor.pred  	%p173, %p171, %p172;
	or.pred  	%p174, %p173, %p170;
	selp.f32	%f1827, 0f00000000, %f1799, %p174;
	selp.f32	%f1828, 0f00000000, %f1798, %p174;
	selp.f32	%f1829, 0f00000000, %f1797, %p174;
	neg.ftz.f32 	%f1830, %f740;
	selp.f32	%f1831, %f1830, %f740, %p171;
	div.approx.ftz.f32 	%f1832, %f1785, %f1794;
	mul.ftz.f32 	%f1833, %f1832, %f1831;
	mul.ftz.f32 	%f1834, %f271, %f1833;
	mul.ftz.f32 	%f1835, %f272, %f1833;
	mul.ftz.f32 	%f1836, %f273, %f1833;
	mul.ftz.f32 	%f743, %f1829, %f1836;
	mul.ftz.f32 	%f742, %f1828, %f1835;
	mul.ftz.f32 	%f741, %f1827, %f1834;
	shr.u32 	%r1337, %r15, 10;
	// inline asm
	mov.b64 {_,%r1329}, %rd86;
	// inline asm
	// inline asm
	call (%rd847), _rt_buffer_get_id_64, (%r1329, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd852, [%rd847+568];
	// inline asm
	mov.b64 {_,%r1333}, %rd852;
	// inline asm
	// inline asm
	call (%rd853), _rt_buffer_get_id_64, (%r1333, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd859, %rd853, %rd149;
	ld.u32 	%r1342, [%rd859+540];
	not.b32 	%r1343, %r1342;
	shr.u32 	%r1344, %r15, 9;
	and.b32  	%r1345, %r1344, %r1343;
	or.b32  	%r1346, %r1345, %r1337;
	and.b32  	%r1359, %r1346, 1;
	setp.eq.b32	%p175, %r1359, 1;
	mov.u32 	%r1681, %r16;
	@%p175 bra 	LBB3_160;
	cvt.s64.s32	%rd57, %r248;
	add.s64 	%rd58, %rd847, 512;
	ld.u32 	%r1338, [%rd859+552];
	ld.u32 	%r1347, [%rd859+548];
	ld.u32 	%r1350, [%rd859+556];
	abs.s32 	%r1364, %r16;
	ld.u64 	%rd860, [%rd58+32];
	// inline asm
	mov.b64 {_,%r1360}, %rd860;
	// inline asm
	mov.u32 	%r1363, 1;
	// inline asm
	call (%rd861), _rt_buffer_get_id_64, (%r1360, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1365, [%rd861+508];
	add.s32 	%r1681, %r1365, -1;
	mul.wide.s32 	%rd866, %r1364, 8;
	add.s64 	%rd867, %rd861, %rd866;
	ld.u32 	%r186, [%rd867+512];
	ld.u32 	%r187, [%rd867+516];
	setp.ge.s32	%p176, %r186, %r187;
	@%p176 bra 	LBB3_226;
	// inline asm
	mov.b64 {_,%r1367}, %rd86;
	// inline asm
	// inline asm
	call (%rd869), _rt_buffer_get_id_64, (%r1367, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd874, [%rd869+552];
	// inline asm
	mov.b64 {_,%r1371}, %rd874;
	// inline asm
	// inline asm
	call (%rd875), _rt_buffer_get_id_64, (%r1371, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1679, %r187, %r186;
	mul.wide.s32 	%rd880, %r186, 8;
	or.b64  	%rd1221, %rd880, 4;
	add.s64 	%rd62, %rd875, 512;
LBB3_153:
	add.s64 	%rd881, %rd1221, %rd62;
	ld.u32 	%r1374, [%rd881+-4];
	and.b32  	%r1375, %r1374, 17;
	setp.ne.s32	%p177, %r1375, 17;
	@%p177 bra 	LBB3_155;
	add.s64 	%rd882, %rd62, %rd1221;
	ld.u32 	%r1681, [%rd882];
LBB3_155:
	add.s32 	%r1679, %r1679, -1;
	add.s64 	%rd1221, %rd1221, 8;
	setp.ne.s32	%p178, %r1679, 0;
	@%p178 bra 	LBB3_153;
	bra.uni 	LBB3_156;
LBB3_226:
LBB3_156:
	// inline asm
	mov.b64 {_,%r1376}, %rd86;
	// inline asm
	// inline asm
	call (%rd884), _rt_buffer_get_id_64, (%r1376, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd889, [%rd884+592];
	mul.lo.s64 	%rd895, %rd57, 112;
	// inline asm
	mov.b64 {_,%r1380}, %rd889;
	// inline asm
	// inline asm
	call (%rd890), _rt_buffer_get_id_64, (%r1380, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd896, %rd895, %rd890;
	ld.u32 	%r1384, [%rd896+524];
	setp.ge.s32	%p179, %r9, %r1384;
	@%p179 bra 	LBB3_227;
	mul.ftz.f32 	%f1837, %f743, 0f3D93D07D;
	mov.f32 	%f1838, 0f3F371437;
	fma.rn.ftz.f32 	%f1839, %f1838, %f742, %f1837;
	mov.f32 	%f1840, 0f3E59C6ED;
	fma.rn.ftz.f32 	%f1841, %f1840, %f741, %f1839;
	// inline asm
	mov.b64 {_,%r1385}, %rd86;
	// inline asm
	// inline asm
	call (%rd898), _rt_buffer_get_id_64, (%r1385, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd903, [%rd898+592];
	// inline asm
	mov.b64 {_,%r1389}, %rd903;
	// inline asm
	// inline asm
	call (%rd904), _rt_buffer_get_id_64, (%r1389, %r1363, %r1363, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd910, %rd895, %rd904;
	ld.f32 	%f1842, [%rd910+516];
	setp.ltu.ftz.f32	%p180, %f1841, %f1842;
	@%p180 bra 	LBB3_228;
	bra.uni 	LBB3_158;
LBB3_228:
	bra.uni 	LBB3_160;
LBB3_227:
LBB3_160:
	@%p92 bra 	LBB3_234;
	shr.u32 	%r1413, %r15, 19;
	not.b32 	%r1414, %r1413;
	and.b32  	%r199, %r1414, 1;
	mov.f32 	%f2063, 0f00000000;
	abs.s32 	%r1460, %r1681;
	mov.u32 	%r1684, %r532;
	mov.f32 	%f2064, %f2063;
	mov.f32 	%f2065, %f2063;
LBB3_162:
	mul.wide.s32 	%rd960, %r1684, 20;
	// inline asm
	mov.b64 {_,%r1415}, %rd29;
	// inline asm
	// inline asm
	call (%rd943), _rt_buffer_get_id_64, (%r1415, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd961, %rd960, %rd943;
	ld.u32 	%r1428, [%rd961+516];
	// inline asm
	mov.b64 {_,%r1419}, %rd86;
	// inline asm
	// inline asm
	call (%rd949), _rt_buffer_get_id_64, (%r1419, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd954, [%rd949+616];
	cvt.s64.s32	%rd65, %r1428;
	mul.wide.s32 	%rd962, %r1428, 16;
	// inline asm
	mov.b64 {_,%r1423}, %rd954;
	// inline asm
	// inline asm
	call (%rd955), _rt_buffer_get_id_64, (%r1423, %r532, %r532, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd963, %rd962, %rd955;
	ld.f32 	%f768, [%rd963+516];
	setp.eq.ftz.f32	%p187, %f768, 0f00000000;
	@%p187 bra 	LBB3_163;
	bra.uni 	LBB3_164;
LBB3_163:
	mov.u32 	%r202, 0;
	bra.uni 	LBB3_165;
LBB3_164:
	setp.eq.ftz.f32	%p188, %f768, 0f7F800000;
	selp.b32	%r202, 2, 1, %p188;
LBB3_165:
	// inline asm
	mov.b64 {_,%r1429}, %rd86;
	// inline asm
	mov.u32 	%r1436, 1;
	// inline asm
	call (%rd965), _rt_buffer_get_id_64, (%r1429, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd970, [%rd965+616];
	shl.b64 	%rd976, %rd65, 4;
	// inline asm
	mov.b64 {_,%r1433}, %rd970;
	// inline asm
	// inline asm
	call (%rd971), _rt_buffer_get_id_64, (%r1433, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd977, %rd976, %rd971;
	ld.f32 	%f769, [%rd977+512];
	setp.eq.ftz.f32	%p189, %f769, 0f00000000;
	@%p189 bra 	LBB3_166;
	bra.uni 	LBB3_167;
LBB3_166:
	mov.u32 	%r204, 2;
	bra.uni 	LBB3_168;
LBB3_167:
	setp.neu.ftz.f32	%p190, %f769, 0f40C90FDB;
	selp.u32	%r204, 1, 0, %p190;
LBB3_168:
	// inline asm
	mov.b64 {_,%r1438}, %rd86;
	// inline asm
	// inline asm
	call (%rd979), _rt_buffer_get_id_64, (%r1438, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd984, [%rd979+576];
	// inline asm
	mov.b64 {_,%r1442}, %rd984;
	// inline asm
	// inline asm
	call (%rd985), _rt_buffer_get_id_64, (%r1442, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	mul.lo.s64 	%rd990, %rd65, 24;
	add.s64 	%rd991, %rd990, %rd985;
	ld.u32 	%r1446, [%rd991+532];
	and.b32  	%r1447, %r1446, 1;
	or.b32  	%r1448, %r1447, %r199;
	setp.eq.s32	%p191, %r1448, 0;
	@%p191 bra 	LBB3_230;
	// inline asm
	mov.b64 {_,%r1449}, %rd86;
	// inline asm
	// inline asm
	call (%rd993), _rt_buffer_get_id_64, (%r1449, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd998, [%rd993+544];
	// inline asm
	mov.b64 {_,%r1453}, %rd998;
	// inline asm
	// inline asm
	call (%rd999), _rt_buffer_get_id_64, (%r1453, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1461, [%rd999+508];
	add.s32 	%r1689, %r1461, -1;
	mul.wide.s32 	%rd1004, %r1460, 8;
	add.s64 	%rd1005, %rd999, %rd1004;
	ld.u32 	%r207, [%rd1005+512];
	ld.u32 	%r208, [%rd1005+516];
	setp.ge.s32	%p192, %r207, %r208;
	@%p192 bra 	LBB3_229;
	or.b32  	%r1457, %r202, 8;
	shl.b32 	%r1458, %r1436, %r1457;
	shl.b32 	%r1459, %r1436, %r204;
	or.b32  	%r205, %r1459, %r1458;
	// inline asm
	mov.b64 {_,%r1463}, %rd86;
	// inline asm
	// inline asm
	call (%rd1007), _rt_buffer_get_id_64, (%r1463, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1012, [%rd1007+552];
	// inline asm
	mov.b64 {_,%r1467}, %rd1012;
	// inline asm
	// inline asm
	call (%rd1013), _rt_buffer_get_id_64, (%r1467, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1687, %r208, %r207;
	mul.wide.s32 	%rd1018, %r207, 8;
	or.b64  	%rd1222, %rd1018, 4;
LBB3_171:
	add.s64 	%rd69, %rd1013, 512;
	add.s64 	%rd1019, %rd1222, %rd69;
	ld.u32 	%r1470, [%rd1019+-4];
	and.b32  	%r1471, %r1470, %r205;
	setp.ne.s32	%p193, %r1471, %r205;
	@%p193 bra 	LBB3_173;
	add.s64 	%rd1020, %rd69, %rd1222;
	ld.u32 	%r1689, [%rd1020];
LBB3_173:
	add.s32 	%r1687, %r1687, -1;
	add.s64 	%rd1222, %rd1222, 8;
	setp.ne.s32	%p194, %r1687, 0;
	@%p194 bra 	LBB3_171;
	bra.uni 	LBB3_174;
LBB3_230:
	bra.uni 	LBB3_177;
LBB3_229:
LBB3_174:
	shr.u32 	%r1480, %r1689, 31;
	// inline asm
	mov.b64 {_,%r1472}, %rd86;
	// inline asm
	// inline asm
	call (%rd1022), _rt_buffer_get_id_64, (%r1472, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1027, [%rd1022+560];
	// inline asm
	mov.b64 {_,%r1476}, %rd1027;
	// inline asm
	// inline asm
	call (%rd1028), _rt_buffer_get_id_64, (%r1476, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1481, [%rd1028+512];
	and.b32  	%r1482, %r1481, 1;
	setp.eq.s32	%p195, %r1482, %r1480;
	@%p195 bra 	LBB3_231;
	bra.uni 	LBB3_175;
LBB3_231:
	bra.uni 	LBB3_177;
LBB3_175:
	setp.eq.ftz.f32	%p196, %f768, 0f7F800000;
	setp.eq.ftz.f32	%p197, %f769, 0f40C90FDB;
	and.pred  	%p198, %p196, %p197;
	@!%p198 bra 	LBB3_177;
	bra.uni 	LBB3_176;
LBB3_176:
	cvt.s64.s32	%rd64, %r1684;
	mul.lo.s64 	%rd1053, %rd64, 20;
	// inline asm
	mov.b64 {_,%r1484}, %rd29;
	// inline asm
	// inline asm
	call (%rd1034), _rt_buffer_get_id_64, (%r1484, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1054, %rd1034, %rd1053;
	ld.u32 	%r1497, [%rd1054+528];
	// inline asm
	mov.b64 {_,%r1488}, %rd86;
	// inline asm
	// inline asm
	call (%rd1040), _rt_buffer_get_id_64, (%r1488, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1045, [%rd1040+608];
	mul.wide.s32 	%rd1055, %r1497, 80;
	// inline asm
	mov.b64 {_,%r1492}, %rd1045;
	// inline asm
	// inline asm
	call (%rd1046), _rt_buffer_get_id_64, (%r1492, %r1436, %r1436, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1056, %rd1055, %rd1046;
	ld.u64 	%rd1057, [%rd1056+520];
	ld.u64 	%rd1051, [%rd1056+512];
	ld.u32 	%r1498, [%rd1054+520];
	// inline asm
	mov.b64 {_,%r1496}, %rd1051;
	// inline asm
	// inline asm
	call (%rd1052), _rt_callable_program_from_id_64, (%r1496);
	// inline asm
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd1057;
	.param .b32 param1;
	st.param.b32	[param1+0], %r1498;
	.param .align 16 .b8 param2[48];
	st.param.f32	[param2+0], %f259;
	st.param.f32	[param2+4], %f260;
	st.param.f32	[param2+8], %f261;
	st.param.f32	[param2+16], %f262;
	st.param.f32	[param2+20], %f263;
	st.param.f32	[param2+24], %f264;
	st.param.f32	[param2+32], %f265;
	st.param.f32	[param2+36], %f266;
	st.param.f32	[param2+40], %f267;
	.param .align 16 .b8 param3[48];
	st.param.f32	[param3+0], %f719;
	st.param.f32	[param3+4], %f720;
	st.param.f32	[param3+8], %f721;
	st.param.f32	[param3+16], %f722;
	st.param.f32	[param3+20], %f723;
	st.param.f32	[param3+24], %f724;
	st.param.f32	[param3+32], %f725;
	st.param.f32	[param3+36], %f726;
	st.param.f32	[param3+40], %f727;
	.param .align 16 .b8 retval0[32];
	prototype_5 : .callprototype (.param .align 16 .b8 _[32]) _ (.param .b64 _, .param .b32 _, .param .align 16 .b8 _[48], .param .align 16 .b8 _[48]);
	call (retval0), 
	%rd1052, 
	(
	param0, 
	param1, 
	param2, 
	param3
	)
	, prototype_5;
	ld.param.f32	%f1864, [retval0+0];
	ld.param.f32	%f1865, [retval0+4];
	ld.param.f32	%f1866, [retval0+8];
	ld.param.f32	%f1867, [retval0+16];
	ld.param.f32	%f1868, [retval0+20];
	ld.param.f32	%f1869, [retval0+24];
	
	//{
	}// Callseq End 5
	add.ftz.f32 	%f2065, %f2065, %f1866;
	add.ftz.f32 	%f2064, %f2064, %f1865;
	add.ftz.f32 	%f2063, %f2063, %f1864;
LBB3_177:
	mul.ftz.f32 	%f1870, %f741, %f2063;
	mul.ftz.f32 	%f1871, %f742, %f2064;
	mul.ftz.f32 	%f1872, %f743, %f2065;
	div.approx.ftz.f32 	%f1873, %f1872, %f2012;
	div.approx.ftz.f32 	%f1874, %f1871, %f2011;
	div.approx.ftz.f32 	%f1875, %f1870, %f2010;
	add.ftz.f32 	%f2066, %f2066, %f1875;
	add.ftz.f32 	%f2067, %f2067, %f1874;
	add.ftz.f32 	%f2068, %f2068, %f1873;
	add.s32 	%r1684, %r1684, 1;
	setp.ne.s32	%p199, %r1684, %r92;
	@%p199 bra 	LBB3_162;
	bra.uni 	LBB3_178;
LBB3_234:
LBB3_178:
	setp.ne.s32	%p200, %r93, 0;
	@%p200 bra 	LBB3_241;
	bra.uni 	LBB3_179;
LBB3_241:
	bra.uni 	LBB3_205;
LBB3_179:
	@%p92 bra 	LBB3_242;
	mul.ftz.f32 	%f1876, %f23, %f276;
	fma.rn.ftz.f32 	%f1877, %f22, %f275, %f1876;
	fma.rn.ftz.f32 	%f1878, %f24, %f277, %f1877;
	setp.gt.ftz.f32	%p201, %f1878, 0f00000000;
	selp.f32	%f784, %f1333, %f33, %p201;
	selp.f32	%f783, %f1337, %f32, %p201;
	selp.f32	%f782, %f1335, %f31, %p201;
	shr.u32 	%r1507, %r15, 10;
	// inline asm
	mov.b64 {_,%r1499}, %rd86;
	// inline asm
	mov.u32 	%r1695, 1;
	// inline asm
	call (%rd1059), _rt_buffer_get_id_64, (%r1499, %r1695, %r1695, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1064, [%rd1059+568];
	// inline asm
	mov.b64 {_,%r1503}, %rd1064;
	// inline asm
	// inline asm
	call (%rd1065), _rt_buffer_get_id_64, (%r1503, %r1695, %r1695, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1071, %rd149, %rd1065;
	ld.u32 	%r1508, [%rd1071+540];
	not.b32 	%r1509, %r1508;
	shr.u32 	%r1510, %r15, 9;
	and.b32  	%r1511, %r1510, %r1509;
	or.b32  	%r1512, %r1511, %r1507;
	and.b32  	%r1513, %r1512, 1;
	setp.eq.b32	%p204, %r1513, 1;
	@%p204 bra 	LBB3_181;
	bra.uni 	LBB3_182;
LBB3_181:
	mov.pred 	%p227, -1;
	bra.uni 	LBB3_187;
LBB3_242:
	bra.uni 	LBB3_205;
LBB3_182:
	add.s64 	%rd71, %rd1059, 512;
	abs.s32 	%r1518, %r16;
	ld.u64 	%rd1072, [%rd71+32];
	// inline asm
	mov.b64 {_,%r1514}, %rd1072;
	// inline asm
	mov.u32 	%r1517, 1;
	// inline asm
	call (%rd1073), _rt_buffer_get_id_64, (%r1514, %r1517, %r1517, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1519, [%rd1073+508];
	add.s32 	%r16, %r1519, -1;
	mul.wide.s32 	%rd1078, %r1518, 8;
	add.s64 	%rd1079, %rd1073, %rd1078;
	ld.u32 	%r218, [%rd1079+512];
	ld.u32 	%r219, [%rd1079+516];
	mov.pred 	%p227, 0;
	setp.ge.s32	%p206, %r218, %r219;
	@%p206 bra 	LBB3_235;
	// inline asm
	mov.b64 {_,%r1521}, %rd86;
	// inline asm
	// inline asm
	call (%rd1081), _rt_buffer_get_id_64, (%r1521, %r1517, %r1517, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1086, [%rd1081+552];
	// inline asm
	mov.b64 {_,%r1525}, %rd1086;
	// inline asm
	// inline asm
	call (%rd1087), _rt_buffer_get_id_64, (%r1525, %r1517, %r1517, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1691, %r219, %r218;
	mul.wide.s32 	%rd1092, %r218, 8;
	or.b64  	%rd1223, %rd1092, 4;
	add.s64 	%rd75, %rd1087, 512;
LBB3_184:
	add.s64 	%rd1093, %rd1223, %rd75;
	ld.u32 	%r1528, [%rd1093+-4];
	and.b32  	%r1529, %r1528, 17;
	setp.ne.s32	%p207, %r1529, 17;
	@%p207 bra 	LBB3_186;
	add.s64 	%rd1094, %rd75, %rd1223;
	ld.u32 	%r16, [%rd1094];
LBB3_186:
	add.s32 	%r1691, %r1691, -1;
	add.s64 	%rd1223, %rd1223, 8;
	setp.ne.s32	%p209, %r1691, 0;
	@%p209 bra 	LBB3_184;
	bra.uni 	LBB3_187;
LBB3_158:
	ld.u32 	%r197, [%rd2];
	setp.gt.s32	%p185, %r197, 15;
	@%p185 bra 	LBB3_233;
	shl.b32 	%r1339, %r1338, 10;
	not.b32 	%r1340, %r1339;
	or.b32  	%r1341, %r1340, %r15;
	shl.b32 	%r1348, %r1347, 14;
	shl.b32 	%r1351, %r1350, 17;
	and.b32  	%r1354, %r1341, 1024;
	and.b32  	%r1355, %r15, 668096;
	and.b32  	%r1349, %r1348, 16384;
	and.b32  	%r1352, %r1351, 131072;
	or.b32  	%r1356, %r1355, %r1354;
	xor.b32  	%r1353, %r1352, 393216;
	or.b32  	%r1357, %r1356, %r1349;
	or.b32  	%r1358, %r1357, %r1353;
	xor.b32  	%r184, %r1358, 16929;
	abs.ftz.f32 	%f1843, %f13;
	abs.ftz.f32 	%f1844, %f14;
	abs.ftz.f32 	%f1845, %f15;
	setp.lt.ftz.f32	%p181, %f22, 0f00000000;
	neg.ftz.f32 	%f1846, %f22;
	selp.f32	%f1847, %f1846, %f22, %p181;
	setp.lt.ftz.f32	%p182, %f23, 0f00000000;
	neg.ftz.f32 	%f1848, %f23;
	selp.f32	%f1849, %f1848, %f23, %p182;
	setp.lt.ftz.f32	%p183, %f24, 0f00000000;
	neg.ftz.f32 	%f1850, %f24;
	selp.f32	%f1851, %f1850, %f24, %p183;
	mul.ftz.f32 	%f1852, %f1849, %f1844;
	fma.rn.ftz.f32 	%f1853, %f1847, %f1843, %f1852;
	fma.rn.ftz.f32 	%f1854, %f1851, %f1845, %f1853;
	mul.ftz.f32 	%f1855, %f1854, 0f41A80000;
	max.ftz.f32 	%f1857, %f1785, %f1855;
	mul.ftz.f32 	%f1858, %f1857, 0f33800000;
	setp.gt.ftz.f32	%p184, %f740, 0f00000000;
	selp.f32	%f1859, 0f3F800000, 0fBF800000, %p184;
	mul.ftz.f32 	%f1860, %f1859, %f1858;
	fma.rn.ftz.f32 	%f746, %f24, %f1860, %f15;
	fma.rn.ftz.f32 	%f745, %f23, %f1860, %f14;
	fma.rn.ftz.f32 	%f744, %f22, %f1860, %f13;
	fma.rn.ftz.f32 	%f749, %f27, %f1860, %f18;
	fma.rn.ftz.f32 	%f748, %f26, %f1860, %f17;
	fma.rn.ftz.f32 	%f747, %f25, %f1860, %f16;
	fma.rn.ftz.f32 	%f752, %f30, %f1860, %f21;
	fma.rn.ftz.f32 	%f751, %f29, %f1860, %f20;
	fma.rn.ftz.f32 	%f750, %f28, %f1860, %f19;
	mov.b32 	 %r1393, %f741;
	cvt.u64.u32	%rd911, %r1393;
	mov.b32 	 %r1394, %f742;
	cvt.u64.u32	%rd912, %r1394;
	shl.b64 	%rd913, %rd912, 32;
	or.b64  	%rd914, %rd911, %rd913;
	add.s32 	%r1395, %r9, 1;
	mov.b32 	 %r1396, %f750;
	cvt.u64.u32	%rd915, %r1396;
	mov.b32 	 %r1397, %f751;
	cvt.u64.u32	%rd916, %r1397;
	shl.b64 	%rd917, %rd916, 32;
	or.b64  	%rd918, %rd915, %rd917;
	mov.b32 	 %r1398, %f747;
	cvt.u64.u32	%rd919, %r1398;
	mov.b32 	 %r1399, %f748;
	cvt.u64.u32	%rd920, %r1399;
	shl.b64 	%rd921, %rd920, 32;
	or.b64  	%rd922, %rd919, %rd921;
	mov.b32 	 %r1400, %f744;
	cvt.u64.u32	%rd923, %r1400;
	mov.b32 	 %r1401, %f745;
	cvt.u64.u32	%rd924, %r1401;
	shl.b64 	%rd925, %rd924, 32;
	or.b64  	%rd926, %rd923, %rd925;
	mov.b32 	 %r1402, %f725;
	cvt.u64.u32	%rd927, %r1402;
	mov.b32 	 %r1403, %f726;
	cvt.u64.u32	%rd928, %r1403;
	shl.b64 	%rd929, %rd928, 32;
	or.b64  	%rd930, %rd927, %rd929;
	mov.b32 	 %r1404, %f722;
	cvt.u64.u32	%rd931, %r1404;
	mov.b32 	 %r1405, %f723;
	cvt.u64.u32	%rd932, %r1405;
	shl.b64 	%rd933, %rd932, 32;
	or.b64  	%rd934, %rd931, %rd933;
	mov.b32 	 %r1406, %f719;
	cvt.u64.u32	%rd935, %r1406;
	mov.b32 	 %r1407, %f720;
	cvt.u64.u32	%rd936, %r1407;
	shl.b64 	%rd937, %rd936, 32;
	or.b64  	%rd938, %rd935, %rd937;
	add.s32 	%r1408, %r197, 1;
	st.u32 	[%rd2], %r1408;
	mul.wide.s32 	%rd939, %r197, 112;
	add.s64 	%rd940, %rd88, %rd939;
	st.f32 	[%rd940+56], %f721;
	st.f32 	[%rd940+8], %f746;
	mov.u32 	%r1409, 2139095040;
	st.u32 	[%rd940+96], %r1409;
	st.f32 	[%rd940+72], %f724;
	st.u64 	[%rd940+48], %rd938;
	st.f32 	[%rd940+24], %f749;
	st.u64 	[%rd940], %rd926;
	st.f32 	[%rd940+88], %f727;
	st.u64 	[%rd940+64], %rd934;
	st.f32 	[%rd940+40], %f752;
	st.u64 	[%rd940+16], %rd922;
	st.u64 	[%rd940+80], %rd930;
	st.u64 	[%rd940+32], %rd918;
	add.s64 	%rd941, %rd89, %rd939;
	st.f32 	[%rd941+88], %f752;
	st.u64 	[%rd941+80], %rd918;
	st.f32 	[%rd941+72], %f749;
	st.u64 	[%rd941+64], %rd922;
	st.f32 	[%rd941+56], %f746;
	st.u64 	[%rd941+48], %rd926;
	st.f32 	[%rd941+24], %f743;
	st.u64 	[%rd941+16], %rd914;
	st.u32 	[%rd941+108], %r1;
	mov.u32 	%r1410, 0;
	st.u32 	[%rd941+104], %r1410;
	mov.u32 	%r1411, 1065353216;
	st.u32 	[%rd941+100], %r1411;
	st.u32 	[%rd941+96], %r1410;
	st.u32 	[%rd941+44], %r1641;
	st.u32 	[%rd941+40], %r1395;
	st.f32 	[%rd941+36], %f274;
	st.u32 	[%rd941+32], %r1410;
	st.u32 	[%rd941+8], %r1410;
	st.u32 	[%rd941+4], %r1681;
	st.u32 	[%rd941], %r184;
	bra.uni 	LBB3_178;
LBB3_235:
LBB3_187:
	shr.u32 	%r1531, %r15, 19;
	not.b32 	%r1532, %r1531;
	and.b32  	%r227, %r1532, 1;
	mul.ftz.f32 	%f1882, %f783, %f783;
	mul.ftz.f32 	%f1883, %f784, %f784;
	mul.ftz.f32 	%f794, %f783, %f782;
	mul.ftz.f32 	%f797, %f783, %f784;
	fma.rn.ftz.f32 	%f802, %f1883, 0f40400000, 0fBF800000;
	mul.ftz.f32 	%f803, %f782, %f784;
	neg.ftz.f32 	%f1884, %f1882;
	fma.rn.ftz.f32 	%f808, %f782, %f782, %f1884;
	abs.s32 	%r1578, %r16;
LBB3_188:
	@%p227 bra 	LBB3_238;
	bra.uni 	LBB3_189;
LBB3_238:
	bra.uni 	LBB3_204;
LBB3_189:
	mul.wide.s32 	%rd1113, %r1695, 20;
	add.s64 	%rd77, %rd1113, 4;
	// inline asm
	mov.b64 {_,%r1533}, %rd29;
	// inline asm
	mov.u32 	%r1544, 1;
	// inline asm
	call (%rd1096), _rt_buffer_get_id_64, (%r1533, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1114, %rd1096, %rd77;
	ld.u32 	%r1546, [%rd1114+512];
	// inline asm
	mov.b64 {_,%r1537}, %rd86;
	// inline asm
	// inline asm
	call (%rd1102), _rt_buffer_get_id_64, (%r1537, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1107, [%rd1102+616];
	cvt.s64.s32	%rd78, %r1546;
	mul.wide.s32 	%rd1115, %r1546, 16;
	// inline asm
	mov.b64 {_,%r1541}, %rd1107;
	// inline asm
	// inline asm
	call (%rd1108), _rt_buffer_get_id_64, (%r1541, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1116, %rd1115, %rd1108;
	ld.f32 	%f812, [%rd1116+516];
	setp.eq.ftz.f32	%p210, %f812, 0f00000000;
	@%p210 bra 	LBB3_190;
	bra.uni 	LBB3_191;
LBB3_190:
	mov.u32 	%r230, 0;
	bra.uni 	LBB3_192;
LBB3_191:
	setp.eq.ftz.f32	%p211, %f812, 0f7F800000;
	selp.b32	%r230, 2, 1, %p211;
LBB3_192:
	// inline asm
	mov.b64 {_,%r1547}, %rd86;
	// inline asm
	// inline asm
	call (%rd1118), _rt_buffer_get_id_64, (%r1547, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1123, [%rd1118+616];
	shl.b64 	%rd1129, %rd78, 4;
	// inline asm
	mov.b64 {_,%r1551}, %rd1123;
	// inline asm
	// inline asm
	call (%rd1124), _rt_buffer_get_id_64, (%r1551, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1130, %rd1129, %rd1124;
	ld.f32 	%f813, [%rd1130+512];
	setp.eq.ftz.f32	%p212, %f813, 0f00000000;
	@%p212 bra 	LBB3_193;
	bra.uni 	LBB3_194;
LBB3_193:
	mov.u32 	%r232, 2;
	bra.uni 	LBB3_195;
LBB3_194:
	setp.neu.ftz.f32	%p213, %f813, 0f40C90FDB;
	selp.u32	%r232, 1, 0, %p213;
LBB3_195:
	// inline asm
	mov.b64 {_,%r1556}, %rd86;
	// inline asm
	// inline asm
	call (%rd1132), _rt_buffer_get_id_64, (%r1556, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1137, [%rd1132+576];
	// inline asm
	mov.b64 {_,%r1560}, %rd1137;
	// inline asm
	// inline asm
	call (%rd1138), _rt_buffer_get_id_64, (%r1560, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	mul.lo.s64 	%rd1143, %rd78, 24;
	add.s64 	%rd1144, %rd1143, %rd1138;
	ld.u32 	%r1564, [%rd1144+532];
	and.b32  	%r1565, %r1564, 1;
	or.b32  	%r1566, %r1565, %r227;
	setp.eq.s32	%p214, %r1566, 0;
	@%p214 bra 	LBB3_239;
	// inline asm
	mov.b64 {_,%r1567}, %rd86;
	// inline asm
	// inline asm
	call (%rd1146), _rt_buffer_get_id_64, (%r1567, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1151, [%rd1146+544];
	// inline asm
	mov.b64 {_,%r1571}, %rd1151;
	// inline asm
	// inline asm
	call (%rd1152), _rt_buffer_get_id_64, (%r1571, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1579, [%rd1152+508];
	add.s32 	%r1700, %r1579, -1;
	mul.wide.s32 	%rd1157, %r1578, 8;
	add.s64 	%rd1158, %rd1152, %rd1157;
	ld.u32 	%r235, [%rd1158+512];
	ld.u32 	%r236, [%rd1158+516];
	setp.ge.s32	%p215, %r235, %r236;
	@%p215 bra 	LBB3_237;
	or.b32  	%r1575, %r230, 8;
	shl.b32 	%r1576, %r1544, %r1575;
	shl.b32 	%r1577, %r1544, %r232;
	or.b32  	%r233, %r1577, %r1576;
	// inline asm
	mov.b64 {_,%r1581}, %rd86;
	// inline asm
	// inline asm
	call (%rd1160), _rt_buffer_get_id_64, (%r1581, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1165, [%rd1160+552];
	// inline asm
	mov.b64 {_,%r1585}, %rd1165;
	// inline asm
	// inline asm
	call (%rd1166), _rt_buffer_get_id_64, (%r1585, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	sub.s32 	%r1698, %r236, %r235;
	mul.wide.s32 	%rd1171, %r235, 8;
	or.b64  	%rd1224, %rd1171, 4;
LBB3_198:
	add.s64 	%rd82, %rd1166, 512;
	add.s64 	%rd1172, %rd1224, %rd82;
	ld.u32 	%r1588, [%rd1172+-4];
	and.b32  	%r1589, %r1588, %r233;
	setp.ne.s32	%p216, %r1589, %r233;
	@%p216 bra 	LBB3_200;
	add.s64 	%rd1173, %rd82, %rd1224;
	ld.u32 	%r1700, [%rd1173];
LBB3_200:
	add.s32 	%r1698, %r1698, -1;
	add.s64 	%rd1224, %rd1224, 8;
	setp.ne.s32	%p217, %r1698, 0;
	@%p217 bra 	LBB3_198;
	bra.uni 	LBB3_201;
LBB3_239:
	bra.uni 	LBB3_204;
LBB3_237:
LBB3_201:
	shr.u32 	%r1598, %r1700, 31;
	// inline asm
	mov.b64 {_,%r1590}, %rd86;
	// inline asm
	// inline asm
	call (%rd1175), _rt_buffer_get_id_64, (%r1590, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1180, [%rd1175+560];
	// inline asm
	mov.b64 {_,%r1594}, %rd1180;
	// inline asm
	// inline asm
	call (%rd1181), _rt_buffer_get_id_64, (%r1594, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u32 	%r1599, [%rd1181+512];
	and.b32  	%r1600, %r1599, 1;
	setp.eq.s32	%p218, %r1600, %r1598;
	@%p218 bra 	LBB3_240;
	bra.uni 	LBB3_202;
LBB3_240:
	bra.uni 	LBB3_204;
LBB3_202:
	// inline asm
	mov.b64 {_,%r1601}, %rd29;
	// inline asm
	// inline asm
	call (%rd1187), _rt_buffer_get_id_64, (%r1601, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1204, %rd1187, %rd77;
	ld.u32 	%r1613, [%rd1204+512];
	// inline asm
	mov.b64 {_,%r1605}, %rd86;
	// inline asm
	// inline asm
	call (%rd1193), _rt_buffer_get_id_64, (%r1605, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	ld.u64 	%rd1198, [%rd1193+616];
	mul.wide.s32 	%rd1205, %r1613, 16;
	// inline asm
	mov.b64 {_,%r1609}, %rd1198;
	// inline asm
	// inline asm
	call (%rd1199), _rt_buffer_get_id_64, (%r1609, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1206, %rd1205, %rd1199;
	ld.f32 	%f1885, [%rd1206+516];
	setp.eq.ftz.f32	%p219, %f1885, 0f7F800000;
	ld.f32 	%f1886, [%rd1206+512];
	setp.eq.ftz.f32	%p220, %f1886, 0f40C90FDB;
	and.pred  	%p221, %p219, %p220;
	@!%p221 bra 	LBB3_204;
	bra.uni 	LBB3_203;
LBB3_203:
	add.s64 	%rd84, %rd1193, 512;
	cvt.s64.s32	%rd85, %r1613;
	ld.u64 	%rd1207, [%rd84+112];
	mul.lo.s64 	%rd1213, %rd85, 144;
	// inline asm
	mov.b64 {_,%r1615}, %rd1207;
	// inline asm
	// inline asm
	call (%rd1208), _rt_buffer_get_id_64, (%r1615, %r1544, %r1544, %rd109, %rd109, %rd109, %rd109);
	// inline asm
	add.s64 	%rd1214, %rd1213, %rd1208;
	ld.f32 	%f1887, [%rd1214+520];
	ld.f32 	%f1888, [%rd1214+516];
	ld.f32 	%f1889, [%rd1214+512];
	ld.f32 	%f1890, [%rd1214+536];
	ld.f32 	%f1891, [%rd1214+532];
	ld.f32 	%f1892, [%rd1214+528];
	fma.rn.ftz.f32 	%f1893, %f783, %f1892, %f1889;
	fma.rn.ftz.f32 	%f1894, %f783, %f1891, %f1888;
	fma.rn.ftz.f32 	%f1895, %f783, %f1890, %f1887;
	ld.f32 	%f1896, [%rd1214+544];
	ld.f32 	%f1897, [%rd1214+548];
	ld.f32 	%f1898, [%rd1214+552];
	fma.rn.ftz.f32 	%f1899, %f784, %f1898, %f1895;
	fma.rn.ftz.f32 	%f1900, %f784, %f1897, %f1894;
	fma.rn.ftz.f32 	%f1901, %f784, %f1896, %f1893;
	ld.f32 	%f1902, [%rd1214+568];
	ld.f32 	%f1903, [%rd1214+564];
	ld.f32 	%f1904, [%rd1214+560];
	fma.rn.ftz.f32 	%f1905, %f782, %f1904, %f1901;
	fma.rn.ftz.f32 	%f1906, %f782, %f1903, %f1900;
	fma.rn.ftz.f32 	%f1907, %f782, %f1902, %f1899;
	ld.f32 	%f1908, [%rd1214+576];
	ld.f32 	%f1909, [%rd1214+580];
	ld.f32 	%f1910, [%rd1214+584];
	fma.rn.ftz.f32 	%f1911, %f794, %f1910, %f1907;
	fma.rn.ftz.f32 	%f1912, %f794, %f1909, %f1906;
	fma.rn.ftz.f32 	%f1913, %f794, %f1908, %f1905;
	ld.f32 	%f1914, [%rd1214+600];
	ld.f32 	%f1915, [%rd1214+596];
	ld.f32 	%f1916, [%rd1214+592];
	fma.rn.ftz.f32 	%f1917, %f797, %f1916, %f1913;
	fma.rn.ftz.f32 	%f1918, %f797, %f1915, %f1912;
	fma.rn.ftz.f32 	%f1919, %f797, %f1914, %f1911;
	ld.f32 	%f1920, [%rd1214+608];
	ld.f32 	%f1921, [%rd1214+612];
	ld.f32 	%f1922, [%rd1214+616];
	fma.rn.ftz.f32 	%f1923, %f802, %f1922, %f1919;
	fma.rn.ftz.f32 	%f1924, %f802, %f1921, %f1918;
	fma.rn.ftz.f32 	%f1925, %f802, %f1920, %f1917;
	ld.f32 	%f1926, [%rd1214+632];
	ld.f32 	%f1927, [%rd1214+628];
	ld.f32 	%f1928, [%rd1214+624];
	fma.rn.ftz.f32 	%f1929, %f803, %f1928, %f1925;
	fma.rn.ftz.f32 	%f1930, %f803, %f1927, %f1924;
	fma.rn.ftz.f32 	%f1931, %f803, %f1926, %f1923;
	ld.f32 	%f1932, [%rd1214+640];
	ld.f32 	%f1933, [%rd1214+644];
	ld.f32 	%f1934, [%rd1214+648];
	fma.rn.ftz.f32 	%f1935, %f808, %f1934, %f1931;
	fma.rn.ftz.f32 	%f1936, %f808, %f1933, %f1930;
	fma.rn.ftz.f32 	%f1937, %f808, %f1932, %f1929;
	mov.f32 	%f1938, 0f00000000;
	max.ftz.f32 	%f1939, %f1938, %f1937;
	max.ftz.f32 	%f1940, %f1938, %f1936;
	max.ftz.f32 	%f1941, %f1938, %f1935;
	fma.rn.ftz.f32 	%f2068, %f233, %f1941, %f2068;
	fma.rn.ftz.f32 	%f2067, %f232, %f1940, %f2067;
	fma.rn.ftz.f32 	%f2066, %f231, %f1939, %f2066;
LBB3_204:
	add.s32 	%r1695, %r1695, 1;
	setp.lt.s32	%p222, %r1695, %r92;
	@%p222 bra 	LBB3_188;
LBB3_205:
	mul.ftz.f32 	%f1943, %f2012, %f2068;
	mul.ftz.f32 	%f1944, %f2011, %f2067;
	mul.ftz.f32 	%f1945, %f2010, %f2066;
	mul.ftz.f32 	%f2078, %f271, %f1945;
	mul.ftz.f32 	%f2079, %f272, %f1944;
	mul.ftz.f32 	%f2080, %f273, %f1943;
	setp.ne.s32	%p223, %r9, 0;
	@%p223 bra 	LBB3_206;
	bra.uni 	LBB3_207;
LBB3_206:
	mov.f32 	%f2081, 0f7F800000;
	bra.uni 	LBB3_208;
LBB3_207:
	add.ftz.f32 	%f2081, %f888, %f268;
LBB3_208:
	setp.nan.ftz.f32	%p224, %f2078, %f2079;
	setp.nan.ftz.f32	%p225, %f2080, %f2080;
	or.pred  	%p226, %p224, %p225;
	selp.f32	%f1946, 0f00000000, %f2080, %p226;
	selp.f32	%f1947, 0f00000000, %f2079, %p226;
	selp.f32	%f1948, 0f00000000, %f2078, %p226;
	st.param.b64	[func_retval0+0], %rd2;
	st.param.b64	[func_retval0+8], %rd88;
	st.param.b64	[func_retval0+16], %rd89;
	st.param.f32	[func_retval0+32], %f1948;
	st.param.f32	[func_retval0+36], %f1947;
	st.param.f32	[func_retval0+40], %f1946;
	mov.f32 	%f1949, 0f00000000;
	st.param.f32	[func_retval0+48], %f1949;
	st.param.f32	[func_retval0+52], %f2081;
	ret;
LBB3_233:
	bra.uni 	LBB3_178;
}


