{
  "design": {
    "design_info": {
      "boundary_crc": "0x885B1C8336B605D0",
      "device": "xc7z010clg400-1",
      "name": "rvpipeline",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "imem_bram_0": "",
      "dmem_bram_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "axi_gpio_0": "",
      "ledController_0": "",
      "rvpipeline_axiM_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "rvpipeline_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led3": {
        "direction": "O"
      },
      "led2": {
        "direction": "O"
      },
      "led4": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "led1": {
        "direction": "O"
      }
    },
    "components": {
      "imem_bram_0": {
        "vlnv": "user.org:user:imem_bram:1.0",
        "xci_name": "rvpipeline_imem_bram_0_0"
      },
      "dmem_bram_0": {
        "vlnv": "user.org:user:dmem_bram:1.0",
        "xci_name": "rvpipeline_dmem_bram_0_1"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "rvpipeline_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "user.org:user:axi_gpio:1.0",
        "xci_name": "rvpipeline_axi_gpio_0_2"
      },
      "ledController_0": {
        "vlnv": "user.org:user:ledController:1.0",
        "xci_name": "rvpipeline_ledController_0_1"
      },
      "rvpipeline_axiM_0": {
        "vlnv": "user.org:user:rvpipeline_axiM:1.0",
        "xci_name": "rvpipeline_rvpipeline_axiM_0_0"
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_gpio_0/S00_AXI"
        ]
      },
      "rvpipeline_axiM_0_M00_AXI": {
        "interface_ports": [
          "rvpipeline_axiM_0/M00_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "riscvpipeline_0_ALUResultM": {
        "ports": [
          "rvpipeline_axiM_0/AluResultM",
          "dmem_bram_0/a"
        ]
      },
      "riscvpipeline_0_WriteDataM": {
        "ports": [
          "rvpipeline_axiM_0/WriteDataM",
          "dmem_bram_0/wd",
          "ledController_0/WriteData"
        ]
      },
      "dmem_bram_0_rd": {
        "ports": [
          "dmem_bram_0/rd",
          "rvpipeline_axiM_0/ReadData"
        ]
      },
      "rvpipeline_axiM_0_PCF": {
        "ports": [
          "rvpipeline_axiM_0/PCF",
          "imem_bram_0/a"
        ]
      },
      "rvpipeline_axiM_0_MemWriteM": {
        "ports": [
          "rvpipeline_axiM_0/MemWriteM",
          "dmem_bram_0/we"
        ]
      },
      "rvpipeline_axiM_0_instrM": {
        "ports": [
          "rvpipeline_axiM_0/instrM",
          "dmem_bram_0/be"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "imem_bram_0/clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "dmem_bram_0/clk",
          "axi_gpio_0/s00_axi_aclk",
          "ledController_0/clk",
          "rvpipeline_axiM_0/clk",
          "rvpipeline_axiM_0/m00_axi_init_axi_txn",
          "rvpipeline_axiM_0/m00_axi_aclk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "dmem_bram_0/rst",
          "axi_gpio_0/s00_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "ledController_0/reset",
          "rvpipeline_axiM_0/reset",
          "rvpipeline_axiM_0/m00_axi_aresetn"
        ]
      },
      "Net": {
        "ports": [
          "imem_bram_0/rd",
          "ledController_0/instr",
          "rvpipeline_axiM_0/instrF"
        ]
      },
      "ledController_0_led1": {
        "ports": [
          "ledController_0/led1",
          "led1"
        ]
      },
      "ledController_0_led2": {
        "ports": [
          "ledController_0/led2",
          "led2"
        ]
      },
      "ledController_0_led3": {
        "ports": [
          "ledController_0/led3",
          "led3"
        ]
      },
      "ledController_0_led4": {
        "ports": [
          "ledController_0/led4",
          "led4"
        ]
      }
    },
    "addressing": {
      "/rvpipeline_axiM_0": {
        "address_spaces": {
          "M00_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_S00_AXI_reg": {
                "address_block": "/axi_gpio_0/S00_AXI/S00_AXI_reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}