# UART_VERILOG
This repo showcases full UART Receiver and Transmitter implementation in Verilog.
