module wideexpr_00805(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s6;
  assign y1 = 1'b1;
  assign y2 = ^(2'sb10);
  assign y3 = (($signed($unsigned(!(((ctrl[0]?2'b00:2'b00))&((ctrl[7]?3'sb100:u3))))))<<(-($signed((ctrl[3]?(3'sb000)|($signed(s6)):(ctrl[4]?(ctrl[6]?s6:s5):-(u2)))))))^~((4'sb0100)<<({4{$signed(s3)}}));
  assign y4 = (s0)>>>((6'sb111010)>>((3'b000)^~((((ctrl[7]?&(s1):{3{5'sb11110}}))^($unsigned(s0)))>>>(4'b0111))));
  assign y5 = ((((ctrl[0]?$signed(s4):s3))+((ctrl[7]?(ctrl[4]?s3:5'sb01000):$signed(4'sb0000))))-(s7))|((ctrl[5]?s6:(s2)>>>(($signed(2'sb10))==($signed(s1)))));
  assign y6 = (s7)<<<(-(((s0)>>>(+(u5)))>>>((ctrl[3]?-(((s6)>=(3'sb011))>>>(+(5'sb01001))):+(+(+(6'sb010100)))))));
  assign y7 = (ctrl[3]?(((ctrl[6]?s1:+(4'sb0110)))&((ctrl[1]?s4:1'sb1)))^~((ctrl[7]?-(s3):4'sb1011)):(ctrl[0]?5'sb10011:3'sb110));
endmodule
