Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri May 20 13:02:25 2022
| Host             : DESKTOP-LMP8HP8 running 64-bit major release  (build 9200)
| Command          : report_power -file E:/Xilinx/Projects/firstConv/power_power_1.pwr -name power_1
| Design           : firstConv
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.206        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.938        |
| Device Static (W)        | 0.268        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.061 |        3 |       --- |             --- |
| Slice Logic    |     0.027 |    13970 |       --- |             --- |
|   LUT as Logic |     0.021 |     7130 |    303600 |            2.35 |
|   CARRY4       |     0.003 |      573 |     75900 |            0.75 |
|   Register     |     0.003 |     5720 |    607200 |            0.94 |
|   Others       |     0.000 |      235 |       --- |             --- |
| Signals        |     0.104 |    11734 |       --- |             --- |
| Block RAM      |     0.668 |    304.5 |      1030 |           29.56 |
| DSPs           |     0.035 |       32 |      2800 |            1.14 |
| I/O            |     0.043 |      680 |       700 |           97.14 |
| Static Power   |     0.268 |          |           |                 |
| Total          |     1.206 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.991 |       0.843 |      0.148 |
| Vccaux    |       1.800 |     0.041 |       0.003 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.020 |       0.019 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.069 |       0.055 |      0.014 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| firstConv      |     0.938 |
|   biases_mem   |     0.011 |
|   img_mem      |     0.072 |
|   kernel0_mem  |    <0.001 |
|   kernel10_mem |    <0.001 |
|   kernel11_mem |    <0.001 |
|   kernel12_mem |    <0.001 |
|   kernel13_mem |    <0.001 |
|   kernel14_mem |    <0.001 |
|   kernel15_mem |    <0.001 |
|   kernel16_mem |    <0.001 |
|   kernel17_mem |    <0.001 |
|   kernel18_mem |    <0.001 |
|   kernel19_mem |    <0.001 |
|   kernel1_mem  |    <0.001 |
|   kernel20_mem |    <0.001 |
|   kernel21_mem |    <0.001 |
|   kernel22_mem |    <0.001 |
|   kernel23_mem |    <0.001 |
|   kernel24_mem |    <0.001 |
|   kernel25_mem |    <0.001 |
|   kernel26_mem |    <0.001 |
|   kernel27_mem |    <0.001 |
|   kernel28_mem |    <0.001 |
|   kernel29_mem |    <0.001 |
|   kernel2_mem  |    <0.001 |
|   kernel30_mem |    <0.001 |
|   kernel31_mem |    <0.001 |
|   kernel3_mem  |    <0.001 |
|   kernel4_mem  |    <0.001 |
|   kernel5_mem  |    <0.001 |
|   kernel6_mem  |    <0.001 |
|   kernel7_mem  |    <0.001 |
|   kernel8_mem  |    <0.001 |
|   kernel9_mem  |    <0.001 |
|   result0_mem  |     0.019 |
|   result10_mem |     0.019 |
|   result11_mem |     0.019 |
|   result12_mem |     0.019 |
|   result13_mem |     0.019 |
|   result14_mem |     0.019 |
|   result15_mem |     0.019 |
|   result16_mem |     0.019 |
|   result17_mem |     0.019 |
|   result18_mem |     0.019 |
|   result19_mem |     0.019 |
|   result1_mem  |     0.019 |
|   result20_mem |     0.019 |
|   result21_mem |     0.019 |
|   result22_mem |     0.019 |
|   result23_mem |     0.019 |
|   result24_mem |     0.019 |
|   result25_mem |     0.019 |
|   result26_mem |     0.019 |
|   result27_mem |     0.019 |
|   result28_mem |     0.019 |
|   result29_mem |     0.019 |
|   result2_mem  |     0.019 |
|   result30_mem |     0.019 |
|   result31_mem |     0.019 |
|   result3_mem  |     0.019 |
|   result4_mem  |     0.019 |
|   result5_mem  |     0.019 |
|   result6_mem  |     0.019 |
|   result7_mem  |     0.019 |
|   result8_mem  |     0.019 |
|   result9_mem  |     0.019 |
+----------------+-----------+


