
ubuntu-preinstalled/less:     file format elf32-littlearm


Disassembly of section .init:

00001ef8 <.init>:
    1ef8:	push	{r3, lr}
    1efc:	bl	2648 <pclose@plt+0x364>
    1f00:	pop	{r3, pc}

Disassembly of section .plt:

00001f04 <calloc@plt-0x14>:
    1f04:	push	{lr}		; (str lr, [sp, #-4]!)
    1f08:	ldr	lr, [pc, #4]	; 1f14 <calloc@plt-0x4>
    1f0c:	add	lr, pc, lr
    1f10:	ldr	pc, [lr, #8]!
    1f14:	andeq	r8, r2, r4, lsl #27

00001f18 <calloc@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #40, 20	; 0x28000
    1f20:	ldr	pc, [ip, #3460]!	; 0xd84

00001f24 <strstr@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #40, 20	; 0x28000
    1f2c:	ldr	pc, [ip, #3452]!	; 0xd7c

00001f30 <raise@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #40, 20	; 0x28000
    1f38:	ldr	pc, [ip, #3444]!	; 0xd74

00001f3c <tputs@plt>:
    1f3c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #40, 20	; 0x28000
    1f48:	ldr	pc, [ip, #3432]!	; 0xd68

00001f4c <fsync@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #40, 20	; 0x28000
    1f54:	ldr	pc, [ip, #3424]!	; 0xd60

00001f58 <strcmp@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #40, 20	; 0x28000
    1f60:	ldr	pc, [ip, #3416]!	; 0xd58

00001f64 <__cxa_finalize@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #40, 20	; 0x28000
    1f6c:	ldr	pc, [ip, #3408]!	; 0xd50

00001f70 <strtol@plt>:
    1f70:			; <UNDEFINED> instruction: 0xe7fd4778
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #40, 20	; 0x28000
    1f7c:	ldr	pc, [ip, #3396]!	; 0xd44

00001f80 <read@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #40, 20	; 0x28000
    1f88:	ldr	pc, [ip, #3388]!	; 0xd3c

00001f8c <sigprocmask@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #40, 20	; 0x28000
    1f94:	ldr	pc, [ip, #3380]!	; 0xd34

00001f98 <_setjmp@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #40, 20	; 0x28000
    1fa0:	ldr	pc, [ip, #3372]!	; 0xd2c

00001fa4 <free@plt>:
    1fa4:			; <UNDEFINED> instruction: 0xe7fd4778
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #40, 20	; 0x28000
    1fb0:	ldr	pc, [ip, #3360]!	; 0xd20

00001fb4 <fgets@plt>:
    1fb4:	add	ip, pc, #0, 12
    1fb8:	add	ip, ip, #40, 20	; 0x28000
    1fbc:	ldr	pc, [ip, #3352]!	; 0xd18

00001fc0 <memcpy@plt>:
    1fc0:	add	ip, pc, #0, 12
    1fc4:	add	ip, ip, #40, 20	; 0x28000
    1fc8:	ldr	pc, [ip, #3344]!	; 0xd10

00001fcc <towlower@plt>:
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #40, 20	; 0x28000
    1fd4:	ldr	pc, [ip, #3336]!	; 0xd08

00001fd8 <signal@plt>:
    1fd8:			; <UNDEFINED> instruction: 0xe7fd4778
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #40, 20	; 0x28000
    1fe4:	ldr	pc, [ip, #3324]!	; 0xcfc

00001fe8 <time@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #40, 20	; 0x28000
    1ff0:	ldr	pc, [ip, #3316]!	; 0xcf4

00001ff4 <tgoto@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #40, 20	; 0x28000
    1ffc:	ldr	pc, [ip, #3308]!	; 0xcec

00002000 <sleep@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #40, 20	; 0x28000
    2008:	ldr	pc, [ip, #3300]!	; 0xce4

0000200c <stpcpy@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #40, 20	; 0x28000
    2014:	ldr	pc, [ip, #3292]!	; 0xcdc

00002018 <__stack_chk_fail@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #40, 20	; 0x28000
    2020:	ldr	pc, [ip, #3284]!	; 0xcd4

00002024 <dup@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #40, 20	; 0x28000
    202c:	ldr	pc, [ip, #3276]!	; 0xccc

00002030 <__fxstat64@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #40, 20	; 0x28000
    2038:	ldr	pc, [ip, #3268]!	; 0xcc4

0000203c <ioctl@plt>:
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #40, 20	; 0x28000
    2044:	ldr	pc, [ip, #3260]!	; 0xcbc

00002048 <lseek64@plt>:
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #40, 20	; 0x28000
    2050:	ldr	pc, [ip, #3252]!	; 0xcb4

00002054 <regfree@plt>:
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #40, 20	; 0x28000
    205c:	ldr	pc, [ip, #3244]!	; 0xcac

00002060 <__realpath_chk@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #40, 20	; 0x28000
    2068:	ldr	pc, [ip, #3236]!	; 0xca4

0000206c <tcsetattr@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #40, 20	; 0x28000
    2074:	ldr	pc, [ip, #3228]!	; 0xc9c

00002078 <strcpy@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #40, 20	; 0x28000
    2080:	ldr	pc, [ip, #3220]!	; 0xc94

00002084 <__strcpy_chk@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #40, 20	; 0x28000
    208c:	ldr	pc, [ip, #3212]!	; 0xc8c

00002090 <creat64@plt>:
    2090:	add	ip, pc, #0, 12
    2094:	add	ip, ip, #40, 20	; 0x28000
    2098:	ldr	pc, [ip, #3204]!	; 0xc84

0000209c <open64@plt>:
    209c:	add	ip, pc, #0, 12
    20a0:	add	ip, ip, #40, 20	; 0x28000
    20a4:	ldr	pc, [ip, #3196]!	; 0xc7c

000020a8 <getenv@plt>:
    20a8:	add	ip, pc, #0, 12
    20ac:	add	ip, ip, #40, 20	; 0x28000
    20b0:	ldr	pc, [ip, #3188]!	; 0xc74

000020b4 <__libc_start_main@plt>:
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #40, 20	; 0x28000
    20bc:	ldr	pc, [ip, #3180]!	; 0xc6c

000020c0 <strerror@plt>:
    20c0:	add	ip, pc, #0, 12
    20c4:	add	ip, ip, #40, 20	; 0x28000
    20c8:	ldr	pc, [ip, #3172]!	; 0xc64

000020cc <system@plt>:
    20cc:	add	ip, pc, #0, 12
    20d0:	add	ip, ip, #40, 20	; 0x28000
    20d4:	ldr	pc, [ip, #3164]!	; 0xc5c

000020d8 <__gmon_start__@plt>:
    20d8:	add	ip, pc, #0, 12
    20dc:	add	ip, ip, #40, 20	; 0x28000
    20e0:	ldr	pc, [ip, #3156]!	; 0xc54

000020e4 <rename@plt>:
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #40, 20	; 0x28000
    20ec:	ldr	pc, [ip, #3148]!	; 0xc4c

000020f0 <kill@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #40, 20	; 0x28000
    20f8:	ldr	pc, [ip, #3140]!	; 0xc44

000020fc <__ctype_b_loc@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #40, 20	; 0x28000
    2104:	ldr	pc, [ip, #3132]!	; 0xc3c

00002108 <getpid@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #40, 20	; 0x28000
    2110:	ldr	pc, [ip, #3124]!	; 0xc34

00002114 <exit@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #40, 20	; 0x28000
    211c:	ldr	pc, [ip, #3116]!	; 0xc2c

00002120 <strlen@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #40, 20	; 0x28000
    2128:	ldr	pc, [ip, #3108]!	; 0xc24

0000212c <strchr@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #40, 20	; 0x28000
    2134:	ldr	pc, [ip, #3100]!	; 0xc1c

00002138 <re_search@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #40, 20	; 0x28000
    2140:	ldr	pc, [ip, #3092]!	; 0xc14

00002144 <cfgetospeed@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #40, 20	; 0x28000
    214c:	ldr	pc, [ip, #3084]!	; 0xc0c

00002150 <__errno_location@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #40, 20	; 0x28000
    2158:	ldr	pc, [ip, #3076]!	; 0xc04

0000215c <tgetnum@plt>:
    215c:			; <UNDEFINED> instruction: 0xe7fd4778
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #40, 20	; 0x28000
    2168:	ldr	pc, [ip, #3064]!	; 0xbf8

0000216c <__strcat_chk@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #40, 20	; 0x28000
    2174:	ldr	pc, [ip, #3056]!	; 0xbf0

00002178 <__sprintf_chk@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #40, 20	; 0x28000
    2180:	ldr	pc, [ip, #3048]!	; 0xbe8

00002184 <iswupper@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #40, 20	; 0x28000
    218c:	ldr	pc, [ip, #3040]!	; 0xbe0

00002190 <strncpy@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #40, 20	; 0x28000
    2198:	ldr	pc, [ip, #3032]!	; 0xbd8

0000219c <fgetc@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #40, 20	; 0x28000
    21a4:	ldr	pc, [ip, #3024]!	; 0xbd0

000021a8 <tgetflag@plt>:
    21a8:			; <UNDEFINED> instruction: 0xe7fd4778
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #40, 20	; 0x28000
    21b4:	ldr	pc, [ip, #3012]!	; 0xbc4

000021b8 <write@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #40, 20	; 0x28000
    21c0:	ldr	pc, [ip, #3004]!	; 0xbbc

000021c4 <tgetstr@plt>:
    21c4:			; <UNDEFINED> instruction: 0xe7fd4778
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #40, 20	; 0x28000
    21d0:	ldr	pc, [ip, #2992]!	; 0xbb0

000021d4 <fileno@plt>:
    21d4:	add	ip, pc, #0, 12
    21d8:	add	ip, ip, #40, 20	; 0x28000
    21dc:	ldr	pc, [ip, #2984]!	; 0xba8

000021e0 <__fprintf_chk@plt>:
    21e0:			; <UNDEFINED> instruction: 0xe7fd4778
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #40, 20	; 0x28000
    21ec:	ldr	pc, [ip, #2972]!	; 0xb9c

000021f0 <fclose@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #40, 20	; 0x28000
    21f8:	ldr	pc, [ip, #2964]!	; 0xb94

000021fc <__longjmp_chk@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #40, 20	; 0x28000
    2204:	ldr	pc, [ip, #2956]!	; 0xb8c

00002208 <setlocale@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #40, 20	; 0x28000
    2210:	ldr	pc, [ip, #2948]!	; 0xb84

00002214 <sigemptyset@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #40, 20	; 0x28000
    221c:	ldr	pc, [ip, #2940]!	; 0xb7c

00002220 <popen@plt>:
    2220:			; <UNDEFINED> instruction: 0xe7fd4778
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #40, 20	; 0x28000
    222c:	ldr	pc, [ip, #2928]!	; 0xb70

00002230 <nl_langinfo@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #40, 20	; 0x28000
    2238:	ldr	pc, [ip, #2920]!	; 0xb68

0000223c <putc@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #40, 20	; 0x28000
    2244:	ldr	pc, [ip, #2912]!	; 0xb60

00002248 <fopen64@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #40, 20	; 0x28000
    2250:	ldr	pc, [ip, #2904]!	; 0xb58

00002254 <__xstat64@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #40, 20	; 0x28000
    225c:	ldr	pc, [ip, #2896]!	; 0xb50

00002260 <isatty@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #40, 20	; 0x28000
    2268:	ldr	pc, [ip, #2888]!	; 0xb48

0000226c <re_compile_pattern@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #40, 20	; 0x28000
    2274:	ldr	pc, [ip, #2880]!	; 0xb40

00002278 <tgetent@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #40, 20	; 0x28000
    2280:	ldr	pc, [ip, #2872]!	; 0xb38

00002284 <strncmp@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #40, 20	; 0x28000
    228c:	ldr	pc, [ip, #2864]!	; 0xb30

00002290 <re_set_syntax@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #40, 20	; 0x28000
    2298:	ldr	pc, [ip, #2856]!	; 0xb28

0000229c <abort@plt>:
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #40, 20	; 0x28000
    22a4:	ldr	pc, [ip, #2848]!	; 0xb20

000022a8 <getc@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #40, 20	; 0x28000
    22b0:	ldr	pc, [ip, #2840]!	; 0xb18

000022b4 <close@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #40, 20	; 0x28000
    22bc:	ldr	pc, [ip, #2832]!	; 0xb10

000022c0 <__snprintf_chk@plt>:
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #40, 20	; 0x28000
    22c8:	ldr	pc, [ip, #2824]!	; 0xb08

000022cc <fchmod@plt>:
    22cc:	add	ip, pc, #0, 12
    22d0:	add	ip, ip, #40, 20	; 0x28000
    22d4:	ldr	pc, [ip, #2816]!	; 0xb00

000022d8 <tcgetattr@plt>:
    22d8:	add	ip, pc, #0, 12
    22dc:	add	ip, ip, #40, 20	; 0x28000
    22e0:	ldr	pc, [ip, #2808]!	; 0xaf8

000022e4 <pclose@plt>:
    22e4:			; <UNDEFINED> instruction: 0xe7fd4778
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #40, 20	; 0x28000
    22f0:	ldr	pc, [ip, #2796]!	; 0xaec

Disassembly of section .text:

000022f8 <error@@Base-0xeee4>:
    22f8:	mvnsmi	lr, sp, lsr #18
    22fc:	svcmi	0x00a1460e
    2300:	bmi	fe849c1c <error@@Base+0xfe838a40>
    2304:			; <UNDEFINED> instruction: 0xf856447f
    2308:	blmi	fe808f20 <error@@Base+0xfe7f7d44>
    230c:	andcs	r5, r0, #188, 16	; 0xbc0000
    2310:	mlavs	r1, pc, r8, r4	; <UNPREDICTABLE>
    2314:			; <UNDEFINED> instruction: 0xf8574478
    2318:			; <UNDEFINED> instruction: 0xf8c88003
    231c:			; <UNDEFINED> instruction: 0xf0072000
    2320:			; <UNDEFINED> instruction: 0xf007fb93
    2324:	ldmdblt	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2328:			; <UNDEFINED> instruction: 0xf8c82301
    232c:	andcs	r3, r1, r0
    2330:	svc	0x0096f7ff
    2334:			; <UNDEFINED> instruction: 0xf8574b97
    2338:			; <UNDEFINED> instruction: 0xf8c88003
    233c:			; <UNDEFINED> instruction: 0xf00c0000
    2340:			; <UNDEFINED> instruction: 0xf007fd7b
    2344:			; <UNDEFINED> instruction: 0xf000fc21
    2348:			; <UNDEFINED> instruction: 0xf007fdfd
    234c:			; <UNDEFINED> instruction: 0xf002fa47
    2350:			; <UNDEFINED> instruction: 0xf00afdf9
    2354:			; <UNDEFINED> instruction: 0xf004fd3b
    2358:			; <UNDEFINED> instruction: 0xf00efd57
    235c:			; <UNDEFINED> instruction: 0xf010fb1b
    2360:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    2364:			; <UNDEFINED> instruction: 0xf924f009
    2368:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    236c:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    2370:			; <UNDEFINED> instruction: 0xf0002800
    2374:	blmi	fe2625dc <error@@Base+0xfe251400>
    2378:			; <UNDEFINED> instruction: 0xf00f58fc
    237c:	stmdavs	r3!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2380:	stmmi	r7, {r0, r1, r3, r7, r8, r9, fp, ip, sp, pc}
    2384:			; <UNDEFINED> instruction: 0xf0074478
    2388:	tstlt	r8, pc, asr fp	; <UNPREDICTABLE>
    238c:	blx	113e394 <error@@Base+0x112d1b8>
    2390:			; <UNDEFINED> instruction: 0xff54f00d
    2394:	ldcle	13, cr2, [lr, #-0]
    2398:	and	r4, r2, r4, lsr r6
    239c:			; <UNDEFINED> instruction: 0xff4ef00d
    23a0:	strtmi	fp, [r6], -sp, asr #3
    23a4:	bleq	1404fc <error@@Base+0x12f320>
    23a8:	blcc	ae03bc <error@@Base+0xacf1e0>
    23ac:	svceq	0x00fdf013
    23b0:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    23b4:			; <UNDEFINED> instruction: 0xf00db923
    23b8:	msrlt	(UNDEF: 96), r3
    23bc:	stceq	8, cr15, [r4], {84}	; 0x54
    23c0:	stccc	8, cr7, [r1, #-12]
    23c4:	blcs	b53c64 <error@@Base+0xb42a88>
    23c8:	stmdavc	r3, {r3, r5, r6, r7, r8, ip, lr, pc}^
    23cc:	mvnle	r2, sp, lsr #22
    23d0:	blcs	205e4 <error@@Base+0xf408>
    23d4:			; <UNDEFINED> instruction: 0xf00dd1e2
    23d8:	teqlt	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    23dc:	cdp2	0, 9, cr15, cr10, cr13, {0}
    23e0:			; <UNDEFINED> instruction: 0xf0002000
    23e4:	stmdami	pc!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    23e8:			; <UNDEFINED> instruction: 0xe7cc4478
    23ec:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    23f0:	blx	abe416 <error@@Base+0xaad23a>
    23f4:	ldmpl	ip!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
    23f8:	tstlt	r8, r0, lsr #32
    23fc:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}^
    2400:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    2404:	blx	83e42a <error@@Base+0x82d24e>
    2408:			; <UNDEFINED> instruction: 0xf0076020
    240c:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    2410:	stmdami	r8!, {r1, r2, r3, r5, r6, r8, ip, lr, pc}^
    2414:			; <UNDEFINED> instruction: 0xf0074478
    2418:	blmi	1a0107c <error@@Base+0x19efea0>
    241c:	strdvs	r5, [r0], -ip	; <UNPREDICTABLE>
    2420:	blx	14be446 <error@@Base+0x14ad26a>
    2424:	blmi	196e86c <error@@Base+0x195d690>
    2428:	eorvs	r4, r3, fp, ror r4
    242c:	ldmpl	fp!, {r2, r5, r6, r8, r9, fp, lr}^
    2430:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    2434:	addshi	pc, r4, r0, asr #32
    2438:			; <UNDEFINED> instruction: 0xf1052d00
    243c:	cfstrsle	mvf3, [sl, #-1020]	; 0xfffffc04
    2440:	bleq	1405a0 <error@@Base+0x12f3c4>
    2444:			; <UNDEFINED> instruction: 0xf0093c01
    2448:	andcs	pc, r0, r1, lsr #26
    244c:	ldc2l	0, cr15, [r0], #36	; 0x24
    2450:	strmi	r1, [r1], -r3, ror #24
    2454:			; <UNDEFINED> instruction: 0xf8d8d1f4
    2458:	blcs	e460 <pclose@plt+0xc17c>
    245c:	blmi	1676610 <error@@Base+0x1665434>
    2460:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2464:	blmi	162e958 <error@@Base+0x161d77c>
    2468:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    246c:	ldmdami	r7, {r0, r3, r4, r8, fp, ip, sp, pc}^
    2470:			; <UNDEFINED> instruction: 0xf00e4478
    2474:			; <UNDEFINED> instruction: 0xf012feb3
    2478:	andcs	pc, r1, r7, ror #18
    247c:	blx	ebe486 <error@@Base+0xead2aa>
    2480:			; <UNDEFINED> instruction: 0xf0112001
    2484:	blmi	14c1410 <error@@Base+0x14b0234>
    2488:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    248c:			; <UNDEFINED> instruction: 0xf009b1cb
    2490:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2494:	stmdami	pc, {r4, r5, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2498:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    249c:	cdp2	0, 9, cr15, cr14, cr14, {0}
    24a0:			; <UNDEFINED> instruction: 0xf0002001
    24a4:	stmdami	ip, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    24a8:			; <UNDEFINED> instruction: 0xf0074478
    24ac:			; <UNDEFINED> instruction: 0xf007facd
    24b0:	blmi	ec10e4 <error@@Base+0xeaff08>
    24b4:	ldmpl	ip!, {r3, r4, r8, ip, sp, pc}^
    24b8:	eorvs	r2, r2, r1, lsl #4
    24bc:	ldmpl	ip!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    24c0:	blmi	11bc234 <error@@Base+0x11ab058>
    24c4:	ldmpl	fp!, {r1, r2, r6, r8, fp, lr}^
    24c8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    24cc:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    24d0:	sbcsle	r2, ip, r0, lsl #16
    24d4:			; <UNDEFINED> instruction: 0xf8daf008
    24d8:	bllt	1213cf0 <error@@Base+0x1202b14>
    24dc:	ldmpl	sp!, {r0, r6, r8, r9, fp, lr}^
    24e0:	movwlt	r6, #14379	; 0x382b
    24e4:	stc2l	0, cr15, [ip], {9}
    24e8:	stclle	8, cr2, [r0, #-4]
    24ec:	ands	r6, sl, ip, lsr #32
    24f0:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    24f4:	str	r6, [ip, r3, lsr #32]
    24f8:			; <UNDEFINED> instruction: 0xf0116820
    24fc:			; <UNDEFINED> instruction: 0xf012ffd1
    2500:	stmiblt	r8!, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
    2504:			; <UNDEFINED> instruction: 0xfffcf011
    2508:			; <UNDEFINED> instruction: 0x460b4c38
    250c:			; <UNDEFINED> instruction: 0x46025939
    2510:	movwcs	lr, #2497	; 0x9c1
    2514:	svclt	0x00083301
    2518:	svccc	0x00fff1b2
    251c:	blmi	d36544 <error@@Base+0xd25368>
    2520:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2524:			; <UNDEFINED> instruction: 0xf001608b
    2528:			; <UNDEFINED> instruction: 0xf005f941
    252c:	and	pc, r5, r9, lsr #18
    2530:			; <UNDEFINED> instruction: 0xf0002001
    2534:			; <UNDEFINED> instruction: 0xf008f929
    2538:	tstlt	r0, r9, lsr #17	; <UNPREDICTABLE>
    253c:			; <UNDEFINED> instruction: 0xf0002000
    2540:			; <UNDEFINED> instruction: 0xf007f923
    2544:	strdcs	pc, [r1], -fp
    2548:			; <UNDEFINED> instruction: 0xf890f008
    254c:	mvnsle	r2, r0, lsl #16
    2550:	ldc2l	0, cr15, [r4], #28
    2554:			; <UNDEFINED> instruction: 0xf0082001
    2558:	stmdacs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    255c:			; <UNDEFINED> instruction: 0xe7edd0f1
    2560:	tstcs	r0, r4, lsr #16
    2564:			; <UNDEFINED> instruction: 0xf0094478
    2568:			; <UNDEFINED> instruction: 0x4601fc91
    256c:	blmi	8bc304 <error@@Base+0x8ab128>
    2570:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2574:	bicsle	r2, r6, r0, lsl #22
    2578:	blx	ff7be5a6 <error@@Base+0xff7ad3ca>
    257c:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    2580:	bfi	r6, r8, #0, #17
    2584:	muleq	r2, r0, r9
    2588:	andeq	r0, r0, r4, ror r1
    258c:	andeq	r0, r0, r8, asr #4
    2590:	andeq	r2, r1, r4, ror #27
    2594:	andeq	r0, r0, r4, ror #3
    2598:	muleq	r1, sl, sp
    259c:	andeq	r0, r0, ip, asr #3
    25a0:	andeq	r2, r1, ip, ror #26
    25a4:	andeq	r2, r1, ip, lsr #26
    25a8:	andeq	r2, r1, lr, lsr #26
    25ac:			; <UNDEFINED> instruction: 0x000002b8
    25b0:	andeq	r2, r1, r2, lsr #26
    25b4:	andeq	r2, r1, r8, lsr #26
    25b8:	andeq	r0, r0, r4, lsl #4
    25bc:	andeq	r2, r1, r0, lsr #26
    25c0:	andeq	r0, r0, r4, asr #3
    25c4:	andeq	r0, r0, ip, asr #5
    25c8:	ldrdeq	r0, [r0], -r4
    25cc:	andeq	r2, r1, r0, lsl #26
    25d0:	andeq	r0, r0, r0, asr #5
    25d4:	andeq	r2, r1, r6, lsl #26
    25d8:	andeq	r2, r1, r4, ror #24
    25dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    25e0:	ldrdeq	r2, [r1], -r4
    25e4:	andeq	r0, r0, r0, ror #3
    25e8:	andeq	r2, r1, sl, lsr ip
    25ec:	andeq	r0, r0, r4, lsr #3
    25f0:	andeq	r0, r0, r8, lsr r2
    25f4:	strdeq	r2, [r1], -r4
    25f8:	andeq	r0, r0, r4, asr #5
    25fc:	muleq	r0, r4, r2
    2600:	bleq	3e744 <error@@Base+0x2d568>
    2604:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2608:	strbtmi	fp, [sl], -r2, lsl #24
    260c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2610:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2614:	ldrmi	sl, [sl], #776	; 0x308
    2618:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    261c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2620:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2624:			; <UNDEFINED> instruction: 0xf85a4b06
    2628:	stmdami	r6, {r0, r1, ip, sp}
    262c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2630:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    2634:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    2638:	andeq	r8, r2, r0, ror #12
    263c:	andeq	r0, r0, ip, asr #2
    2640:			; <UNDEFINED> instruction: 0x000002b4
    2644:	andeq	r0, r0, ip, ror #5
    2648:	ldr	r3, [pc, #20]	; 2664 <pclose@plt+0x380>
    264c:	ldr	r2, [pc, #20]	; 2668 <pclose@plt+0x384>
    2650:	add	r3, pc, r3
    2654:	ldr	r2, [r3, r2]
    2658:	cmp	r2, #0
    265c:	bxeq	lr
    2660:	b	20d8 <__gmon_start__@plt>
    2664:	andeq	r8, r2, r0, asr #12
    2668:	andeq	r0, r0, ip, asr r2
    266c:	blmi	1d468c <error@@Base+0x1c34b0>
    2670:	bmi	1d3858 <error@@Base+0x1c267c>
    2674:	addmi	r4, r3, #2063597568	; 0x7b000000
    2678:	andle	r4, r3, sl, ror r4
    267c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2680:	ldrmi	fp, [r8, -r3, lsl #2]
    2684:	svclt	0x00004770
    2688:	andeq	sl, r2, r0, lsl #14
    268c:	strdeq	sl, [r2], -ip
    2690:	andeq	r8, r2, ip, lsl r6
    2694:	andeq	r0, r0, r4, ror #2
    2698:	stmdbmi	r9, {r3, fp, lr}
    269c:	bmi	253884 <error@@Base+0x2426a8>
    26a0:	bne	25388c <error@@Base+0x2426b0>
    26a4:	svceq	0x00cb447a
    26a8:			; <UNDEFINED> instruction: 0x01a1eb03
    26ac:	andle	r1, r3, r9, asr #32
    26b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26b4:	ldrmi	fp, [r8, -r3, lsl #2]
    26b8:	svclt	0x00004770
    26bc:	ldrdeq	sl, [r2], -r4
    26c0:	ldrdeq	sl, [r2], -r0
    26c4:	strdeq	r8, [r2], -r0
    26c8:	andeq	r0, r0, r8, asr #6
    26cc:	blmi	2afaf4 <error@@Base+0x29e918>
    26d0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    26d4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    26d8:	blmi	270c8c <error@@Base+0x25fab0>
    26dc:	ldrdlt	r5, [r3, -r3]!
    26e0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    26e4:			; <UNDEFINED> instruction: 0xf7ff6818
    26e8:			; <UNDEFINED> instruction: 0xf7ffec3e
    26ec:	blmi	1c25f0 <error@@Base+0x1b1414>
    26f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    26f4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    26f8:	andeq	sl, r2, r2, lsr #13
    26fc:	andeq	r8, r2, r0, asr #11
    2700:	andeq	r0, r0, ip, asr r1
    2704:	andeq	r8, r2, lr, lsl r9
    2708:	andeq	sl, r2, r2, lsl #13
    270c:	svclt	0x0000e7c4
    2710:	blcs	260724 <error@@Base+0x24f548>
    2714:	blcs	83237c <error@@Base+0x8211a0>
    2718:			; <UNDEFINED> instruction: 0xf810d105
    271c:	blcs	252328 <error@@Base+0x24114c>
    2720:	blcs	832388 <error@@Base+0x8211ac>
    2724:			; <UNDEFINED> instruction: 0x4770d0f9
    2728:	cmplt	r3, #720896	; 0xb0000
    272c:	mcrne	4, 2, fp, cr5, cr0, {7}
    2730:			; <UNDEFINED> instruction: 0xf8152000
    2734:	ldrmi	r4, [lr], -r1, lsl #30
    2738:	stmiblt	r8, {r1, r4, r6, r8, ip, sp, pc}^
    273c:	strbteq	pc, [r1], -r4, lsr #3	; <UNPREDICTABLE>
    2740:	ldmdble	sl, {r0, r3, r4, r9, sl, fp, sp}
    2744:	strbeq	pc, [r1], -r4, lsr #3	; <UNPREDICTABLE>
    2748:			; <UNDEFINED> instruction: 0x461e2e19
    274c:	strtcc	sp, [r0], #-2055	; 0xfffff7f9
    2750:			; <UNDEFINED> instruction: 0xf1a3b128
    2754:	svccs	0x00190741
    2758:			; <UNDEFINED> instruction: 0xf103bf98
    275c:	adcmi	r0, r6, #32, 12	; 0x2000000
    2760:			; <UNDEFINED> instruction: 0xf811d104
    2764:	andcc	r3, r1, r1, lsl #30
    2768:	mvnle	r2, r0, lsl #22
    276c:			; <UNDEFINED> instruction: 0x4770bcf0
    2770:	strbeq	pc, [r1, -r4, lsr #3]	; <UNPREDICTABLE>
    2774:	stmiale	ip!, {r0, r3, r4, r8, r9, sl, fp, sp}^
    2778:			; <UNDEFINED> instruction: 0xf04fe7e9
    277c:	ldcllt	0, cr3, [r0], #1020	; 0x3fc
    2780:			; <UNDEFINED> instruction: 0x46184770
    2784:	svclt	0x00004770
    2788:	mcrne	13, 0, r4, cr4, cr5, {0}
    278c:	ldrbtmi	fp, [sp], #-1288	; 0xfffffaf8
    2790:	blmi	539414 <error@@Base+0x528238>
    2794:	andsvs	r4, ip, fp, ror r4
    2798:	andcs	r4, r0, r3, lsl fp
    279c:	stmiapl	fp!, {r0, r9, sp}^
    27a0:			; <UNDEFINED> instruction: 0xf007601a
    27a4:			; <UNDEFINED> instruction: 0xf004fef9
    27a8:	blmi	441494 <error@@Base+0x4302b8>
    27ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    27b0:	blmi	3eec24 <error@@Base+0x3dda48>
    27b4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    27b8:			; <UNDEFINED> instruction: 0xf001b97b
    27bc:			; <UNDEFINED> instruction: 0xf00ef869
    27c0:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
    27c4:			; <UNDEFINED> instruction: 0xf996f000
    27c8:			; <UNDEFINED> instruction: 0xffd6f011
    27cc:			; <UNDEFINED> instruction: 0xf7ff4620
    27d0:	blmi	23da60 <error@@Base+0x22c884>
    27d4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    27d8:			; <UNDEFINED> instruction: 0xf001e7de
    27dc:			; <UNDEFINED> instruction: 0xe7ecfa17
    27e0:	andeq	r8, r2, r6, lsl #10
    27e4:	andeq	sl, r2, r4, ror #11
    27e8:	andeq	r0, r0, ip, lsl #4
    27ec:	andeq	sl, r2, ip, asr #11
    27f0:	andeq	r0, r0, r4, ror #3
    27f4:	andeq	sl, r2, r4, lsr #11
    27f8:			; <UNDEFINED> instruction: 0xf7ffb508
    27fc:	smlabblt	r0, lr, fp, lr
    2800:	strmi	fp, [r1], -r8, lsl #26
    2804:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2808:	stc2l	0, cr15, [r8], #56	; 0x38
    280c:			; <UNDEFINED> instruction: 0xf7ff2001
    2810:	svclt	0x0000ffbb
    2814:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2818:			; <UNDEFINED> instruction: 0x4604b510
    281c:	stc	7, cr15, [r0], {255}	; 0xff
    2820:	strmi	r2, [r8], #-257	; 0xfffffeff
    2824:			; <UNDEFINED> instruction: 0xffe8f7ff
    2828:	strmi	r4, [r4], -r1, lsr #12
    282c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    2830:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2834:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    2838:	movwcc	r6, #6163	; 0x1813
    283c:			; <UNDEFINED> instruction: 0x47706013
    2840:	andeq	sl, r2, lr, asr r5
    2844:	pushmi	{r2, r3, r5, r8, r9, fp, lr}
    2848:	ldrbtmi	r4, [fp], #-2605	; 0xfffff5d3
    284c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    2850:	addslt	fp, r5, r0, lsr r5
    2854:	strmi	r5, [r5], -sl, lsl #17
    2858:	andsls	r6, r3, #1179648	; 0x120000
    285c:	andeq	pc, r0, #79	; 0x4f
    2860:	eorsle	r2, r8, r0, lsl #22
    2864:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    2868:	ldmdblt	r4, {r2, r3, r4, r6, fp, sp, lr}
    286c:	stmdavs	r4!, {r1, r4, sp, lr, pc}
    2870:	stmdavs	r0!, {r2, r7, r8, ip, sp, pc}^
    2874:			; <UNDEFINED> instruction: 0xf7ff4629
    2878:	stmdacs	r0, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    287c:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2880:	blmi	7d510c <error@@Base+0x7c3f30>
    2884:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2888:	blls	4dc8f8 <error@@Base+0x4cb71c>
    288c:	teqle	r1, sl, asr r0
    2890:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
    2894:	andcs	r2, r1, ip, lsl #2
    2898:			; <UNDEFINED> instruction: 0xffaef7ff
    289c:	strtmi	r4, [r8], -r4, lsl #12
    28a0:			; <UNDEFINED> instruction: 0xffbaf7ff
    28a4:	strtmi	r4, [r8], -r3, lsl #12
    28a8:			; <UNDEFINED> instruction: 0xf7ff6063
    28ac:	tstcs	r1, sl, lsr ip
    28b0:			; <UNDEFINED> instruction: 0xf7ff3003
    28b4:	blmi	582740 <error@@Base+0x571564>
    28b8:	rscscc	pc, pc, #79	; 0x4f
    28bc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    28c0:	strls	r6, [r0, #-160]	; 0xffffff60
    28c4:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    28c8:	stmiavs	r0!, {r0, r4, r8, r9, fp, lr}
    28cc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    28d0:	eorvs	r6, r2, ip, asr r0
    28d4:	stcge	7, cr14, [r3], {212}	; 0xd4
    28d8:	movtcs	r4, #2574	; 0xa0e
    28dc:	ldrbtmi	r9, [sl], #-1
    28e0:	andls	r4, r0, #32, 12	; 0x2000000
    28e4:	andcs	r4, r1, #26214400	; 0x1900000
    28e8:	stcl	7, cr15, [sl], #1020	; 0x3fc
    28ec:			; <UNDEFINED> instruction: 0xf0074620
    28f0:	strb	pc, [r5, fp, lsr #17]	; <UNPREDICTABLE>
    28f4:	bl	fe4408f8 <error@@Base+0xfe42f71c>
    28f8:	ldrdeq	r8, [r2], -r2
    28fc:	andeq	r8, r2, r8, asr #8
    2900:	muleq	r0, ip, r1
    2904:	andeq	sl, r2, lr, lsr #10
    2908:	andeq	r8, r2, r0, lsl r4
    290c:	andeq	r2, r1, r6, lsl #18
    2910:	andeq	sl, r2, r8, asr #9
    2914:	andeq	r2, r1, lr, ror #17
    2918:			; <UNDEFINED> instruction: 0x4604b510
    291c:			; <UNDEFINED> instruction: 0xff92f7ff
    2920:	blmi	270e28 <error@@Base+0x25fc4c>
    2924:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2928:			; <UNDEFINED> instruction: 0x4620b953
    292c:			; <UNDEFINED> instruction: 0x4010e8bd
    2930:	ldclt	7, cr15, [r4], {255}	; 0xff
    2934:			; <UNDEFINED> instruction: 0x4010e8bd
    2938:	tstcs	r0, sl, lsl #4
    293c:	bllt	640940 <error@@Base+0x62f764>
    2940:	rscscc	pc, pc, pc, asr #32
    2944:	svclt	0x0000bd10
    2948:	andeq	sl, r2, r0, ror r4
    294c:			; <UNDEFINED> instruction: 0x460db538
    2950:			; <UNDEFINED> instruction: 0xf7ff4604
    2954:	tstlt	r0, r7, ror pc	; <UNPREDICTABLE>
    2958:	blmi	171e40 <error@@Base+0x160c64>
    295c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2960:	mvnsle	r2, r0, lsl #22
    2964:	strtmi	r4, [r0], -r9, lsr #12
    2968:	ldrhtmi	lr, [r8], -sp
    296c:	stclt	7, cr15, [sl], #-1020	; 0xfffffc04
    2970:	andeq	sl, r2, r8, lsr r4
    2974:	addlt	fp, r2, r0, lsl r5
    2978:	ldrmi	r4, [r1], -ip, lsl #12
    297c:			; <UNDEFINED> instruction: 0xf7ff9201
    2980:	stmdbls	r1, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2984:	tstlt	r8, r0, lsr #32
    2988:	ldclt	0, cr11, [r0, #-8]
    298c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    2990:			; <UNDEFINED> instruction: 0xffdcf7ff
    2994:	blmi	130e1c <error@@Base+0x11fc40>
    2998:	eorvs	r4, r3, fp, ror r4
    299c:	ldclt	0, cr11, [r0, #-8]
    29a0:	ldrb	r6, [r1, r0, lsr #32]!
    29a4:	andeq	r2, r1, lr, asr #16
    29a8:	andeq	r6, r1, ip, asr sl
    29ac:			; <UNDEFINED> instruction: 0x4604b510
    29b0:			; <UNDEFINED> instruction: 0xff48f7ff
    29b4:	stmdavc	r3, {r6, r8, ip, sp, pc}
    29b8:	ldrhteq	pc, [r0], -r3	; <UNPREDICTABLE>
    29bc:	andcs	fp, r1, r8, lsl pc
    29c0:	svclt	0x00082b00
    29c4:	ldclt	0, cr2, [r0, #-0]
    29c8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    29cc:	blcs	1cc40 <error@@Base+0xba64>
    29d0:			; <UNDEFINED> instruction: 0x4620d1f9
    29d4:			; <UNDEFINED> instruction: 0x4010e8bd
    29d8:	bllt	ff9c09dc <error@@Base+0xff9af800>
    29dc:	andeq	sl, r2, sl, asr #7
    29e0:	mvnsmi	lr, sp, lsr #18
    29e4:	stmdavc	r6, {r2, r3, r9, sl, lr}
    29e8:	blmi	66ebf8 <error@@Base+0x65da1c>
    29ec:	ldrbtmi	r7, [fp], #-2061	; 0xfffff7f3
    29f0:			; <UNDEFINED> instruction: 0xb32db926
    29f4:	andlt	r4, r2, r0, lsr #12
    29f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    29fc:	ldmdblt	sp, {r0, r1, r2, r9, sl, lr}
    2a00:	andlt	r4, r2, r8, lsr r6
    2a04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2a08:			; <UNDEFINED> instruction: 0x26004d12
    2a0c:	ldrbtmi	r4, [sp], #-2322	; 0xfffff6ee
    2a10:	eorvs	r4, lr, r2, lsl sl
    2a14:			; <UNDEFINED> instruction: 0xf853447a
    2a18:	andls	r8, r1, #1
    2a1c:	ldrdne	pc, [r0], -r8
    2a20:	b	fe3c0a24 <error@@Base+0xfe3af848>
    2a24:	ldrdne	pc, [r0], -r8
    2a28:	strtmi	r9, [r0], -r1, lsl #20
    2a2c:	ldrdhi	pc, [r0], -r5
    2a30:			; <UNDEFINED> instruction: 0xf7ff602e
    2a34:	stmdavs	fp!, {r1, r2, r7, r9, fp, sp, lr, pc}
    2a38:	ble	ff6d40a0 <error@@Base+0xff6c2ec4>
    2a3c:			; <UNDEFINED> instruction: 0xe7e04638
    2a40:	ldrmi	r4, [r0], -r7, lsl #22
    2a44:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a48:	ldrdlt	r6, [r2], -sl
    2a4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2a50:	andeq	r8, r2, r6, lsr #5
    2a54:	andeq	sl, r2, r6, lsl #7
    2a58:	andeq	r0, r0, r0, lsl #4
    2a5c:			; <UNDEFINED> instruction: 0xfffffe1d
    2a60:	andeq	sl, r2, lr, asr #6
    2a64:	bmi	2d5694 <error@@Base+0x2c44b8>
    2a68:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a6c:	teqlt	sl, r2, lsl r8
    2a70:	tstcs	r1, r9, lsl #16
    2a74:	ldrbtmi	r4, [r8], #-2569	; 0xfffff5f7
    2a78:	stmdbvs	r0, {r1, r3, r4, r7, fp, ip, lr}
    2a7c:	blt	17c0a80 <error@@Base+0x17af8a4>
    2a80:	tstcs	r1, r7, lsl #16
    2a84:	ldrbtmi	r4, [r8], #-2565	; 0xfffff5fb
    2a88:	stmdbvs	r0, {r1, r3, r4, r7, fp, ip, lr}^
    2a8c:	blt	15c0a90 <error@@Base+0x15af8b4>
    2a90:	andeq	r8, r2, ip, lsr #4
    2a94:	muleq	r0, r0, r2
    2a98:	andeq	sl, r2, lr, lsl r3
    2a9c:	andeq	r0, r0, r0, lsl r3
    2aa0:	andeq	sl, r2, lr, lsl #6
    2aa4:	stmdbmi	r6, {r0, r2, fp, lr}
    2aa8:	blmi	193c90 <error@@Base+0x182ab4>
    2aac:	stmdapl	r1, {r1, r2, r9, fp, lr}^
    2ab0:	stmpl	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ab4:	ldmibvs	r8, {r0, r3, fp, sp, lr}
    2ab8:	blt	1040abc <error@@Base+0x102f8e0>
    2abc:	andeq	r8, r2, ip, ror #3
    2ac0:	andeq	r0, r0, r0, lsl #4
    2ac4:	andeq	sl, r2, r4, ror #5
    2ac8:	andeq	r0, r0, r0, lsl r3
    2acc:	stmdbmi	r6, {r0, r2, fp, lr}
    2ad0:	blmi	193cb8 <error@@Base+0x182adc>
    2ad4:	stmdapl	r1, {r1, r2, r9, fp, lr}^
    2ad8:	stmpl	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2adc:	ldmibvs	r8, {r0, r3, fp, sp, lr}^
    2ae0:	blt	b40ae4 <error@@Base+0xb2f908>
    2ae4:	andeq	r8, r2, r4, asr #3
    2ae8:	andeq	r0, r0, r0, lsl #4
    2aec:			; <UNDEFINED> instruction: 0x0002a2bc
    2af0:	andeq	r0, r0, r0, lsl r3
    2af4:	blmi	1fd54f4 <error@@Base+0x1fc4318>
    2af8:	mvnsmi	lr, #737280	; 0xb4000
    2afc:	cfldrdmi	mvd4, [lr], #-488	; 0xfffffe18
    2b00:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    2b04:	cfldrdmi	mvd4, [sp, #-496]!	; 0xfffffe10
    2b08:	movwls	r6, #63515	; 0xf81b
    2b0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b10:	ldrbtmi	r6, [sp], #-2595	; 0xfffff5dd
    2b14:	eorle	r4, r3, r3, lsl #5
    2b18:	tstcs	r8, r9, ror sl
    2b1c:			; <UNDEFINED> instruction: 0x46064b79
    2b20:	andsvs	r5, r1, sl, lsr #17
    2b24:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    2b28:	ldrdgt	pc, [r0], -r8
    2b2c:	strtcc	fp, [r8], #-2848	; 0xfffff4e0
    2b30:	ldrtmi	r4, [sp], -pc, ror #12
    2b34:	strgt	ip, [pc, #-3087]	; 1f2d <strstr@plt+0x9>
    2b38:	strgt	ip, [pc, #-3087]	; 1f31 <raise@plt+0x1>
    2b3c:	strgt	ip, [pc, #-3087]	; 1f35 <raise@plt+0x5>
    2b40:	muleq	r7, r4, r8
    2b44:	andeq	lr, r7, r5, lsl #17
    2b48:			; <UNDEFINED> instruction: 0xf7ff4660
    2b4c:			; <UNDEFINED> instruction: 0xf8d8ea00
    2b50:	ldrtmi	r0, [sl], -r0
    2b54:			; <UNDEFINED> instruction: 0xf7ff2101
    2b58:	blmi	1afd588 <error@@Base+0x1aec3ac>
    2b5c:	andsvs	r4, lr, #2063597568	; 0x7b000000
    2b60:	blmi	1915510 <error@@Base+0x1904334>
    2b64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b68:	blls	3dcbd8 <error@@Base+0x3cb9fc>
    2b6c:			; <UNDEFINED> instruction: 0xf040405a
    2b70:	ldrhlt	r8, [r1], -r8	; <UNPREDICTABLE>
    2b74:	mvnshi	lr, #12386304	; 0xbd0000
    2b78:	strbtmi	r4, [r0], -pc, ror #12
    2b7c:			; <UNDEFINED> instruction: 0xf7ff4639
    2b80:	bvs	18fda38 <error@@Base+0x18ec85c>
    2b84:	suble	r2, r4, r0, lsl #22
    2b88:			; <UNDEFINED> instruction: 0xf7ff4638
    2b8c:	stmdacs	pc, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2b90:	stmdacc	r1, {r0, r2, r3, fp, ip, lr, pc}
    2b94:	vadd.i8	d2, d0, d14
    2b98:	ldm	pc, {r1, r2, r5, r7, pc}^	; <UNPREDICTABLE>
    2b9c:	cmpvs	ip, r0	; <UNPREDICTABLE>
    2ba0:	ldrbvc	r6, [r0, #-2918]!	; 0xfffff49a
    2ba4:	stmibhi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
    2ba8:	addspl	r9, r8, #939524098	; 0x38000002
    2bac:	vqadd.s8	q8, <illegal reg q0.5>, <illegal reg q3.5>
    2bb0:	addsmi	r0, r8, #67108864	; 0x4000000
    2bb4:	addshi	pc, r0, r0
    2bb8:	movweq	pc, #8769	; 0x2241	; <UNPREDICTABLE>
    2bbc:			; <UNDEFINED> instruction: 0xd1034298
    2bc0:	andscs	r4, r1, #84992	; 0x14c00
    2bc4:	andshi	r5, sl, fp, ror #17
    2bc8:			; <UNDEFINED> instruction: 0xf44f4b52
    2bcc:			; <UNDEFINED> instruction: 0xf89d7080
    2bd0:	tstcs	r0, r3, lsl r0
    2bd4:	ldrdgt	pc, [r0], -r8
    2bd8:	blmi	13d8f88 <error@@Base+0x13c7dac>
    2bdc:			; <UNDEFINED> instruction: 0xf89d6014
    2be0:	stmiapl	sl!, {r2, r4, lr}^
    2be4:	andsvs	r4, r4, sp, asr #22
    2be8:	mulsmi	pc, sp, r8	; <UNPREDICTABLE>
    2bec:	blls	58f9c <error@@Base+0x47dc0>
    2bf0:	andseq	pc, r6, sp, lsr #17
    2bf4:	teqeq	r8, #35	; 0x23	; <UNPREDICTABLE>
    2bf8:	bls	dac50 <error@@Base+0xc9a74>
    2bfc:	bicpl	pc, r0, #1124073472	; 0x43000000
    2c00:	movweq	pc, #20547	; 0x5043	; <UNPREDICTABLE>
    2c04:	eorne	pc, r0, sp, lsl #17
    2c08:	rsbseq	pc, sl, #34	; 0x22
    2c0c:	andls	r9, r3, #67108864	; 0x4000000
    2c10:	ssatmi	lr, #31, sl, lsl #15
    2c14:	stfeqd	f7, [r8], #-16
    2c18:			; <UNDEFINED> instruction: 0x000fe8be
    2c1c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2c20:	eorls	pc, r4, r4, asr #17
    2c24:	andeq	lr, pc, ip, lsr #17
    2c28:			; <UNDEFINED> instruction: 0x000fe8be
    2c2c:	andeq	lr, pc, ip, lsr #17
    2c30:			; <UNDEFINED> instruction: 0x000fe8be
    2c34:	andeq	lr, pc, ip, lsr #17
    2c38:	muleq	r7, lr, r8
    2c3c:	andeq	lr, r7, ip, lsl #17
    2c40:	blmi	cfcad0 <error@@Base+0xceb8f4>
    2c44:	stmiapl	fp!, {r1, r2, r3, r9, sp}^
    2c48:			; <UNDEFINED> instruction: 0xe7bd801a
    2c4c:	andcs	r4, pc, #48, 22	; 0xc000
    2c50:	andshi	r5, sl, fp, ror #17
    2c54:	blmi	bbcb3c <error@@Base+0xbab960>
    2c58:	stmiapl	fp!, {r0, r9, sp}^
    2c5c:			; <UNDEFINED> instruction: 0xe7b3801a
    2c60:	andcs	r4, r2, #44032	; 0xac00
    2c64:	andshi	r5, sl, fp, ror #17
    2c68:	blmi	a7cb28 <error@@Base+0xa6b94c>
    2c6c:	stmiapl	fp!, {r0, r1, r9, sp}^
    2c70:			; <UNDEFINED> instruction: 0xe7a9801a
    2c74:	andcs	r4, r4, #38912	; 0x9800
    2c78:	andshi	r5, sl, fp, ror #17
    2c7c:	blmi	93cb14 <error@@Base+0x92b938>
    2c80:	stmiapl	fp!, {r0, r2, r9, sp}^
    2c84:			; <UNDEFINED> instruction: 0xe79f801a
    2c88:	andcs	r4, r6, #33792	; 0x8400
    2c8c:	andshi	r5, sl, fp, ror #17
    2c90:	blmi	7fcb00 <error@@Base+0x7eb924>
    2c94:	stmiapl	fp!, {r0, r1, r2, r9, sp}^
    2c98:			; <UNDEFINED> instruction: 0xe795801a
    2c9c:	andcs	r4, r8, #28, 22	; 0x7000
    2ca0:	andshi	r5, sl, fp, ror #17
    2ca4:	blmi	6bcaec <error@@Base+0x6ab910>
    2ca8:	stmiapl	fp!, {r0, r3, r9, sp}^
    2cac:	usada8	fp, sl, r0, r8
    2cb0:	andcs	r4, sl, #23552	; 0x5c00
    2cb4:	andshi	r5, sl, fp, ror #17
    2cb8:	blmi	57cad8 <error@@Base+0x56b8fc>
    2cbc:	stmiapl	fp!, {r0, r1, r3, r9, sp}^
    2cc0:	usada8	r1, sl, r0, r8
    2cc4:	andcs	r4, ip, #18432	; 0x4800
    2cc8:	andshi	r5, sl, fp, ror #17
    2ccc:	blmi	43cac4 <error@@Base+0x42b8e8>
    2cd0:	stmiapl	fp!, {r0, r2, r3, r9, sp}^
    2cd4:			; <UNDEFINED> instruction: 0xe777801a
    2cd8:	andscs	r4, r0, #13312	; 0x3400
    2cdc:	andshi	r5, sl, fp, ror #17
    2ce0:			; <UNDEFINED> instruction: 0xf7ffe772
    2ce4:	blmi	2bd354 <error@@Base+0x2ac178>
    2ce8:	stmiapl	fp!, {r9, sp}^
    2cec:			; <UNDEFINED> instruction: 0xe76b801a
    2cf0:	muleq	r2, r8, r1
    2cf4:	muleq	r0, ip, r1
    2cf8:	muleq	r2, r0, r2
    2cfc:	andeq	r8, r2, r2, lsl #3
    2d00:	andeq	r0, r0, ip, lsl #5
    2d04:			; <UNDEFINED> instruction: 0x000001b4
    2d08:	andeq	sl, r2, r8, lsr r2
    2d0c:	andeq	r8, r2, r0, lsr r1
    2d10:	andeq	r0, r0, r8, asr r1
    2d14:	strdeq	r0, [r0], -ip
    2d18:	andeq	r0, r0, r8, ror #3
    2d1c:	andeq	r0, r0, r0, ror #6
    2d20:	addlt	fp, r5, r0, lsr r5
    2d24:	bge	55df4 <error@@Base+0x44c18>
    2d28:	vpadd.i8	d20, d5, d18
    2d2c:	ldrbtmi	r4, [ip], #-275	; 0xfffffeed
    2d30:	strcs	r2, [r0, #-2]
    2d34:	ldcmi	8, cr5, [r0], #-908	; 0xfffffc74
    2d38:	movwls	r6, #14363	; 0x381b
    2d3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2d40:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d44:	stmdblt	r0!, {r2, r3, r4, r5, r6, sl, lr}
    2d48:			; <UNDEFINED> instruction: 0x3004f8bd
    2d4c:			; <UNDEFINED> instruction: 0x5006f8bd
    2d50:	stmdami	sl!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    2d54:			; <UNDEFINED> instruction: 0xf0064478
    2d58:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2d5c:	andcs	sp, sl, #46	; 0x2e
    2d60:			; <UNDEFINED> instruction: 0xf7ff2100
    2d64:	blmi	9bd18c <error@@Base+0x9abfb0>
    2d68:	andsvs	r5, r8, r3, ror #17
    2d6c:	svclt	0x00dc2800
    2d70:	andsvs	r2, sl, r8, lsl r2
    2d74:	blmi	8ef3b0 <error@@Base+0x8de1d4>
    2d78:	andsvs	r5, sp, r3, ror #17
    2d7c:	blmi	75560c <error@@Base+0x744430>
    2d80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d84:	blls	dcdf4 <error@@Base+0xcbc18>
    2d88:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
    2d8c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    2d90:	stmiapl	r2!, {r0, r1, r3, r4, r9, fp, lr}
    2d94:	stccs	0, cr6, [r0, #-76]	; 0xffffffb4
    2d98:	ldmdami	ip, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    2d9c:			; <UNDEFINED> instruction: 0xf0064478
    2da0:			; <UNDEFINED> instruction: 0xb1b8fe53
    2da4:	andcs	r4, sl, #42991616	; 0x2900000
    2da8:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dac:	stmiapl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    2db0:	stmdacs	r0, {r3, r4, sp, lr}
    2db4:	subscs	fp, r0, #220, 30	; 0x370
    2db8:	bfi	r6, sl, #0, #32
    2dbc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    2dc0:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    2dc4:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    2dc8:	svclt	0x00c82800
    2dcc:	ldclle	0, cr6, [r1], {24}
    2dd0:	bfi	r6, r8, (invalid: 16:11)
    2dd4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    2dd8:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    2ddc:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
    2de0:	svclt	0x00c82800
    2de4:	stclle	0, cr6, [r9], {24}
    2de8:			; <UNDEFINED> instruction: 0xe7e26818
    2dec:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2df0:	andeq	r7, r2, r6, ror #30
    2df4:	muleq	r0, ip, r1
    2df8:	andeq	r7, r2, r0, asr pc
    2dfc:	andeq	r2, r1, ip, lsl #9
    2e00:	andeq	r0, r0, r0, lsl #4
    2e04:	andeq	r0, r0, ip, ror #4
    2e08:	andeq	r7, r2, r4, lsl pc
    2e0c:	andeq	r2, r1, r0, asr r4
    2e10:	andeq	r2, r1, sl, lsr #8
    2e14:	andeq	r2, r1, lr, lsl r4
    2e18:	stmdacc	r1, {r0, r1, r3, r4, r5, r8, fp, lr}
    2e1c:	ldrbtmi	r4, [r9], #-2619	; 0xfffff5c5
    2e20:	strlt	r4, [r0, #-2875]	; 0xfffff4c5
    2e24:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    2e28:	cmncc	r4, #2063597568	; 0x7b000000
    2e2c:	andls	r6, r1, #1179648	; 0x120000
    2e30:	andeq	pc, r0, #79	; 0x4f
    2e34:	stmdacs	r7!, {r8, r9, ip, pc}
    2e38:	ldm	pc, {r0, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2e3c:	stccs	0, cr15, [r6], #-0
    2e40:	ldrtmi	r3, [lr], #-2098	; 0xfffff7ce
    2e44:	ldrbne	r5, [r6], #-74	; 0xffffffb6
    2e48:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e4c:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e50:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e54:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e58:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e5c:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e60:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    2e64:	andcs	r2, r0, r4, lsl r0
    2e68:	blmi	a15718 <error@@Base+0xa0453c>
    2e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e70:	blls	5cee0 <error@@Base+0x4bd04>
    2e74:	qdaddle	r4, sl, r5
    2e78:			; <UNDEFINED> instruction: 0xf85db003
    2e7c:	stmdami	r6!, {r2, r8, r9, fp, ip, sp, lr, pc}
    2e80:	ldrbtmi	r2, [r8], #-779	; 0xfffffcf5
    2e84:	svccc	0x0064f820
    2e88:	stmdami	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2e8c:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2e90:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    2e94:	stmdami	r2!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2e98:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2e9c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    2ea0:	stmdami	r0!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2ea4:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ea8:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    2eac:	ldmdami	lr, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2eb0:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2eb4:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    2eb8:	ldmdami	ip, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2ebc:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ec0:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    2ec4:	ldmdami	sl, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2ec8:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ecc:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2ed0:	ldmdami	r8, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2ed4:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ed8:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    2edc:	ldmdami	r6, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    2ee0:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ee4:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2ee8:	ldmdami	r4, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2eec:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
    2ef0:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    2ef4:			; <UNDEFINED> instruction: 0xd1b72800
    2ef8:	cmncs	pc, #1114112	; 0x110000
    2efc:			; <UNDEFINED> instruction: 0xf8204478
    2f00:	ldr	r3, [r1, r4, ror #30]!
    2f04:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f08:	andeq	r7, r2, r6, ror lr
    2f0c:	muleq	r0, ip, r1
    2f10:	andeq	r9, r2, ip, ror #30
    2f14:	andeq	r7, r2, r8, lsr #28
    2f18:	andeq	r9, r2, r2, lsl pc
    2f1c:	andeq	r2, r1, sl, ror #6
    2f20:	andeq	r2, r1, r2, ror #6
    2f24:	andeq	r2, r1, sl, asr r3
    2f28:	andeq	r2, r1, r2, asr r3
    2f2c:	andeq	r2, r1, sl, asr #6
    2f30:	andeq	r2, r1, r2, asr #6
    2f34:	andeq	r2, r1, sl, lsr r3
    2f38:	andeq	r2, r1, r2, lsr r3
    2f3c:	andeq	r2, r1, sl, lsr #6
    2f40:	muleq	r2, r8, lr
    2f44:			; <UNDEFINED> instruction: 0x2650f8df
    2f48:			; <UNDEFINED> instruction: 0x3650f8df
    2f4c:			; <UNDEFINED> instruction: 0xf8df447a
    2f50:	push	{r4, r6, r9, sl}
    2f54:			; <UNDEFINED> instruction: 0xf6ad43f0
    2f58:	ldmpl	r3, {r2, r4, r8, sl, fp}^
    2f5c:			; <UNDEFINED> instruction: 0xf8df4478
    2f60:	ldmdavs	fp, {r2, r6, r9, sl, ip, lr}
    2f64:	stmdacc	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    2f68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f6c:	stc2l	0, cr15, [ip, #-24]!	; 0xffffffe8
    2f70:	stc2	0, cr15, [sl, #24]!
    2f74:			; <UNDEFINED> instruction: 0x2630f8df
    2f78:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2f7c:			; <UNDEFINED> instruction: 0xf380fab0
    2f80:			; <UNDEFINED> instruction: 0x0628f8df
    2f84:	ldmdbeq	fp, {r3, r4, r5, r6, sl, lr}^
    2f88:			; <UNDEFINED> instruction: 0xf0066013
    2f8c:			; <UNDEFINED> instruction: 0x4601fd5d
    2f90:			; <UNDEFINED> instruction: 0xf0002800
    2f94:			; <UNDEFINED> instruction: 0xf8df82e2
    2f98:	stmdage	r3, {r3, r4, r9, sl, lr}
    2f9c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    2fa0:			; <UNDEFINED> instruction: 0xf7ff60a3
    2fa4:	stmdacs	r1, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    2fa8:			; <UNDEFINED> instruction: 0x0608f8df
    2fac:	svclt	0x001c4478
    2fb0:	adcvs	r2, r3, r1, lsl #6
    2fb4:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    2fb8:			; <UNDEFINED> instruction: 0xf8dfb120
    2fbc:	andcs	r3, r1, #252, 10	; 0x3f000000
    2fc0:	addsvs	r4, sl, fp, ror r4
    2fc4:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2fc8:	ldc2l	0, cr15, [r8], #-56	; 0xffffffc8
    2fcc:	strbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2fd0:			; <UNDEFINED> instruction: 0xf7ff4478
    2fd4:			; <UNDEFINED> instruction: 0xf8dffceb
    2fd8:	stmiapl	fp!, {r3, r5, r6, r7, r8, sl, ip, sp}^
    2fdc:			; <UNDEFINED> instruction: 0xf8df4602
    2fe0:	andsvs	r0, sl, r4, ror #11
    2fe4:			; <UNDEFINED> instruction: 0xf7ff4478
    2fe8:			; <UNDEFINED> instruction: 0xf8dffce1
    2fec:	stmiapl	fp!, {r2, r3, r4, r6, r7, r8, sl, ip, sp}^
    2ff0:			; <UNDEFINED> instruction: 0xf8df4602
    2ff4:			; <UNDEFINED> instruction: 0x601a05d8
    2ff8:			; <UNDEFINED> instruction: 0xf7ff4478
    2ffc:			; <UNDEFINED> instruction: 0xf8dffcd7
    3000:	stmiapl	pc!, {r4, r6, r7, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    3004:			; <UNDEFINED> instruction: 0xf8df4602
    3008:	eorsvs	r0, sl, ip, asr #11
    300c:			; <UNDEFINED> instruction: 0xf7ff4478
    3010:			; <UNDEFINED> instruction: 0xf8dffccd
    3014:	stmiapl	lr!, {r2, r6, r7, r8, sl, ip, sp}^
    3018:			; <UNDEFINED> instruction: 0xf8df4602
    301c:	eorsvs	r0, r2, r0, asr #11
    3020:			; <UNDEFINED> instruction: 0xf7ff4478
    3024:			; <UNDEFINED> instruction: 0xf8dffcc3
    3028:	stmiapl	fp!, {r3, r4, r5, r7, r8, sl, ip, sp}^
    302c:			; <UNDEFINED> instruction: 0xf8df4602
    3030:			; <UNDEFINED> instruction: 0x601a05b4
    3034:			; <UNDEFINED> instruction: 0xf7ff4478
    3038:			; <UNDEFINED> instruction: 0xf8dffc6f
    303c:	stmiapl	sl!, {r2, r3, r5, r7, r8, sl, ip, sp}^
    3040:	andsvs	r2, r0, r0, lsl #16
    3044:	mvnshi	pc, r0, asr #5
    3048:	strcc	pc, [r0, #2271]!	; 0x8df
    304c:	strcs	pc, [r0, #2271]!	; 0x8df
    3050:			; <UNDEFINED> instruction: 0xf8df58e9
    3054:	andvs	r3, r8, r0, lsr #11
    3058:			; <UNDEFINED> instruction: 0xf8df58a9
    305c:	mulvs	r8, ip, r5
    3060:			; <UNDEFINED> instruction: 0xf8df58e9
    3064:	mulvs	r8, r8, r5
    3068:			; <UNDEFINED> instruction: 0xf8df58a9
    306c:	mulvs	r8, r4, r5
    3070:			; <UNDEFINED> instruction: 0xf8df58e9
    3074:	mulvs	r8, r0, r5
    3078:	andsvs	r5, r0, sl, lsr #17
    307c:	andsvs	r5, r8, fp, ror #17
    3080:			; <UNDEFINED> instruction: 0xf8dfd004
    3084:	andcs	r3, r0, #132, 10	; 0x21000000
    3088:	andsvs	r5, sl, fp, ror #17
    308c:			; <UNDEFINED> instruction: 0xf8dfac02
    3090:			; <UNDEFINED> instruction: 0xf8df357c
    3094:	ldrbtmi	r0, [fp], #-1404	; 0xfffffa84
    3098:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    309c:	eorvs	r3, r3, ip, lsl #7
    30a0:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    30a4:			; <UNDEFINED> instruction: 0xf8dfb120
    30a8:	stmdavc	r2, {r2, r3, r5, r6, r8, sl, ip, sp}
    30ac:	andsvc	r5, sl, fp, ror #17
    30b0:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    30b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    30b8:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    30bc:			; <UNDEFINED> instruction: 0xf0002800
    30c0:			; <UNDEFINED> instruction: 0xf8df823e
    30c4:	ldrbtmi	r3, [fp], #-1368	; 0xfffffaa8
    30c8:	streq	pc, [ip], #2243	; 0x8c3
    30cc:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    30d0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    30d4:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
    30d8:			; <UNDEFINED> instruction: 0xf0002800
    30dc:			; <UNDEFINED> instruction: 0xf8df8253
    30e0:	ldrbtmi	r3, [fp], #-1348	; 0xfffffabc
    30e4:	ldreq	pc, [r0], #2243	; 0x8c3
    30e8:	ldreq	pc, [ip, #-2271]!	; 0xfffff721
    30ec:			; <UNDEFINED> instruction: 0xf8df4621
    30f0:	ldrbtmi	r8, [r8], #-1340	; 0xfffffac4
    30f4:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
    30f8:			; <UNDEFINED> instruction: 0x462144f8
    30fc:			; <UNDEFINED> instruction: 0xf8df4603
    3100:			; <UNDEFINED> instruction: 0xf8c80530
    3104:	ldrbtmi	r3, [r8], #-1172	; 0xfffffb6c
    3108:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    310c:			; <UNDEFINED> instruction: 0xf0002800
    3110:			; <UNDEFINED> instruction: 0xf8c88234
    3114:			; <UNDEFINED> instruction: 0xf8df0018
    3118:			; <UNDEFINED> instruction: 0x4621051c
    311c:			; <UNDEFINED> instruction: 0xf7ff4478
    3120:	stmdacs	r0, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    3124:	eorhi	pc, r3, #0
    3128:	strcc	pc, [ip, #-2271]	; 0xfffff721
    312c:	bicsvs	r4, r8, fp, ror r4
    3130:	streq	pc, [r8, #-2271]	; 0xfffff721
    3134:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3138:	stc2	7, cr15, [r8], {255}	; 0xff
    313c:			; <UNDEFINED> instruction: 0xf0002800
    3140:			; <UNDEFINED> instruction: 0xf8df820f
    3144:	ldrbtmi	r3, [fp], #-1276	; 0xfffffb04
    3148:	ldreq	pc, [r8], #2243	; 0x8c3
    314c:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3150:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3154:	blx	ffec115a <error@@Base+0xffeaff7e>
    3158:			; <UNDEFINED> instruction: 0xf0002800
    315c:			; <UNDEFINED> instruction: 0xf8df81f7
    3160:	ldrbtmi	r3, [fp], #-1256	; 0xfffffb18
    3164:	ldreq	pc, [ip], #2243	; 0x8c3
    3168:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    316c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3170:	blx	ffb41176 <error@@Base+0xffb2ff9a>
    3174:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3178:	cmpvs	r8, fp, ror r4
    317c:			; <UNDEFINED> instruction: 0xf0002800
    3180:	stmdavc	r3, {r4, r5, r8, pc}
    3184:			; <UNDEFINED> instruction: 0xf0002b00
    3188:			; <UNDEFINED> instruction: 0xf8df812c
    318c:	strtmi	r0, [r1], -r8, asr #9
    3190:			; <UNDEFINED> instruction: 0xf7ff4478
    3194:			; <UNDEFINED> instruction: 0xf8dffbdb
    3198:	ldmdavs	r3!, {r6, r7, sl, sp}
    319c:	tstvs	r0, sl, ror r4
    31a0:	stmdacs	r0, {r0, r1, r4, r5, r8, ip, sp, pc}
    31a4:	teqhi	r8, r0	; <UNPREDICTABLE>
    31a8:	blcs	211bc <error@@Base+0xffe0>
    31ac:	teqhi	r4, r0	; <UNPREDICTABLE>
    31b0:	strteq	pc, [r8], #2271	; 0x8df
    31b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    31b8:	blx	ff2411be <error@@Base+0xff22ffe2>
    31bc:	strtcc	pc, [r0], #2271	; 0x8df
    31c0:			; <UNDEFINED> instruction: 0xf8c3447b
    31c4:	stmdacs	r0, {r5, r7, sl}
    31c8:	tsthi	r3, r0	; <UNPREDICTABLE>
    31cc:	blcs	211e0 <error@@Base+0x10004>
    31d0:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    31d4:	streq	pc, [ip], #2271	; 0x8df
    31d8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    31dc:	blx	fedc11e2 <error@@Base+0xfedb0006>
    31e0:	strcc	pc, [r4], #2271	; 0x8df
    31e4:			; <UNDEFINED> instruction: 0xf8c3447b
    31e8:	tstlt	r8, r4, lsr #9
    31ec:	blcs	21200 <error@@Base+0x10024>
    31f0:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    31f4:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    31f8:			; <UNDEFINED> instruction: 0xf8df2000
    31fc:			; <UNDEFINED> instruction: 0xf8df3474
    3200:	ldrbtmi	r1, [sl], #-1140	; 0xfffffb8c
    3204:			; <UNDEFINED> instruction: 0xf8c24479
    3208:	stmiapl	fp!, {r2, r5, r7, sl, ip}^
    320c:			; <UNDEFINED> instruction: 0xf8df6018
    3210:	strtmi	r0, [r1], -r8, ror #8
    3214:	strbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3218:			; <UNDEFINED> instruction: 0xf7ff4478
    321c:	ldrbtmi	pc, [lr], #-2967	; 0xfffff469	; <UNPREDICTABLE>
    3220:	strteq	pc, [r8], #2246	; 0x8c6
    3224:			; <UNDEFINED> instruction: 0xf0002800
    3228:			; <UNDEFINED> instruction: 0xf8df816e
    322c:	vqshl.s8	q0, q2, q3
    3230:	strtmi	r4, [r2], -ip, lsr #3
    3234:			; <UNDEFINED> instruction: 0xf7ff4478
    3238:			; <UNDEFINED> instruction: 0xf8d6fb9d
    323c:			; <UNDEFINED> instruction: 0xf8d694a8
    3240:			; <UNDEFINED> instruction: 0xf8df84ac
    3244:	strtmi	r0, [r1], -r0, asr #8
    3248:			; <UNDEFINED> instruction: 0xf7ff4478
    324c:			; <UNDEFINED> instruction: 0xf8dffb7f
    3250:	ldrbtmi	r1, [r9], #-1080	; 0xfffffbc8
    3254:	ldrteq	pc, [r0], #2241	; 0x8c1	; <UNPREDICTABLE>
    3258:			; <UNDEFINED> instruction: 0xf0002800
    325c:			; <UNDEFINED> instruction: 0xf8df814f
    3260:	vshl.s8	d0, d28, d1
    3264:			; <UNDEFINED> instruction: 0x462241b4
    3268:			; <UNDEFINED> instruction: 0xf7ff4478
    326c:			; <UNDEFINED> instruction: 0xf8dffb83
    3270:	strtmi	r6, [r1], -r0, lsr #8
    3274:	ldreq	pc, [ip], #-2271	; 0xfffff721
    3278:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    327c:	strtls	pc, [r8], #2262	; 0x8d6
    3280:	strthi	pc, [ip], #2262	; 0x8d6
    3284:	blx	18c128a <error@@Base+0x18b00ae>
    3288:	ldrteq	pc, [r8], #2246	; 0x8c6	; <UNPREDICTABLE>
    328c:			; <UNDEFINED> instruction: 0xf0002800
    3290:			; <UNDEFINED> instruction: 0xf8df8130
    3294:	vshl.s8	d0, d4, d6
    3298:			; <UNDEFINED> instruction: 0x462241bc
    329c:			; <UNDEFINED> instruction: 0xf7ff4478
    32a0:	vcvtmi.s16.f64	d31, d31, #-3
    32a4:	ldmmi	lr!, {r0, r5, r9, sl, lr}^
    32a8:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    32ac:	strtls	pc, [r8], #2262	; 0x8d6
    32b0:	strthi	pc, [ip], #2262	; 0x8d6
    32b4:	blx	12c12ba <error@@Base+0x12b00de>
    32b8:	strbeq	pc, [r0], #2246	; 0x8c6	; <UNPREDICTABLE>
    32bc:			; <UNDEFINED> instruction: 0xf0002800
    32c0:	ldmmi	r8!, {r0, r1, r4, r8, pc}^
    32c4:	bicmi	pc, r4, r6, lsl #4
    32c8:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    32cc:	blx	14c12d2 <error@@Base+0x14b00f6>
    32d0:			; <UNDEFINED> instruction: 0x462148f5
    32d4:			; <UNDEFINED> instruction: 0xf7ff4478
    32d8:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    32dc:	tsthi	ip, r0	; <UNPREDICTABLE>
    32e0:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    32e4:	strbeq	pc, [r8], #2243	; 0x8c3	; <UNPREDICTABLE>
    32e8:	ldrbtmi	r4, [r8], #-2289	; 0xfffff70f
    32ec:	blx	17c12f2 <error@@Base+0x17b0116>
    32f0:			; <UNDEFINED> instruction: 0xf0002800
    32f4:	blmi	ffbe369c <error@@Base+0xffbd24c0>
    32f8:	ldrbtmi	r4, [fp], #-2799	; 0xfffff511
    32fc:			; <UNDEFINED> instruction: 0xf8c3447a
    3300:	stmiami	lr!, {r2, r3, r6, r7, sl, sp}^
    3304:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3308:	blx	84130e <error@@Base+0x830132>
    330c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3310:	tsthi	r2, r0	; <UNPREDICTABLE>
    3314:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    3318:	strteq	pc, [r4], #2259	; 0x8d3
    331c:	blcs	21330 <error@@Base+0x10154>
    3320:	adcshi	pc, sp, r0, asr #32
    3324:	ldrbtmi	r4, [r9], #-2535	; 0xfffff619
    3328:	ldrtmi	r4, [r0], -r7, ror #21
    332c:			; <UNDEFINED> instruction: 0xf7ff447a
    3330:	blmi	ff9c2094 <error@@Base+0xff9b0eb8>
    3334:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    3338:	stmiami	r5!, {r1, r9, sl, lr}^
    333c:	ldrbcs	pc, [r0], #2243	; 0x8c3	; <UNPREDICTABLE>
    3340:			; <UNDEFINED> instruction: 0xf7ff4478
    3344:	strmi	pc, [r6], -r3, lsl #22
    3348:			; <UNDEFINED> instruction: 0xf0002800
    334c:	blmi	ff86371c <error@@Base+0xff852540>
    3350:			; <UNDEFINED> instruction: 0xf8d3447b
    3354:	stmdavc	r3, {r2, r5, r7, sl}
    3358:			; <UNDEFINED> instruction: 0xf0402b00
    335c:	ldmibmi	lr, {r0, r3, r7, pc}^
    3360:	blmi	ff79454c <error@@Base+0xff783370>
    3364:			; <UNDEFINED> instruction: 0xf8df4630
    3368:	ldrbtmi	r8, [fp], #-888	; 0xfffffc88
    336c:			; <UNDEFINED> instruction: 0x461a44f8
    3370:			; <UNDEFINED> instruction: 0xf7ff461e
    3374:			; <UNDEFINED> instruction: 0x4621fb35
    3378:	ldmmi	sl, {r0, r1, r9, sl, lr}^
    337c:	ldrbcc	pc, [r4], #2248	; 0x8c8	; <UNPREDICTABLE>
    3380:			; <UNDEFINED> instruction: 0xf7ff4478
    3384:	strtmi	pc, [r1], -r3, ror #21
    3388:	ldmmi	r7, {r0, r1, r9, sl, lr}^
    338c:	svclt	0x00082b00
    3390:			; <UNDEFINED> instruction: 0xf8c84633
    3394:	ldrbtmi	r3, [r8], #-1240	; 0xfffffb28
    3398:	blx	ff64139c <error@@Base+0xff6301c0>
    339c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    33a0:	sbchi	pc, r4, r0
    33a4:			; <UNDEFINED> instruction: 0x462148d1
    33a8:			; <UNDEFINED> instruction: 0xf7ff4478
    33ac:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    33b0:	adcshi	pc, r9, r0
    33b4:	blcs	1d4a8 <error@@Base+0xc2cc>
    33b8:	blmi	ff3774f8 <error@@Base+0xff36631c>
    33bc:			; <UNDEFINED> instruction: 0xf8c3447b
    33c0:	ldmdavc	r3!, {r2, r3, r4, r6, r7, sl, sp, lr}
    33c4:	bmi	ff2efb98 <error@@Base+0xff2de9bc>
    33c8:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
    33cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33d0:	stmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33d4:			; <UNDEFINED> instruction: 0xf040405a
    33d8:			; <UNDEFINED> instruction: 0xf60d80dc
    33dc:	pop	{r2, r4, r8, sl, fp}
    33e0:	blmi	ff1643a8 <error@@Base+0xff1531cc>
    33e4:	bmi	ff14b7f0 <error@@Base+0xff13a614>
    33e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33ec:	ldrsbvs	r6, [sl, #-9]
    33f0:	blmi	ff0fcf24 <error@@Base+0xff0ebd48>
    33f4:	bmi	ff0cb800 <error@@Base+0xff0ba624>
    33f8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33fc:			; <UNDEFINED> instruction: 0xf8c360d9
    3400:	strbt	r2, [r7], r0, lsr #9
    3404:	andcs	r4, r1, #192, 22	; 0x30000
    3408:	andsvs	r5, sl, fp, ror #17
    340c:	blmi	fe63d380 <error@@Base+0xfe62c1a4>
    3410:	stmiapl	fp!, {r0, r9, sp}^
    3414:	usat	r6, #26, sl
    3418:			; <UNDEFINED> instruction: 0x21014bbc
    341c:	ldrbtmi	r4, [fp], #-2748	; 0xfffff544
    3420:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3424:	strb	r1, [r3], r3, lsl #4
    3428:	movwcs	r4, #2160	; 0x870
    342c:	andsvs	r4, r3, r0, ror r9
    3430:	bmi	1c194d8 <error@@Base+0x1c082fc>
    3434:	stmdapl	r8!, {r0, r1, sp, lr}^
    3438:	andvs	r4, r3, pc, ror #18
    343c:	bmi	1bd96e4 <error@@Base+0x1bc8508>
    3440:	stmdapl	r8!, {r0, r1, sp, lr}^
    3444:	andvs	r4, r3, lr, ror #18
    3448:	bmi	1b996f0 <error@@Base+0x1b88514>
    344c:	stmdapl	r9!, {r0, r1, sp, lr}^
    3450:	stmiapl	sl!, {r0, r1, r3, sp, lr}
    3454:			; <UNDEFINED> instruction: 0xe6196013
    3458:	strmi	r4, [r1], -lr, lsr #21
    345c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    3460:	blx	fefc1464 <error@@Base+0xfefb0288>
    3464:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
    3468:			; <UNDEFINED> instruction: 0xf8c34606
    346c:	sbfx	r0, ip, #9, #9
    3470:	smlatbcs	r0, sl, fp, r4
    3474:	ldrdhi	pc, [r0], -r4
    3478:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    347c:			; <UNDEFINED> instruction: 0xf7fe3a01
    3480:			; <UNDEFINED> instruction: 0x4601edba
    3484:			; <UNDEFINED> instruction: 0xf7fe4640
    3488:	stmdavs	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    348c:	tstls	r1, r8, lsl #12
    3490:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3494:	andcc	r9, r1, r1, lsl #18
    3498:	eorvs	r4, r0, r8, lsl #8
    349c:	andcs	lr, r0, #25427968	; 0x1840000
    34a0:	ldrdhi	pc, [r0], -r4
    34a4:			; <UNDEFINED> instruction: 0xf7fe4611
    34a8:	strmi	lr, [r1], -r6, lsr #27
    34ac:			; <UNDEFINED> instruction: 0xf7fe4640
    34b0:	stmdavs	r1!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    34b4:	tstls	r1, r8, lsl #12
    34b8:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    34bc:	andcc	r9, r1, r1, lsl #18
    34c0:	eorvs	r4, r0, r8, lsl #8
    34c4:	ldmmi	r6, {r4, r5, r8, r9, sl, sp, lr, pc}
    34c8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    34cc:	blx	fc14d0 <error@@Base+0xfb02f4>
    34d0:	ldrbtmi	r4, [fp], #-2964	; 0xfffff46c
    34d4:	strbeq	pc, [ip], #2243	; 0x8c3	; <UNPREDICTABLE>
    34d8:			; <UNDEFINED> instruction: 0xf43f2800
    34dc:	stmdavc	r3, {r2, r3, r8, r9, sl, fp, sp, pc}
    34e0:			; <UNDEFINED> instruction: 0xf43f2b00
    34e4:	str	sl, [ip, -r8, lsl #30]
    34e8:	strbls	pc, [r0], #2246	; 0x8c6	; <UNPREDICTABLE>
    34ec:	strbhi	pc, [r4], #2246	; 0x8c6	; <UNPREDICTABLE>
    34f0:			; <UNDEFINED> instruction: 0xf8c6e6ee
    34f4:			; <UNDEFINED> instruction: 0xf8c694b8
    34f8:			; <UNDEFINED> instruction: 0xe6d284bc
    34fc:	ldrtls	pc, [r0], #2241	; 0x8c1	; <UNPREDICTABLE>
    3500:	ldrthi	pc, [r4], #2241	; 0x8c1	; <UNPREDICTABLE>
    3504:	blmi	fe23cfd8 <error@@Base+0xfe22bdfc>
    3508:			; <UNDEFINED> instruction: 0xf8c6447b
    350c:			; <UNDEFINED> instruction: 0xf8c634a8
    3510:	ldrmi	r3, [r8], ip, lsr #9
    3514:			; <UNDEFINED> instruction: 0xe6944699
    3518:	bmi	fe156330 <error@@Base+0xfe145154>
    351c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3520:	strbcs	pc, [r8], #2243	; 0x8c3	; <UNPREDICTABLE>
    3524:	stmmi	r3, {r5, r6, r7, r9, sl, sp, lr, pc}
    3528:	smlsldx	r4, r3, r8, r4
    352c:	ldrbtmi	r4, [lr], #-3714	; 0xfffff17e
    3530:	mcrmi	7, 4, lr, cr2, cr8, {1}
    3534:	smlsdx	sl, lr, r4, r4
    3538:	ldrbtmi	r4, [lr], #-3713	; 0xfffff17f
    353c:	blmi	fe07d0ec <error@@Base+0xfe06bf10>
    3540:	ldrbtmi	r4, [fp], #-2689	; 0xfffff57f
    3544:			; <UNDEFINED> instruction: 0xf8c3447a
    3548:	ldr	r2, [pc, #1164]!	; 39dc <pclose@plt+0x16f8>
    354c:	bmi	fe016350 <error@@Base+0xfe005174>
    3550:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3554:	ldrcs	pc, [ip], #2243	; 0x8c3
    3558:	ldmdbmi	lr!, {r1, r2, r9, sl, sp, lr, pc}^
    355c:	ldr	r4, [sl, #-1145]	; 0xfffffb87
    3560:	bmi	1f9635c <error@@Base+0x1f85180>
    3564:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3568:	ldrcs	pc, [r8], #2243	; 0x8c3
    356c:	blmi	1f3cd2c <error@@Base+0x1f2bb50>
    3570:	ldrbtmi	r4, [fp], #-2684	; 0xfffff584
    3574:	bicsvs	r4, sl, sl, ror r4
    3578:	blmi	1efcce8 <error@@Base+0x1eebb0c>
    357c:			; <UNDEFINED> instruction: 0xf8c8447b
    3580:	strb	r3, [r8, #24]
    3584:	bmi	1e96370 <error@@Base+0x1e85194>
    3588:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    358c:	ldrcs	pc, [r0], #2243	; 0x8c3
    3590:			; <UNDEFINED> instruction: 0xf7fee5aa
    3594:	svclt	0x0000ed42
    3598:	andeq	r7, r2, r8, asr #26
    359c:	muleq	r0, ip, r1
    35a0:	andeq	r2, r1, r8, asr #5
    35a4:	andeq	r7, r2, ip, lsl sp
    35a8:	andeq	r8, r2, r2, lsr #1
    35ac:			; <UNDEFINED> instruction: 0x000122b4
    35b0:	strdeq	r9, [r2], -r6
    35b4:	muleq	r1, r4, r2
    35b8:	ldrdeq	r9, [r2], -r4
    35bc:	andeq	r2, r1, r4, ror r2
    35c0:	andeq	r0, r0, r8, lsr #5
    35c4:	andeq	r2, r1, r4, ror #4
    35c8:	andeq	r0, r0, ip, ror #2
    35cc:	andeq	r2, r1, r4, asr r2
    35d0:	andeq	r0, r0, ip, ror r1
    35d4:	andeq	r2, r1, r4, asr #4
    35d8:	muleq	r0, r0, r2
    35dc:	andeq	r2, r1, r8, lsl fp
    35e0:	andeq	r0, r0, r0, lsr r3
    35e4:	andeq	r2, r1, r0, lsr #4
    35e8:			; <UNDEFINED> instruction: 0x000001b8
    35ec:	andeq	r0, r0, r4, ror r2
    35f0:	andeq	r0, r0, r8, lsl #4
    35f4:	andeq	r0, r0, r4, lsr r3
    35f8:	andeq	r0, r0, r8, lsl #6
    35fc:	andeq	r0, r0, ip, asr #6
    3600:	andeq	r0, r0, r4, asr r2
    3604:	andeq	r0, r0, r0, lsl #6
    3608:	andeq	r0, r0, r8, lsr r3
    360c:	strdeq	r9, [r2], -lr
    3610:			; <UNDEFINED> instruction: 0x000121be
    3614:	andeq	r0, r0, r4, lsl #5
    3618:	andeq	r7, r1, r6, lsl r1
    361c:	andeq	r9, r2, lr, asr #25
    3620:	andeq	r2, r1, sl, lsl #3
    3624:			; <UNDEFINED> instruction: 0x00029cb2
    3628:	andeq	r2, r1, lr, ror #2
    362c:	muleq	r2, ip, ip
    3630:	andeq	r2, r1, lr, asr r1
    3634:	andeq	r2, r1, r8, ror #2
    3638:	andeq	r9, r2, r8, ror #24
    363c:	andeq	r2, r1, lr, ror #2
    3640:	andeq	r9, r2, lr, asr #24
    3644:	andeq	r2, r1, r6, asr r1
    3648:	andeq	r9, r2, r2, lsr ip
    364c:	andeq	r2, r1, lr, lsr r1
    3650:	andeq	r9, r2, ip, lsl ip
    3654:	andeq	r2, r1, r0, lsr #2
    3658:	strdeq	r9, [r2], -r8
    365c:	strdeq	r2, [r1], -lr
    3660:	ldrdeq	r9, [r2], -r4
    3664:	andeq	r2, r1, r2, ror #1
    3668:			; <UNDEFINED> instruction: 0x00029bb0
    366c:	muleq	r2, r2, fp
    3670:	andeq	r0, r0, r4, ror #5
    3674:	strdeq	r6, [r1], -r0
    3678:	andeq	r2, r1, r8, lsr #1
    367c:	andeq	r9, r2, r6, ror fp
    3680:	andeq	r6, r1, ip, lsr #32
    3684:	andeq	r2, r1, ip, ror r0
    3688:	andeq	r9, r2, r2, asr #22
    368c:	andeq	r2, r1, r0, rrx
    3690:	andeq	r9, r2, ip, lsl fp
    3694:	andeq	r2, r1, r2, asr r0
    3698:	andeq	r1, r1, r0, asr #30
    369c:	andeq	r9, r2, ip, ror #21
    36a0:	andeq	r2, r1, r6, lsr #32
    36a4:	andeq	r1, r1, r2, lsl pc
    36a8:	andeq	r2, r1, r0
    36ac:			; <UNDEFINED> instruction: 0x00029ab2
    36b0:	andeq	r1, r1, lr, ror #31
    36b4:	muleq	r2, sl, sl
    36b8:	andeq	r1, r1, r0, ror #31
    36bc:	ldrdeq	r1, [r1], -lr
    36c0:	andeq	r9, r2, lr, ror sl
    36c4:	andeq	r6, r1, lr, asr #1
    36c8:			; <UNDEFINED> instruction: 0x00011fbc
    36cc:	andeq	r9, r2, lr, asr sl
    36d0:	andeq	r2, r1, r8, asr #13
    36d4:	andeq	r9, r2, r4, asr #20
    36d8:	muleq	r1, r4, r0
    36dc:	andeq	r1, r1, r2, lsl #31
    36e0:	andeq	r9, r2, r8, lsr #20
    36e4:	andeq	r1, r1, r0, ror pc
    36e8:	andeq	r1, r1, lr, asr pc
    36ec:	andeq	r1, r1, r0, asr pc
    36f0:	ldrdeq	r9, [r2], -r8
    36f4:	andeq	r7, r2, sl, asr #17
    36f8:	andeq	r9, r2, ip, lsr #19
    36fc:	andeq	r6, r1, sl
    3700:	muleq	r2, ip, r9
    3704:			; <UNDEFINED> instruction: 0x00011ebe
    3708:	muleq	r0, r8, r2
    370c:	andeq	r9, r2, r6, ror r9
    3710:	ldrdeq	r5, [r1], -r4
    3714:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    3718:	andeq	r9, r2, lr, lsr #18
    371c:	andeq	r0, r0, r0, lsl #4
    3720:	andeq	r1, r1, r6, lsl lr
    3724:	andeq	r9, r2, r2, asr #17
    3728:	andeq	r5, r1, ip, ror #29
    372c:	andeq	r9, r2, r8, ror r8
    3730:	ldrdeq	r5, [r1], -r6
    3734:	andeq	r5, r1, ip, asr #29
    3738:	andeq	r5, r1, r6, asr #29
    373c:	andeq	r5, r1, r0, asr #29
    3740:			; <UNDEFINED> instruction: 0x00015eba
    3744:	andeq	r9, r2, r2, asr r8
    3748:			; <UNDEFINED> instruction: 0x00015eb0
    374c:	andeq	r9, r2, r4, asr #16
    3750:	andeq	r5, r1, r2, lsr #29
    3754:	andeq	r1, r1, r0, asr #25
    3758:	andeq	r9, r2, r0, lsr r8
    375c:	andeq	r5, r1, lr, lsl #29
    3760:	andeq	r9, r2, r2, lsr #16
    3764:	andeq	r1, r1, ip, lsl sp
    3768:	strdeq	r1, [r1], -r4
    376c:	andeq	r9, r2, ip, lsl #16
    3770:	andeq	r5, r1, sl, ror #28
    3774:	bmi	15638c <error@@Base+0x1451b0>
    3778:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    377c:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    3780:			; <UNDEFINED> instruction: 0xf7ff4770
    3784:	svclt	0x0000b98f
    3788:	andeq	r7, r2, ip, lsl r5
    378c:	muleq	r0, r8, r1
    3790:	bmi	1563a8 <error@@Base+0x1451cc>
    3794:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3798:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    379c:			; <UNDEFINED> instruction: 0xf7ff4770
    37a0:	svclt	0x0000b995
    37a4:	andeq	r7, r2, r0, lsl #10
    37a8:	muleq	r0, r8, r1
    37ac:	cfstr32mi	mvfx11, [fp], #-224	; 0xffffff20
    37b0:	ldrbtmi	r4, [ip], #-2859	; 0xfffff4d5
    37b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    37b8:	blmi	aaff0c <error@@Base+0xa9ed30>
    37bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    37c0:	blmi	a6fe94 <error@@Base+0xa5ecb8>
    37c4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    37c8:	blmi	a3049c <error@@Base+0xa1f2c0>
    37cc:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    37d0:	vstrle	d2, [r7, #-4]
    37d4:	andcs	r2, sl, r1, lsl #8
    37d8:			; <UNDEFINED> instruction: 0xf00d3401
    37dc:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    37e0:	lfmle	f4, 2, [r8], #652	; 0x28c
    37e4:	andcs	r4, r1, #34816	; 0x8800
    37e8:			; <UNDEFINED> instruction: 0xf8c3447b
    37ec:	cfldrslt	mvf2, [r8, #-896]!	; 0xfffffc80
    37f0:	stmiapl	r3!, {r5, r8, r9, fp, lr}^
    37f4:			; <UNDEFINED> instruction: 0xb32b681b
    37f8:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    37fc:			; <UNDEFINED> instruction: 0xb1ab681b
    3800:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    3804:	blcs	1d878 <error@@Base+0xc69c>
    3808:			; <UNDEFINED> instruction: 0xf7ffd0db
    380c:	blmi	5c1d40 <error@@Base+0x5b0b64>
    3810:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3814:	bicsle	r2, r8, r0, lsl #22
    3818:	tstcs	r1, r9, lsl fp
    381c:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
    3820:			; <UNDEFINED> instruction: 0xf8d358a2
    3824:			; <UNDEFINED> instruction: 0xf7fe04d8
    3828:	ldrb	lr, [fp, ip, lsl #23]
    382c:	blmi	595c70 <error@@Base+0x584a94>
    3830:	stmdapl	r1!, {r2, r4, r9, fp, lr}^
    3834:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3838:	streq	pc, [ip], #2259	; 0x8d3
    383c:			; <UNDEFINED> instruction: 0xf7fe6809
    3840:	ldrb	lr, [sp, r0, lsl #23]
    3844:	blmi	455c70 <error@@Base+0x444a94>
    3848:	stmdapl	r1!, {r1, r2, r3, r9, fp, lr}^
    384c:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3850:	ldreq	pc, [r8], #2259	; 0x8d3
    3854:			; <UNDEFINED> instruction: 0xf7fe6809
    3858:			; <UNDEFINED> instruction: 0xe7cdeb74
    385c:	andeq	r7, r2, r2, ror #9
    3860:	andeq	r0, r0, r0, ror #3
    3864:	muleq	r0, r4, r2
    3868:	ldrdeq	r0, [r0], -r8
    386c:	andeq	r0, r0, r0, lsl #4
    3870:	andeq	r9, r2, ip, lsr #11
    3874:	andeq	r0, r0, r4, asr #5
    3878:	andeq	r0, r0, ip, ror #3
    387c:	muleq	r0, r8, r1
    3880:	andeq	r9, r2, r6, ror r5
    3884:	andeq	r0, r0, r0, lsl r3
    3888:	andeq	r9, r2, r0, ror #10
    388c:	andeq	r9, r2, r8, asr #10
    3890:	ldrlt	r4, [r0, #-2848]	; 0xfffff4e0
    3894:	cfstrsmi	mvf4, [r0], #-492	; 0xfffffe14
    3898:	strbtcc	pc, [r0], #2259	; 0x8d3	; <UNPREDICTABLE>
    389c:			; <UNDEFINED> instruction: 0xb1b3447c
    38a0:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    38a4:	ldmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    38a8:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    38ac:	tstlt	fp, fp, lsl r8
    38b0:			; <UNDEFINED> instruction: 0xf90cf7ff
    38b4:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    38b8:	cmnlt	fp, fp, lsl r8
    38bc:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    38c0:	bicslt	r6, fp, fp, lsl r8
    38c4:	andcs	r4, r0, #25600	; 0x6400
    38c8:			; <UNDEFINED> instruction: 0xf8c3447b
    38cc:	cfldrslt	mvf2, [r0, #-896]	; 0xfffffc80
    38d0:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    38d4:	blcs	1d948 <error@@Base+0xc76c>
    38d8:			; <UNDEFINED> instruction: 0xe7e5d1f4
    38dc:	blmi	595d38 <error@@Base+0x584b5c>
    38e0:	stmdapl	r1!, {r1, r2, r4, r9, fp, lr}^
    38e4:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    38e8:	ldreq	pc, [r0], #2259	; 0x8d3
    38ec:			; <UNDEFINED> instruction: 0xf7fe6809
    38f0:	blmi	37e598 <error@@Base+0x36d3bc>
    38f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    38f8:	mvnle	r2, r0, lsl #22
    38fc:	blmi	415d38 <error@@Base+0x404b5c>
    3900:	stmdapl	r1!, {r1, r2, r3, r9, fp, lr}^
    3904:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3908:	ldreq	pc, [ip], #2259	; 0x8d3
    390c:			; <UNDEFINED> instruction: 0xf7fe6809
    3910:	bfi	lr, r8, #22, #2
    3914:	andeq	r9, r2, r0, lsl #10
    3918:	strdeq	r7, [r2], -r8
    391c:	andeq	r0, r0, r0, ror #3
    3920:	muleq	r0, r8, r1
    3924:	andeq	r0, r0, ip, ror #3
    3928:	andeq	r0, r0, r4, asr #5
    392c:	andeq	r9, r2, ip, asr #9
    3930:	muleq	r0, r4, r2
    3934:	andeq	r0, r0, r0, lsl #4
    3938:			; <UNDEFINED> instruction: 0x000294b0
    393c:	andeq	r0, r0, r0, lsl r3
    3940:	muleq	r2, r0, r4
    3944:	tstcs	r1, r5, lsl #22
    3948:	bmi	195964 <error@@Base+0x184788>
    394c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3950:			; <UNDEFINED> instruction: 0xf8d0589a
    3954:			; <UNDEFINED> instruction: 0xf7fe04d0
    3958:	svclt	0x0000baf1
    395c:	andeq	r7, r2, r8, asr #6
    3960:	andeq	r9, r2, r6, asr #8
    3964:	andeq	r0, r0, r0, lsl r3
    3968:	stmdbmi	r7, {r1, r2, fp, lr}
    396c:	blmi	1d4b54 <error@@Base+0x1c3978>
    3970:	stmdapl	r1, {r0, r1, r2, r9, fp, lr}^
    3974:	stmpl	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    3978:			; <UNDEFINED> instruction: 0xf8d36809
    397c:			; <UNDEFINED> instruction: 0xf7fe04dc
    3980:	svclt	0x0000badd
    3984:	andeq	r7, r2, r8, lsr #6
    3988:	andeq	r0, r0, r0, lsl #4
    398c:	andeq	r9, r2, r0, lsr #8
    3990:	andeq	r0, r0, r0, lsl r3
    3994:	blmi	2561bc <error@@Base+0x244fe0>
    3998:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    399c:	strbtne	pc, [r0], #2258	; 0x8d2	; <UNPREDICTABLE>
    39a0:	ldrbmi	fp, [r0, -r1, lsl #18]!
    39a4:	tstcs	r1, r0, lsl r4
    39a8:			; <UNDEFINED> instruction: 0xf8d24c05
    39ac:	ldmdbpl	sl, {r2, r4, r6, r7, sl}
    39b0:	blmi	141b2c <error@@Base+0x130950>
    39b4:	blt	ff0c19b4 <error@@Base+0xff0b07d8>
    39b8:	strdeq	r9, [r2], -ip
    39bc:	strdeq	r7, [r2], -sl
    39c0:	andeq	r0, r0, r0, lsl r3
    39c4:	tstcs	r1, r5, lsl #22
    39c8:	bmi	1959e4 <error@@Base+0x184808>
    39cc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    39d0:			; <UNDEFINED> instruction: 0xf8d0589a
    39d4:			; <UNDEFINED> instruction: 0xf7fe04d8
    39d8:	svclt	0x0000bab1
    39dc:	andeq	r7, r2, r8, asr #5
    39e0:	andeq	r9, r2, r6, asr #7
    39e4:	andeq	r0, r0, r0, lsl r3
    39e8:	svclt	0x00004770
    39ec:	strmi	r4, [r2], -r8, lsl #22
    39f0:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    39f4:	stfmis	f2, [r7], {-0}
    39f8:	strteq	pc, [r4], #2259	; 0x8d3
    39fc:	b	ffec19fc <error@@Base+0xffeb0820>
    3a00:	ldrbtmi	r4, [ip], #-2821	; 0xfffff4fb
    3a04:	stmiapl	r2!, {r0, r8, sp}^
    3a08:			; <UNDEFINED> instruction: 0x4010e8bd
    3a0c:	blt	fe5c1a0c <error@@Base+0xfe5b0830>
    3a10:	andeq	r9, r2, r2, lsr #7
    3a14:	muleq	r2, r2, r2
    3a18:	andeq	r0, r0, r0, lsl r3
    3a1c:	stmdbmi	r8, {r0, r1, r2, r8, r9, fp, lr}
    3a20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3a24:	strbeq	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
    3a28:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
    3a2c:	blmi	1557f4 <error@@Base+0x144618>
    3a30:	stmiapl	fp, {r0, r2, r9, fp, lr}^
    3a34:	ldmdavs	r9, {r1, r3, r7, fp, ip, lr}
    3a38:	blt	fe041a38 <error@@Base+0xfe03085c>
    3a3c:	andeq	r9, r2, r4, ror r3
    3a40:	andeq	r7, r2, r2, ror r2
    3a44:	andeq	r0, r0, r0, lsl #4
    3a48:	andeq	r0, r0, r0, lsl r3
    3a4c:	bmi	196668 <error@@Base+0x18548c>
    3a50:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3a54:	blcs	9dac8 <error@@Base+0x8c8ec>
    3a58:	andcs	sp, r7, r2
    3a5c:	ldmiblt	lr!, {r0, r2, r3, ip, sp, lr, pc}
    3a60:	svclt	0x00dcf7ff
    3a64:	andeq	r7, r2, r4, asr #4
    3a68:	andeq	r0, r0, ip, lsr #4
    3a6c:	stmdbmi	r7, {r1, r2, fp, lr}
    3a70:	blmi	1d4c58 <error@@Base+0x1c3a7c>
    3a74:	stmdapl	r1, {r0, r1, r2, r9, fp, lr}^
    3a78:	stmpl	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    3a7c:			; <UNDEFINED> instruction: 0xf8d36809
    3a80:			; <UNDEFINED> instruction: 0xf7fe04a0
    3a84:	svclt	0x0000ba5b
    3a88:	andeq	r7, r2, r4, lsr #4
    3a8c:	andeq	r0, r0, r0, lsl #4
    3a90:	andeq	r9, r2, ip, lsl r3
    3a94:	andeq	r0, r0, r0, lsl r3
    3a98:	tstcs	r1, r4, lsl #22
    3a9c:	bmi	155ab4 <error@@Base+0x1448d8>
    3aa0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3aa4:	stmdbvs	r0, {r1, r3, r4, r7, fp, ip, lr}^
    3aa8:	blt	1241aa8 <error@@Base+0x12308cc>
    3aac:	strdeq	r7, [r2], -r4
    3ab0:	strdeq	r9, [r2], -r2
    3ab4:	andeq	r0, r0, r0, lsl r3
    3ab8:			; <UNDEFINED> instruction: 0x0686b5f8
    3abc:	strmi	r4, [r4], -r2, lsr #26
    3ac0:	strle	r4, [r3, #-1149]	; 0xfffffb83
    3ac4:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    3ac8:	tstmi	ip, #1769472	; 0x1b0000
    3acc:	svclt	0x004a0660
    3ad0:	streq	pc, [r8], #-68	; 0xffffffbc
    3ad4:	streq	pc, [r8, -r4]
    3ad8:	strbeq	r2, [r1, r8, lsl #14]!
    3adc:	strbteq	pc, [r0], -r4, lsr #32	; <UNPREDICTABLE>
    3ae0:	streq	sp, [r2, r8, lsr #8]!
    3ae4:			; <UNDEFINED> instruction: 0x0763d41c
    3ae8:	ldmdblt	pc!, {r0, r2, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    3aec:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    3af0:	strbtvs	pc, [r4], #2243	; 0x8c3	; <UNPREDICTABLE>
    3af4:	blmi	5f32dc <error@@Base+0x5e2100>
    3af8:	bmi	5cbf04 <error@@Base+0x5bad28>
    3afc:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b00:	strbeq	pc, [r0], #2259	; 0x8d3	; <UNPREDICTABLE>
    3b04:	b	741b04 <error@@Base+0x730928>
    3b08:	rscle	r2, pc, r0, lsl #30
    3b0c:	tstcs	r1, r3, lsl fp
    3b10:	ldrbtmi	r4, [fp], #-2577	; 0xfffff5ef
    3b14:			; <UNDEFINED> instruction: 0xf8d358aa
    3b18:			; <UNDEFINED> instruction: 0xf7fe04a8
    3b1c:			; <UNDEFINED> instruction: 0xe7e5ea12
    3b20:	tstcs	r1, pc, lsl #22
    3b24:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    3b28:			; <UNDEFINED> instruction: 0xf8d358aa
    3b2c:			; <UNDEFINED> instruction: 0xf7fe04b8
    3b30:	ldrb	lr, [r8, r8, lsl #20]
    3b34:	tstcs	r1, fp, lsl #22
    3b38:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    3b3c:			; <UNDEFINED> instruction: 0xf8d358aa
    3b40:			; <UNDEFINED> instruction: 0xf7fe04b0
    3b44:			; <UNDEFINED> instruction: 0xe7cce9fe
    3b48:	ldrdeq	r7, [r2], -r4
    3b4c:	andeq	r0, r0, r4, lsl r3
    3b50:	andeq	r9, r2, r6, lsr #5
    3b54:	muleq	r2, r8, r2
    3b58:	andeq	r0, r0, r0, lsl r3
    3b5c:	andeq	r9, r2, r2, lsl #5
    3b60:	andeq	r9, r2, lr, ror #4
    3b64:	andeq	r9, r2, sl, asr r2
    3b68:	cfstr32mi	mvfx11, [r1, #-224]!	; 0xffffff20
    3b6c:	ldrbtmi	r4, [sp], #-3105	; 0xfffff3df
    3b70:			; <UNDEFINED> instruction: 0xf8d5447c
    3b74:	ldreq	r3, [r8, -r4, ror #9]
    3b78:	ldrbeq	sp, [r9, -fp, lsl #8]
    3b7c:			; <UNDEFINED> instruction: 0x079ad414
    3b80:	bfceq	sp, #8, #20
    3b84:	blmi	738c34 <error@@Base+0x727a58>
    3b88:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3b8c:	strbtcs	pc, [r4], #2243	; 0x8c3	; <UNPREDICTABLE>
    3b90:	blmi	6b3078 <error@@Base+0x6a1e9c>
    3b94:			; <UNDEFINED> instruction: 0xf8d52101
    3b98:	stmiapl	r2!, {r2, r3, r5, r7, sl}^
    3b9c:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ba0:	strbtcc	pc, [r4], #2261	; 0x8d5	; <UNPREDICTABLE>
    3ba4:	strble	r0, [sl, #1881]!	; 0x759
    3ba8:	tstcs	r1, r5, lsl sp
    3bac:	ldrbtmi	r4, [sp], #-2835	; 0xfffff4ed
    3bb0:			; <UNDEFINED> instruction: 0xf8d558e2
    3bb4:			; <UNDEFINED> instruction: 0xf7fe04c4
    3bb8:			; <UNDEFINED> instruction: 0xf8d5e9c4
    3bbc:	ldreq	r3, [sl, r4, ror #9]
    3bc0:	cfldr32mi	mvfx13, [r0, #-892]	; 0xfffffc84
    3bc4:	blmi	34bfd0 <error@@Base+0x33adf4>
    3bc8:	stmiapl	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3bcc:	ldrteq	pc, [ip], #2261	; 0x8d5	; <UNPREDICTABLE>
    3bd0:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bd4:	strbtcc	pc, [r4], #2261	; 0x8d5	; <UNPREDICTABLE>
    3bd8:	ldrble	r0, [r4, #2011]	; 0x7db
    3bdc:	tstcs	r1, sl, lsl #22
    3be0:	ldrbtmi	r4, [fp], #-2566	; 0xfffff5fa
    3be4:			; <UNDEFINED> instruction: 0xf8d358a2
    3be8:			; <UNDEFINED> instruction: 0xf7fe04b4
    3bec:	strb	lr, [sl, sl, lsr #19]
    3bf0:	andeq	r9, r2, r6, lsr #4
    3bf4:	andeq	r7, r2, r4, lsr #2
    3bf8:	andeq	r9, r2, sl, lsl #4
    3bfc:	andeq	r0, r0, r0, lsl r3
    3c00:	andeq	r9, r2, r6, ror #3
    3c04:	andeq	r9, r2, ip, asr #3
    3c08:			; <UNDEFINED> instruction: 0x000291b2
    3c0c:	bmi	616870 <error@@Base+0x605694>
    3c10:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    3c14:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    3c18:	bmi	5b03e8 <error@@Base+0x59f20c>
    3c1c:			; <UNDEFINED> instruction: 0xf8d2447a
    3c20:	stmiblt	r9, {r5, r6, r7, sl, ip}
    3c24:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    3c28:	strbtmi	pc, [r4], #2259	; 0x8d3	; <UNPREDICTABLE>
    3c2c:	pop	{r2, r3, r4, r8, fp, ip, sp, pc}
    3c30:			; <UNDEFINED> instruction: 0xf7fe4010
    3c34:			; <UNDEFINED> instruction: 0xf7ffbf17
    3c38:			; <UNDEFINED> instruction: 0xf7feff97
    3c3c:	qadd16mi	pc, r0, r3	; <UNPREDICTABLE>
    3c40:			; <UNDEFINED> instruction: 0x4010e8bd
    3c44:	svclt	0x0038f7ff
    3c48:	tstcs	r1, ip, lsl #24
    3c4c:	ldrbeq	pc, [r4], #2258	; 0x8d2	; <UNPREDICTABLE>
    3c50:			; <UNDEFINED> instruction: 0xf7fe591a
    3c54:			; <UNDEFINED> instruction: 0xe7e5e976
    3c58:	tstcs	r1, r9, lsl #16
    3c5c:	ldrbtmi	r4, [r8], #-2567	; 0xfffff5f9
    3c60:			; <UNDEFINED> instruction: 0xf8d0589a
    3c64:			; <UNDEFINED> instruction: 0xf7fe04d8
    3c68:	ldrb	lr, [fp, ip, ror #18]
    3c6c:	andeq	r7, r2, r4, lsl #1
    3c70:	andeq	r0, r0, r0, lsr #6
    3c74:	andeq	r9, r2, r8, ror r1
    3c78:	andeq	r9, r2, lr, ror #2
    3c7c:	andeq	r0, r0, r0, lsl r3
    3c80:	andeq	r9, r2, r6, lsr r1
    3c84:	pkhbteq	r4, r1, r0, lsl #22
    3c88:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    3c8c:	svclt	0x00584604
    3c90:	strle	r4, [r3, #-1539]	; 0xfffff9fd
    3c94:	ldmpl	fp, {r0, r2, r3, r9, fp, lr}
    3c98:	movwmi	r6, #14363	; 0x381b
    3c9c:	bmi	30560c <error@@Base+0x2f4430>
    3ca0:			; <UNDEFINED> instruction: 0xf043bf48
    3ca4:	ldrbtmi	r0, [sl], #-776	; 0xfffffcf8
    3ca8:	msreq	SPSR_, #35	; 0x23
    3cac:	strbtcs	pc, [r4], #2258	; 0x8d2	; <UNPREDICTABLE>
    3cb0:			; <UNDEFINED> instruction: 0xf0334053
    3cb4:	tstle	r0, r0, lsl r3
    3cb8:			; <UNDEFINED> instruction: 0xf7ffbd10
    3cbc:	qsaxmi	pc, r0, r5	; <UNPREDICTABLE>
    3cc0:			; <UNDEFINED> instruction: 0x4010e8bd
    3cc4:	mrclt	7, 7, APSR_nzcv, cr8, cr15, {7}
    3cc8:	andeq	r7, r2, sl
    3ccc:	andeq	r0, r0, r4, lsl r3
    3cd0:	andeq	r9, r2, lr, ror #1
    3cd4:	streq	r4, [r2], pc, lsl #22
    3cd8:	strle	r4, [r3, #-1147]	; 0xfffffb85
    3cdc:	ldmpl	sl, {r1, r2, r3, r9, fp, lr}
    3ce0:	tstmi	r0, #1179648	; 0x120000
    3ce4:	svclt	0x00480642
    3ce8:	andeq	pc, r8, r0, asr #32
    3cec:			; <UNDEFINED> instruction: 0xf020068a
    3cf0:	strle	r0, [r3, #-96]	; 0xffffffa0
    3cf4:	ldmpl	fp, {r3, r9, fp, lr}
    3cf8:	tstmi	r9, #1769472	; 0x1b0000
    3cfc:	svclt	0x0048064b
    3d00:	tsteq	r8, r1, asr #32	; <UNPREDICTABLE>
    3d04:	msreq	SPSR_, r1, lsr #32
    3d08:	blx	fec0a530 <error@@Base+0xfebf9354>
    3d0c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3d10:	svclt	0x00004770
    3d14:			; <UNDEFINED> instruction: 0x00026fbc
    3d18:	andeq	r0, r0, r4, lsl r3
    3d1c:	streq	r4, [r2], r7, lsl #22
    3d20:	strle	r4, [r3, #-1147]	; 0xfffffb85
    3d24:	ldmpl	fp, {r1, r2, r9, fp, lr}
    3d28:	tstmi	r8, #1769472	; 0x1b0000
    3d2c:	svclt	0x00480643
    3d30:	andeq	pc, r8, r0, asr #32
    3d34:	rsbeq	pc, r0, r0, lsr #32
    3d38:	svclt	0x00004770
    3d3c:	andeq	r6, r2, r4, ror pc
    3d40:	andeq	r0, r0, r4, lsl r3
    3d44:	bmi	296970 <error@@Base+0x285794>
    3d48:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3d4c:	tstlt	fp, fp, lsl r8
    3d50:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3d54:	stmialt	r2, {r0, r2, r3, ip, sp, lr, pc}^
    3d58:	tstcs	r1, r7, lsl #22
    3d5c:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    3d60:			; <UNDEFINED> instruction: 0xf8d35812
    3d64:			; <UNDEFINED> instruction: 0xf7fe04cc
    3d68:	svclt	0x0000b8e9
    3d6c:	ldrdeq	r7, [r2], -r4
    3d70:	andeq	r6, r2, sl, asr #30
    3d74:	andeq	r1, r1, sl, lsr #11
    3d78:	andeq	r9, r2, r6, lsr r0
    3d7c:	andeq	r0, r0, r0, lsl r3
    3d80:	mvnsmi	lr, sp, lsr #18
    3d84:			; <UNDEFINED> instruction: 0xf8df4604
    3d88:	strmi	r8, [pc], -r0, ror #1
    3d8c:			; <UNDEFINED> instruction: 0x4616461d
    3d90:			; <UNDEFINED> instruction: 0xb19244f8
    3d94:			; <UNDEFINED> instruction: 0xf00d2000
    3d98:	strmi	pc, [fp], -r3, asr #24
    3d9c:	svclt	0x00083301
    3da0:	svccc	0x00fff1b0
    3da4:			; <UNDEFINED> instruction: 0xf000d002
    3da8:	orrslt	pc, r8, r3, lsl #25
    3dac:	tstcs	r0, pc, lsr #16
    3db0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3db4:			; <UNDEFINED> instruction: 0xf00d4478
    3db8:			; <UNDEFINED> instruction: 0xf04fba11
    3dbc:			; <UNDEFINED> instruction: 0xf00d30ff
    3dc0:	strmi	pc, [fp], -pc, lsr #24
    3dc4:	svclt	0x00083301
    3dc8:	svccc	0x00fff1b0
    3dcc:			; <UNDEFINED> instruction: 0xf000d028
    3dd0:	bllt	a42f94 <error@@Base+0xa31db8>
    3dd4:	stc2	0, cr15, [sl], {-0}
    3dd8:	svccc	0x00fff1b0
    3ddc:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3de0:	adcmi	sp, r0, #37	; 0x25
    3de4:	stfccd	f5, [r1, #-984]	; 0xfffffc28
    3de8:	ldclle	13, cr2, [r3]
    3dec:	blmi	830bcc <error@@Base+0x81f9f0>
    3df0:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3df4:	strbmi	r2, [r0, r0, lsl #10]
    3df8:	eorle	r1, sp, r3, asr #24
    3dfc:	svclt	0x00084284
    3e00:	rscsle	r3, r8, r1, lsl #10
    3e04:	ldrhle	r4, [r6, #40]!	; 0x28
    3e08:	rscsle	r3, r4, #1, 26	; 0x40
    3e0c:	blx	ff43fe16 <error@@Base+0xff42ec3a>
    3e10:	svclt	0x00142e00
    3e14:	andcs	r4, r1, #44040192	; 0x2a00000
    3e18:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3e1c:	stcllt	0, cr15, [lr, #32]!
    3e20:	tstcs	r0, r4, lsl r8
    3e24:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3e28:			; <UNDEFINED> instruction: 0xf00d4478
    3e2c:	teqlt	r6, r7	; <illegal shifter operand>
    3e30:	tstcs	r0, r1, lsl r8
    3e34:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3e38:			; <UNDEFINED> instruction: 0xf00d4478
    3e3c:	stmdami	pc, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3e40:	pop	{r0, r4, r5, r9, sl, lr}
    3e44:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
    3e48:	stmiblt	r8, {r0, r2, r3, ip, sp, lr, pc}^
    3e4c:	stc2	0, cr15, [r4]
    3e50:			; <UNDEFINED> instruction: 0xf8584b0b
    3e54:	strb	r8, [sp, r3]
    3e58:	tstcs	r0, sl, lsl #16
    3e5c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3e60:			; <UNDEFINED> instruction: 0xf00d4478
    3e64:	svclt	0x0000b9bb
    3e68:	andeq	r6, r2, r4, lsl #30
    3e6c:	andeq	r1, r1, r0, asr r5
    3e70:	andeq	r0, r0, ip, lsl r3
    3e74:	strdeq	r1, [r1], -r0
    3e78:	strdeq	r1, [r1], -r8
    3e7c:	andeq	r1, r1, r2, lsl #10
    3e80:	andeq	r0, r0, r8, lsr #3
    3e84:	andeq	r1, r1, r4, lsl #10
    3e88:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3e8c:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3e90:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3e94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3e98:	svcmi	0x00f0e92d
    3e9c:	ldmdavs	sp, {r0, r1, r2, r5, r7, ip, sp, pc}
    3ea0:			; <UNDEFINED> instruction: 0xf8df588a
    3ea4:	ldmdavs	r2, {r4, r6, r8, sl, sp, pc}
    3ea8:			; <UNDEFINED> instruction: 0xf04f9225
    3eac:	ldrbtmi	r0, [sl], #512	; 0x200
    3eb0:			; <UNDEFINED> instruction: 0xf0002d00
    3eb4:			; <UNDEFINED> instruction: 0xf5058258
    3eb8:	stmdavs	r9!, {r7, r8, r9, lr}
    3ebc:			; <UNDEFINED> instruction: 0x670ae9d3
    3ec0:	stmib	sp, {r0, r3, r5, r7, r9, lr}^
    3ec4:	andle	r6, r6, r2, lsl #14
    3ec8:	movwcs	lr, #18897	; 0x49d1
    3ecc:	svclt	0x000842bb
    3ed0:			; <UNDEFINED> instruction: 0xf00042b2
    3ed4:	ldmib	sp, {r0, r1, r2, r4, r6, r7, pc}^
    3ed8:	vabdl.u8	q11, d6, d2
    3edc:			; <UNDEFINED> instruction: 0xf1090909
    3ee0:	b	13c46ec <error@@Base+0x13b3510>
    3ee4:	bl	14a310 <error@@Base+0x139134>
    3ee8:	tsteq	r2, r9, lsl #6
    3eec:	andls	r1, r7, #168, 16	; 0xa80000
    3ef0:	adcmi	r6, r0, #156, 18	; 0x270000
    3ef4:	sbcshi	pc, r5, r0
    3ef8:	mul	r3, r3, r6
    3efc:	adcmi	r6, r0, #164, 16	; 0xa40000
    3f00:	sbchi	pc, fp, r0
    3f04:	movwcs	lr, #18900	; 0x49d4
    3f08:	svclt	0x000842bb
    3f0c:	ldrhle	r4, [r5, #34]!	; 0x22
    3f10:	teqeq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3f14:	stmiapl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    3f18:	strvs	lr, [r2, -sp, asr #19]
    3f1c:			; <UNDEFINED> instruction: 0xf8cd4293
    3f20:			; <UNDEFINED> instruction: 0xf0c0b01c
    3f24:	ldrmi	r8, [r3], -r4, lsl #3
    3f28:	smlatbcs	r0, r0, r6, r4
    3f2c:	ldmib	sp, {r3, r8, ip, pc}^
    3f30:			; <UNDEFINED> instruction: 0xf8dfbc02
    3f34:	strbtmi	r0, [r6], -r4, asr #9
    3f38:			; <UNDEFINED> instruction: 0x465e0377
    3f3c:	b	11c4d1c <error@@Base+0x11b3b40>
    3f40:	ldmne	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
    3f44:			; <UNDEFINED> instruction: 0xf85a9304
    3f48:	bl	11cff50 <error@@Base+0x11bed74>
    3f4c:	tstls	r5, r1, lsl #2
    3f50:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    3f54:	vmla.i8	<illegal reg q13.5>, q10, <illegal reg q1.5>
    3f58:	stmiapl	fp!, {r2, r4, r8, r9}^
    3f5c:			; <UNDEFINED> instruction: 0xf1000719
    3f60:			; <UNDEFINED> instruction: 0x06df80fe
    3f64:	msrhi	SPSR_, r0, lsl #2
    3f68:	orrmi	pc, r0, #20971520	; 0x1400000
    3f6c:	ldrdeq	lr, [lr, -r3]
    3f70:	svclt	0x00081c4e
    3f74:	svccc	0x00fff1b0
    3f78:	ldmib	sp, {r1, r2, ip, lr, pc}^
    3f7c:	addmi	r6, r6, #4, 14	; 0x100000
    3f80:	movweq	lr, #7031	; 0x1b77
    3f84:	mvnhi	pc, r0, lsl #5
    3f88:	strmi	pc, [r0], r5, lsl #10
    3f8c:			; <UNDEFINED> instruction: 0xbc04e9dd
    3f90:	ldmib	r6, {r3, r4, r9, sl, ip, sp}^
    3f94:	strbmi	r0, [r1, #-256]!	; 0xffffff00
    3f98:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
    3f9c:	vqadd.s8	d29, d4, d10
    3fa0:	stmiapl	fp!, {r2, r4, r8, r9}^
    3fa4:	svclt	0x005807d8
    3fa8:	ldrble	r2, [lr, #-1855]	; 0xfffff8c1
    3fac:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    3fb0:	stmiapl	r8!, {r8, r9, sl, sp}^
    3fb4:			; <UNDEFINED> instruction: 0x4663465a
    3fb8:			; <UNDEFINED> instruction: 0xf7fe9700
    3fbc:	tstcc	r1, r6, asr #16
    3fc0:			; <UNDEFINED> instruction: 0xf1b0bf08
    3fc4:			; <UNDEFINED> instruction: 0xf0003fff
    3fc8:	ldmib	sp, {r0, r4, r6, r7, r8, pc}^
    3fcc:	stmibvs	r2!, {r2, r8}
    3fd0:	smlabteq	r0, r6, r9, lr
    3fd4:	strtcc	pc, [r4], #-2271	; 0xfffff721
    3fd8:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    3fdc:			; <UNDEFINED> instruction: 0xf0001c79
    3fe0:			; <UNDEFINED> instruction: 0xf8df8104
    3fe4:	stmiane	r0!, {r2, r3, r4, sl, ip}
    3fe8:			; <UNDEFINED> instruction: 0xf04f7707
    3fec:	ldrshvs	r3, [r8], #-15
    3ff0:	andcc	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    3ff4:	blcs	1e068 <error@@Base+0xce8c>
    3ff8:	sbchi	pc, r0, r0
    3ffc:	ldrdcc	lr, [r0, -r6]
    4000:	vcgt.s8	d19, d4, d1
    4004:			; <UNDEFINED> instruction: 0xf1410030
    4008:	stmib	r6, {r8}^
    400c:	stmdavs	r9!, {r8, ip, sp}
    4010:	stmdapl	fp!, {r0, r9, ip, sp}
    4014:	strmi	r6, [r8, #418]	; 0x1a2
    4018:			; <UNDEFINED> instruction: 0xf8d8d022
    401c:	bl	174024 <error@@Base+0x162e48>
    4020:			; <UNDEFINED> instruction: 0xf8d80109
    4024:			; <UNDEFINED> instruction: 0xf8d80004
    4028:	cdpls	0, 0, cr7, cr7, cr8, {0}
    402c:	andeq	pc, r4, ip, asr #17
    4030:	andgt	pc, r0, r0, asr #17
    4034:	stmdavs	r8!, {r1, r2, r3, r5, r7, r8, fp, ip}
    4038:	ldrdgt	pc, [ip], -r8
    403c:	streq	lr, [r0, #-2504]	; 0xfffff638
    4040:	andhi	pc, r4, r0, asr #17
    4044:	andhi	pc, r0, r5, asr #17
    4048:	andgt	pc, ip, r7, asr #17
    404c:	ldrdeq	pc, [ip], -r8
    4050:	stmibvs	r8, {r0, r1, r2, r7, sp, lr}
    4054:	streq	lr, [r2], -r8, asr #19
    4058:	andhi	pc, ip, r0, asr #17
    405c:	andshi	pc, r8, r1, asr #17
    4060:	svclt	0x0084429a
    4064:	svcvc	0x002718e4
    4068:	bmi	ff9ba66c <error@@Base+0xff9a9490>
    406c:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
    4070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4074:	subsmi	r9, sl, r5, lsr #22
    4078:			; <UNDEFINED> instruction: 0x81b3f040
    407c:	eorlt	r4, r7, r8, lsr r6
    4080:	svchi	0x00f0e8bd
    4084:	eorseq	pc, r0, #68, 4	; 0x40000004
    4088:	stmiapl	sl!, {r0, r1, r3, r7, r8, fp, sp, lr}
    408c:	svclt	0x003c429a
    4090:	svcvc	0x00171852
    4094:	svcge	0x001ff4bf
    4098:	stmib	sp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    409c:			; <UNDEFINED> instruction: 0xf8cd6702
    40a0:			; <UNDEFINED> instruction: 0xf8d5b01c
    40a4:	strbmi	r8, [r5, #-4]
    40a8:	ldmib	r8, {r1, r2, ip, lr, pc}^
    40ac:	movwcc	r2, #4868	; 0x1304
    40b0:			; <UNDEFINED> instruction: 0xf1b2bf08
    40b4:	ldrshtle	r3, [r2], -pc
    40b8:			; <UNDEFINED> instruction: 0xf85a4bd3
    40bc:	ldrmi	r3, [lr], -r3
    40c0:	blcs	1e134 <error@@Base+0xcf58>
    40c4:	addhi	pc, r5, r0
    40c8:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    40cc:	ldrbeq	r5, [r8, fp, ror #17]
    40d0:	vqshl.s8	<illegal reg q14.5>, <illegal reg q15.5>, q1
    40d4:	andcs	r0, r1, r0, lsr #2
    40d8:	svc	0x001ef7fd
    40dc:			; <UNDEFINED> instruction: 0xf0002800
    40e0:	vhadd.s8	d24, d20, d26
    40e4:			; <UNDEFINED> instruction: 0xf8d50220
    40e8:	stmiapl	fp!, {r3, r4, lr, pc}
    40ec:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    40f0:	adcpl	r3, fp, r1, lsl #6
    40f4:	andhi	pc, r4, r0, asr #17
    40f8:	mvnscc	pc, #79	; 0x4f
    40fc:	ldrd	pc, [r4], -r5
    4100:	rscscc	pc, pc, #79	; 0x4f
    4104:	strmi	r6, [r0], r5
    4108:	movwcs	lr, #18880	; 0x49c0
    410c:	andeq	pc, r0, lr, asr #17
    4110:			; <UNDEFINED> instruction: 0xf8c06068
    4114:	stmibvs	fp!, {r3, lr, pc}
    4118:	sbcsvs	r6, r8, r1, asr #1
    411c:			; <UNDEFINED> instruction: 0xf8d861a8
    4120:	bl	174148 <error@@Base+0x162f6c>
    4124:			; <UNDEFINED> instruction: 0xf8d80e09
    4128:	tstcs	r0, ip
    412c:	strmi	r4, [fp], -sl, lsl #12
    4130:			; <UNDEFINED> instruction: 0xf8cc9108
    4134:			; <UNDEFINED> instruction: 0xf8c0000c
    4138:			; <UNDEFINED> instruction: 0xf8dec008
    413c:	stmib	r8, {r3, r4, sp, lr}^
    4140:	strbmi	r6, [r4], -r2, lsl #8
    4144:			; <UNDEFINED> instruction: 0xc018f8de
    4148:			; <UNDEFINED> instruction: 0x6702e9dd
    414c:	andsne	pc, r8, r8, asr #17
    4150:	strvs	lr, [r4, -r8, asr #19]
    4154:	andhi	pc, ip, ip, asr #17
    4158:	andshi	pc, r8, lr, asr #17
    415c:	blmi	feafdd00 <error@@Base+0xfeaecb24>
    4160:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4164:	bfine	r6, r8, (invalid: 16:1)
    4168:			; <UNDEFINED> instruction: 0xf505e702
    416c:	ldrmi	r4, [r3], -r0, lsl #1
    4170:	ldmib	r0, {r8, sp}^
    4174:	stmib	sp, {r1, r3, r8, r9, sl, sp, lr}^
    4178:	ldrb	r6, [r8], r2, lsl #14
    417c:			; <UNDEFINED> instruction: 0xf85a4ba4
    4180:	ldmdavs	r8, {r0, r1, ip, sp}
    4184:			; <UNDEFINED> instruction: 0xf6ff2800
    4188:			; <UNDEFINED> instruction: 0x2600af39
    418c:	stmib	sp, {r0, r8, sl, sp}^
    4190:	strcs	r5, [r1], -r2, lsl #12
    4194:	stmiane	r1!, {r2, r3, r4, r9, ip, sp}
    4198:			; <UNDEFINED> instruction: 0xf7fe4632
    419c:	ldmibmi	sp, {r1, r2, r3, fp, sp, lr, pc}
    41a0:	vmla.i8	d22, d20, d18
    41a4:	ldrbtmi	r0, [r9], #-816	; 0xfffffcd0
    41a8:			; <UNDEFINED> instruction: 0xbc02e9dd
    41ac:	stmdavs	sp, {r1, r4, r5, sl, lr}
    41b0:			; <UNDEFINED> instruction: 0xf505465f
    41b4:	stmiapl	fp!, {r7, r9, sl, lr}^
    41b8:	ldrdne	lr, [r6], -r6
    41bc:	tsteq	fp, r1, lsl fp
    41c0:			; <UNDEFINED> instruction: 0x466161b1
    41c4:	tsteq	r1, r0, asr #22
    41c8:	stmdavs	r9!, {r3, r9, sl, lr}
    41cc:	strdvs	r6, [r2, r0]!
    41d0:	blmi	fe47de5c <error@@Base+0xfe46cc80>
    41d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    41d8:			; <UNDEFINED> instruction: 0xf6ff2b00
    41dc:	vrecps.f32	q13, q2, q13
    41e0:	stmiapl	sl!, {r5, r9}
    41e4:	lfmle	f4, 4, [sl, #588]	; 0x24c
    41e8:	vaba.s8	q15, q2, <illegal reg q9.5>
    41ec:	stmiapl	fp!, {r2, r4, r8, r9}^
    41f0:	movweq	pc, #32787	; 0x8013	; <UNPREDICTABLE>
    41f4:	stmmi	r9, {r0, r5, ip, lr, pc}
    41f8:			; <UNDEFINED> instruction: 0x0c02eb04
    41fc:	ldrdcc	lr, [r0, -r6]
    4200:	andvc	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4204:	ldrmi	r4, [pc], #-2174	; 420c <pclose@plt+0x1f28>
    4208:			; <UNDEFINED> instruction: 0xf88c783f
    420c:			; <UNDEFINED> instruction: 0xf85a701c
    4210:	stmdavs	r0, {}	; <UNPREDICTABLE>
    4214:			; <UNDEFINED> instruction: 0xf47f2800
    4218:	ldmdami	sp!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    421c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4220:	stmdacs	r0, {fp, sp, lr}
    4224:			; <UNDEFINED> instruction: 0xe6ebdab1
    4228:	mrscs	r2, (UNDEF: 0)
    422c:	andcs	lr, r0, r5, lsr #13
    4230:	andls	r4, r8, r0, lsr #13
    4234:	eorsvs	lr, r0, pc, ror #13
    4238:			; <UNDEFINED> instruction: 0xf102e771
    423c:	vand	d16, d4, d12
    4240:			; <UNDEFINED> instruction: 0xf5c20010
    4244:	stmdapl	r8!, {r9, ip, lr}
    4248:	movwls	r4, #37921	; 0x9421
    424c:	stc2l	0, cr15, [ip], #-48	; 0xffffffd0
    4250:	strmi	r1, [r6], -r2, lsl #25
    4254:	addhi	pc, r7, r0
    4258:	vmlal.s8	q1, d0, d0
    425c:	blls	2644bc <error@@Base+0x2532e0>
    4260:	ldrmi	r4, [r9], -pc, ror #16
    4264:			; <UNDEFINED> instruction: 0xf00c4478
    4268:			; <UNDEFINED> instruction: 0xf7ffffb9
    426c:	blmi	1b832c8 <error@@Base+0x1b720ec>
    4270:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4274:			; <UNDEFINED> instruction: 0xf5059b02
    4278:	ldmib	sp, {r7, r8, sl, lr}^
    427c:	ldmdavs	fp, {r2, r9, ip}
    4280:	andne	lr, lr, #3227648	; 0x314000
    4284:	blls	230878 <error@@Base+0x21f69c>
    4288:	rsble	r2, r2, r0, lsl #22
    428c:			; <UNDEFINED> instruction: 0xf7fd2001
    4290:	blmi	197fd78 <error@@Base+0x196eb9c>
    4294:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4298:	blcs	5e30c <error@@Base+0x4d130>
    429c:	svclt	0x001c9308
    42a0:	movwls	r2, #33537	; 0x8301
    42a4:	blmi	18782e4 <error@@Base+0x1867108>
    42a8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    42ac:	blcs	1e320 <error@@Base+0xd144>
    42b0:	blmi	17f881c <error@@Base+0x17e7640>
    42b4:	eorseq	pc, r0, r4, asr #4
    42b8:	ldrbtmi	r6, [fp], #-2466	; 0xfffff65e
    42bc:	stmdavs	r9!, {r0, r2, r3, r4, fp, sp, lr}
    42c0:	strt	r5, [r8], fp, lsr #16
    42c4:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
    42c8:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    42cc:	vqadd.s8	<illegal reg q14.5>, q2, q4
    42d0:	stmiane	sp, {r3, r5, r8, r9}^
    42d4:	vadd.i8	<illegal reg q10.5>, q10, q4
    42d8:	stmdavs	sp!, {r4, r5, r9, sl}^
    42dc:	movteq	r5, #10633	; 0x2989
    42e0:	ldmdane	r5, {r0, r1, r3, r5, r6, r8, r9}^
    42e4:	bicsmi	lr, r0, #274432	; 0x43000
    42e8:	streq	pc, [r0], -r3, asr #2
    42ec:			; <UNDEFINED> instruction: 0xf85a4b52
    42f0:	ldmdavs	r8, {r0, r1, ip, sp}
    42f4:	cdp2	0, 4, cr15, cr2, cr7, {0}
    42f8:	strmi	sl, [r1], -sl, lsl #20
    42fc:			; <UNDEFINED> instruction: 0xf7fd2003
    4300:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4304:	blmi	1378a48 <error@@Base+0x136786c>
    4308:	ldrdeq	lr, [r2, -sp]!
    430c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4310:	movwcs	lr, #2515	; 0x9d3
    4314:	svclt	0x00084299
    4318:			; <UNDEFINED> instruction: 0xd1144290
    431c:	ldmib	sp, {r3, r6, r8, r9, fp, lr}^
    4320:			; <UNDEFINED> instruction: 0xf85a010a
    4324:	ldmib	r3, {r0, r1, ip, sp}^
    4328:	addsmi	r2, r9, #0, 6
    432c:	addsmi	fp, r0, #8, 30
    4330:	ldfnep	f5, [r3], #-36	; 0xffffffdc
    4334:			; <UNDEFINED> instruction: 0xf1b5bf08
    4338:	ldrshtle	r3, [r4], pc
    433c:	tstcs	r6, #3620864	; 0x374000
    4340:			; <UNDEFINED> instruction: 0x41b342aa
    4344:	blmi	ffae08 <error@@Base+0xfe9c2c>
    4348:			; <UNDEFINED> instruction: 0xf85a2202
    434c:	andsvs	r3, sl, r3
    4350:			; <UNDEFINED> instruction: 0xf00ee68b
    4354:	stmdbge	sl, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    4358:	ldmdami	fp!, {r0, r1, r9, sl, lr}
    435c:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
    4360:			; <UNDEFINED> instruction: 0xffb8f00c
    4364:			; <UNDEFINED> instruction: 0xf04fe792
    4368:			; <UNDEFINED> instruction: 0xe67e37ff
    436c:			; <UNDEFINED> instruction: 0x46394837
    4370:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4374:			; <UNDEFINED> instruction: 0xf00c4478
    4378:			; <UNDEFINED> instruction: 0xf7ffff31
    437c:	ldrbt	pc, [r4], -sp, lsl #23	; <UNPREDICTABLE>
    4380:	ldrbcc	pc, [pc, #79]!	; 43d7 <pclose@plt+0x20f3>	; <UNPREDICTABLE>
    4384:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4388:	blmi	77e250 <error@@Base+0x76d074>
    438c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4390:	ldmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
    4394:			; <UNDEFINED> instruction: 0xf85a4b1e
    4398:	ldmdavs	r8, {r0, r1, ip, sp}
    439c:	blle	24e3a4 <error@@Base+0x23d1c8>
    43a0:			; <UNDEFINED> instruction: 0xf43f2e00
    43a4:	b	13f013c <error@@Base+0x13def60>
    43a8:	ldrtmi	r7, [r3], r6, ror #25
    43ac:	stmib	sp, {r1, r5, r7, r8, fp, sp, lr}^
    43b0:	strbt	fp, [pc], r2, lsl #24
    43b4:	stmibvs	r2!, {r1, r2, r5, r8, r9, fp, lr}
    43b8:	ldrtmi	r4, [r2], #-1147	; 0xfffffb85
    43bc:			; <UNDEFINED> instruction: 0xf505681d
    43c0:	ldmib	r3, {r7, r8, r9, lr}^
    43c4:	stmibne	r0, {r1, r2, r8}
    43c8:	mvnvc	lr, r1, asr #22
    43cc:	smlabteq	r6, r3, r9, lr
    43d0:	adfcsdp	f6, f0, f2
    43d4:	svcge	0x004ef43f
    43d8:	teqeq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    43dc:	stmiapl	fp!, {r0, r3, r5, fp, sp, lr}^
    43e0:			; <UNDEFINED> instruction: 0xf7fde619
    43e4:	svclt	0x0000ee1a
    43e8:	andeq	r9, r2, r8, ror #7
    43ec:	strdeq	r6, [r2], -lr
    43f0:	muleq	r0, ip, r1
    43f4:	andeq	r6, r2, r6, ror #27
    43f8:	andeq	r0, r0, r0, ror #4
    43fc:	andeq	r7, r2, r8, asr #32
    4400:	andeq	r0, r0, r8, asr #4
    4404:	andeq	r6, r2, r6, lsr #24
    4408:	andeq	r0, r0, r8, asr #5
    440c:	andeq	r0, r0, r0, lsl #3
    4410:	andeq	r0, r0, r0, ror r1
    4414:	ldrdeq	r9, [r2], -r6
    4418:	andeq	r6, r2, ip, asr #28
    441c:	andeq	r0, r0, r8, lsl #3
    4420:	andeq	r1, r1, r0, lsr #2
    4424:	andeq	r9, r2, ip
    4428:	andeq	r0, r0, r0, asr #6
    442c:			; <UNDEFINED> instruction: 0x000001bc
    4430:	andeq	r8, r2, r2, asr #31
    4434:			; <UNDEFINED> instruction: 0x00028fb6
    4438:	andeq	r0, r0, r4, asr r1
    443c:	andeq	r0, r0, r8, lsl r2
    4440:	andeq	r0, r0, r4, lsr r2
    4444:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4448:	andeq	r6, r1, sl, lsr #1
    444c:	andeq	r1, r1, r4
    4450:	andeq	r8, r2, r4, asr #29
    4454:			; <UNDEFINED> instruction: 0x4604b510
    4458:	andle	r3, r4, r1
    445c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4460:	movwcc	r6, #6235	; 0x185b
    4464:	blmi	1b8878 <error@@Base+0x1a769c>
    4468:	subsvs	r4, ip, fp, ror r4
    446c:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    4470:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    4474:	cdp2	0, 11, cr15, cr2, cr12, {0}
    4478:	svclt	0x0000e7f5
    447c:	andeq	r6, r2, r2, asr #23
    4480:			; <UNDEFINED> instruction: 0x00026bb8
    4484:	andeq	r0, r1, lr, lsl pc
    4488:	push	{r1, r2, r3, r5, r9, fp, lr}
    448c:	ldrbtmi	r4, [sl], #-4088	; 0xfffff008
    4490:	mvnsvc	pc, #68157440	; 0x4100000
    4494:	ldmdavs	r1, {r8, r9, sl, sp}
    4498:			; <UNDEFINED> instruction: 0xf8df463e
    449c:			; <UNDEFINED> instruction: 0xf501a0ac
    44a0:	ldrbtmi	r4, [sl], #640	; 0x280
    44a4:	strmi	lr, [r6, #-2514]	; 0xfffff62e
    44a8:	bl	114a838 <error@@Base+0x113965c>
    44ac:	ldrbne	r0, [fp, r7, lsl #14]!
    44b0:	movweq	pc, #50115	; 0xc3c3	; <UNPREDICTABLE>
    44b4:	bl	118a728 <error@@Base+0x117954c>
    44b8:	sfmcs	f0, 4, [r1], {7}
    44bc:	cmpcc	r3, #323584	; 0x4f000
    44c0:	stmiami	r2, {r0, r1, r6, r9, fp, sp, lr, pc}^
    44c4:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    44c8:	stmdavs	r8, {r0, r3, r4, r5, r8, r9, fp, ip, lr, pc}
    44cc:	stmdbcc	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    44d0:	ldrsbtlt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    44d4:	svcmi	0x001e2400
    44d8:	ldrbtmi	r4, [fp], #648	; 0x288
    44dc:	streq	pc, [r0, #-79]	; 0xffffffb1
    44e0:	tstle	r3, pc, ror r4
    44e4:	stmdavs	r0, {r2, r3, r4, sp, lr, pc}
    44e8:	andsle	r4, r9, r8, lsl #5
    44ec:	movwcs	lr, #18896	; 0x49d0
    44f0:	svclt	0x000842ab
    44f4:	mvnsle	r4, r2, lsr #5
    44f8:			; <UNDEFINED> instruction: 0xf1004b16
    44fc:	stmibvs	r2, {r2, r3, r4, r8}
    4500:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4504:			; <UNDEFINED> instruction: 0xf7fd6818
    4508:	strcc	lr, [r1], #-3672	; 0xfffff1a8
    450c:	streq	pc, [r0, #-325]	; 0xfffffebb
    4510:	bl	1d55a28 <error@@Base+0x1d4484c>
    4514:	ble	485140 <error@@Base+0x473f64>
    4518:	stmdavs	r8, {r0, r3, r4, r5, fp, sp, lr}
    451c:	mvnle	r4, r8, lsl #5
    4520:	mvnsle	r2, r0, lsl #28
    4524:			; <UNDEFINED> instruction: 0x46584631
    4528:	cdp2	0, 5, cr15, cr8, cr12, {0}
    452c:			; <UNDEFINED> instruction: 0xf1453401
    4530:	strbmi	r0, [r4, #-1280]	; 0xfffffb00
    4534:	movweq	lr, #39797	; 0x9b75
    4538:	streq	pc, [r1], -pc, asr #32
    453c:	pop	{r2, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    4540:	svclt	0x00008ff8
    4544:	andeq	r8, r2, lr, ror #27
    4548:	strdeq	r6, [r2], -r2
    454c:	andeq	r0, r1, lr, asr #29
    4550:	muleq	r2, ip, sp
    4554:	andeq	r0, r0, r0, ror r1
    4558:	bmi	4971a4 <error@@Base+0x485fc8>
    455c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4560:			; <UNDEFINED> instruction: 0xb1bb681b
    4564:	ldmdapl	r1, {r4, r8, fp, lr}^
    4568:	ldmiblt	r9, {r0, r3, fp, sp, lr}
    456c:	tsteq	r4, r4, asr #4	; <UNPREDICTABLE>
    4570:	smlsdeq	r8, r9, r8, r5
    4574:	strbeq	sp, [sl], r9, lsl #8
    4578:			; <UNDEFINED> instruction: 0xf503d404
    457c:	ldmib	r3, {r7, r8, r9, lr}^
    4580:	ldrbmi	r0, [r0, -lr, lsl #2]!
    4584:	mrscs	r2, (UNDEF: 0)
    4588:	blmi	216350 <error@@Base+0x205174>
    458c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4590:	ldrbmi	r1, [r0, -r1, asr #15]!
    4594:	rscscc	pc, pc, pc, asr #32
    4598:	mvnscc	pc, pc, asr #32
    459c:	svclt	0x00004770
    45a0:	andeq	r8, r2, r0, lsr #26
    45a4:	andeq	r6, r2, r6, lsr r7
    45a8:	andeq	r0, r0, r0, ror #4
    45ac:	andeq	r0, r0, r0, lsl #3
    45b0:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    45b4:	orrlt	r6, fp, fp, lsl r8
    45b8:	vqshl.s8	d27, d16, d4
    45bc:	ldmne	ip, {r3, r5, r9}
    45c0:	vtst.8	d21, d20, d10
    45c4:	stmdavs	r4!, {r4, r5, r8, sl}^
    45c8:	cmpeq	r0, #1490944	; 0x16c000
    45cc:	stmiane	r0, {r0, r5, r6, r8, r9}^
    45d0:	bicsmi	lr, r2, r1, asr #20
    45d4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0x4770bc30
    45dc:	rscscc	pc, pc, pc, asr #32
    45e0:	mvnscc	pc, pc, asr #32
    45e4:	svclt	0x00004770
    45e8:	andeq	r8, r2, sl, asr #25
    45ec:	cfldr32mi	mvfx11, [r0], {112}	; 0x70
    45f0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    45f4:			; <UNDEFINED> instruction: 0xf7ffb1cb
    45f8:	mcrrne	12, 4, pc, r3, cr7	; <UNPREDICTABLE>
    45fc:	stmdavs	r3!, {r0, r2, r4, ip, lr, pc}
    4600:	teqeq	r0, r4, asr #4	; <UNPREDICTABLE>
    4604:	ldrbtvc	pc, [lr], #1601	; 0x641	; <UNPREDICTABLE>
    4608:	adcmi	r5, r2, #5898240	; 0x5a0000
    460c:	andcc	fp, r1, #156, 30	; 0x270
    4610:	stmdble	r9, {r1, r3, r4, r6, ip, lr}
    4614:	addmi	pc, r0, #12582912	; 0xc00000
    4618:	ldmib	r2, {r9, sl, sp}^
    461c:	strcc	r4, [r1], #-1290	; 0xfffffaf6
    4620:			; <UNDEFINED> instruction: 0x41756294
    4624:	ldrsbpl	r6, [lr], #-37	; 0xffffffdb
    4628:			; <UNDEFINED> instruction: 0xf04fbd70
    462c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4630:	andeq	r8, r2, ip, lsl #25
    4634:	cfldr32mi	mvfx11, [r8], {248}	; 0xf8
    4638:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    463c:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    4640:	blle	58e648 <error@@Base+0x57d46c>
    4644:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    4648:	stmdblt	r9, {r0, r4, r6, fp, sp, lr}^
    464c:			; <UNDEFINED> instruction: 0xf5036813
    4650:	ldmib	r3, {r7, r8, r9, lr}^
    4654:	strcc	r6, [r1, -lr, lsl #14]
    4658:			; <UNDEFINED> instruction: 0xf1b6bf08
    465c:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
    4660:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4664:			; <UNDEFINED> instruction: 0xf04f4b0f
    4668:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    466c:	stmiapl	r3!, {r9, sp}^
    4670:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    4674:	movwcs	r4, #6156	; 0x180c
    4678:	ldrbtmi	r6, [r8], #-83	; 0xffffffad
    467c:	cdp2	0, 2, cr15, cr10, cr12, {0}
    4680:	stmiapl	r3!, {r0, r1, sp, lr, pc}^
    4684:			; <UNDEFINED> instruction: 0x079b681b
    4688:			; <UNDEFINED> instruction: 0xf7ffd104
    468c:	blmi	204550 <error@@Base+0x1f3374>
    4690:	mvnsle	r3, r1
    4694:	strb	r6, [r3, r8, lsr #16]!
    4698:	andeq	r6, r2, sl, asr r6
    469c:	andeq	r0, r0, r0, ror r1
    46a0:	andeq	r8, r2, r6, lsr ip
    46a4:	andeq	r0, r0, ip, asr #4
    46a8:	andeq	r0, r1, lr, asr #26
    46ac:			; <UNDEFINED> instruction: 0x000001bc
    46b0:	push	{r0, r1, r3, r6, r8, r9, fp, lr}
    46b4:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    46b8:	ldrdge	pc, [r8, -pc]!	; <UNPREDICTABLE>
    46bc:	ldrdgt	pc, [r0], -r3
    46c0:			; <UNDEFINED> instruction: 0xf1bc44fa
    46c4:	rsbsle	r0, pc, r0, lsl #30
    46c8:	strmi	r4, [r4], -r7, asr #22
    46cc:			; <UNDEFINED> instruction: 0xf85a460d
    46d0:	ldmdavs	fp, {r0, r1, ip, sp}
    46d4:	cmnle	sl, r0, lsl #22
    46d8:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    46dc:	andne	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    46e0:	ldrble	r0, [r4], #-1806	; 0xfffff8f2
    46e4:	svclt	0x005906c8
    46e8:	orrmi	pc, r0, #12, 10	; 0x3000000
    46ec:	andcs	r3, r0, #56, 6	; 0xe0000000
    46f0:	svclt	0x00582300
    46f4:	movwcs	lr, #2515	; 0x9d3
    46f8:			; <UNDEFINED> instruction: 0xf1752c00
    46fc:	blle	10c4704 <error@@Base+0x10b3528>
    4700:	b	95190 <error@@Base+0x83fb4>
    4704:	bl	1cc4f18 <error@@Base+0x1cb3d3c>
    4708:	svclt	0x00b40005
    470c:	movwcs	r2, #769	; 0x301
    4710:	svccc	0x00fff1b2
    4714:	andcs	fp, r0, #12, 30	; 0x30
    4718:	andeq	pc, r1, #3
    471c:	strbeq	fp, [sl, r2, lsr #23]
    4720:	ldrbcc	lr, [r4], -pc, asr #20
    4724:	strbmi	lr, [r5], r6, asr #20
    4728:	strbcc	lr, [r5, -pc, asr #20]!
    472c:			; <UNDEFINED> instruction: 0xf50cd41b
    4730:	ldmib	r3, {r7, r8, r9, lr}^
    4734:	strmi	r8, [r9, #2310]!	; 0x906
    4738:	strmi	fp, [r0, #3848]!	; 0xf08
    473c:	vmov.i32	d29, #227	; 0x000000e3
    4740:	mrrcne	3, 0, r0, sl, cr9
    4744:	movwne	lr, #15116	; 0x3b0c
    4748:	andne	lr, r2, #12, 22	; 0x3000
    474c:	addsmi	r6, r3, #2539520	; 0x26c000
    4750:	ands	sp, r5, r3, lsl #2
    4754:	addsmi	r6, r3, #10158080	; 0x9b0000
    4758:	ldmib	r3, {r1, r4, ip, lr, pc}^
    475c:	addmi	r0, pc, #4, 2
    4760:	addmi	fp, r6, #8, 30
    4764:			; <UNDEFINED> instruction: 0xf50cd1f6
    4768:	vcgt.s8	d20, d20, d0
    476c:	vmvn.i32	d16, #49152	; 0x0000c000
    4770:	andcs	r0, r0, ip, lsl #8
    4774:	strvs	lr, [sl, -r3, asr #19]
    4778:	andmi	pc, r2, ip, asr #16
    477c:			; <UNDEFINED> instruction: 0x87f0e8bd
    4780:	bl	1d55c98 <error@@Base+0x1d44abc>
    4784:	ble	2053b0 <error@@Base+0x1f41d4>
    4788:	pop	{r0, sp}
    478c:	blmi	5e6754 <error@@Base+0x5d5578>
    4790:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4794:	bfine	r6, sl, #16, #4
    4798:	svcmi	0x0015e7ae
    479c:	ldreq	pc, [r8], -r4, asr #4
    47a0:	and	r4, sp, pc, ror r4
    47a4:			; <UNDEFINED> instruction: 0xff22f7ff
    47a8:	andcc	r4, r1, r2, lsl fp
    47ac:			; <UNDEFINED> instruction: 0xf85ad0ec
    47b0:	ldmdavs	fp, {r0, r1, ip, sp}
    47b4:			; <UNDEFINED> instruction: 0xd1e7079b
    47b8:	ldrtmi	r6, [r3], #-2107	; 0xfffff7c5
    47bc:	stmdbhi	r0, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    47c0:	bl	1e55e48 <error@@Base+0x1e44c6c>
    47c4:	blle	ffb453e0 <error@@Base+0xffb34204>
    47c8:	ldmfd	sp!, {sp}
    47cc:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, pc}
    47d0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    47d4:	vpadd.i8	<illegal reg q14.5>, q10, q4
    47d8:			; <UNDEFINED> instruction: 0xf85c0314
    47dc:	ldr	r1, [lr, r3]
    47e0:	andeq	r8, r2, r6, asr #23
    47e4:	ldrdeq	r6, [r2], -r4
    47e8:	andeq	r0, r0, r0, ror #4
    47ec:	andeq	r0, r0, r0, lsl #3
    47f0:	ldrdeq	r8, [r2], -ip
    47f4:			; <UNDEFINED> instruction: 0x000001bc
    47f8:	andcs	fp, r0, r0, ror r5
    47fc:			; <UNDEFINED> instruction: 0xf7ff2100
    4800:	movwlt	pc, #3927	; 0xf57	; <UNPREDICTABLE>
    4804:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    4808:	ldmdavs	r3, {r1, r3, r4, fp, sp, lr}
    480c:	svclt	0x0008429a
    4810:	andsle	r2, r8, r1
    4814:	strmi	lr, [r4, #-2515]	; 0xfffff62d
    4818:	strtmi	r4, [r9], -r0, lsr #12
    481c:	ldmib	r3, {r0, sp, lr, pc}^
    4820:	adcmi	r0, r0, #4, 2
    4824:	bl	1c5e898 <error@@Base+0x1c4d6bc>
    4828:	svclt	0x00bc0605
    482c:	strmi	r4, [sp], -r4, lsl #12
    4830:			; <UNDEFINED> instruction: 0xd1f4429a
    4834:			; <UNDEFINED> instruction: 0xf5022100
    4838:	vcgt.s8	d20, d20, d0
    483c:			; <UNDEFINED> instruction: 0x46080630
    4840:	strmi	lr, [sl, #-2499]	; 0xfffff63d
    4844:	ldflte	f5, [r0, #-580]!	; 0xfffffdbc
    4848:	andeq	r8, r2, r6, ror sl
    484c:	mcrmi	5, 1, fp, cr4, cr0, {3}
    4850:	ldrbtmi	r4, [lr], #-3364	; 0xfffff2dc
    4854:	ldmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
    4858:	vcgt.s8	d27, d4, d28
    485c:	stmiapl	r3!, {r2, r4, r8, r9}^
    4860:	strtle	r0, [r7], #-2011	; 0xfffff825
    4864:	stmiapl	fp!, {r5, r8, r9, fp, lr}^
    4868:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    486c:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4870:	ldreq	r5, [r8, -r3, ror #17]
    4874:			; <UNDEFINED> instruction: 0x06d9d419
    4878:			; <UNDEFINED> instruction: 0xf504d429
    487c:	ldmib	r4, {r7, sl, lr}^
    4880:	stfnee	f0, [sl], {14}
    4884:			; <UNDEFINED> instruction: 0xf1b0bf08
    4888:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
    488c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4890:	svclt	0x000ef7ff
    4894:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4898:			; <UNDEFINED> instruction: 0xd11e079b
    489c:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    48a0:	andcc	r4, r1, r2, lsl fp
    48a4:	strdcs	sp, [r0], -r6
    48a8:	blmi	473e70 <error@@Base+0x462c94>
    48ac:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    48b0:	strb	r1, [r6, r1, asr #15]!
    48b4:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    48b8:			; <UNDEFINED> instruction: 0xf00658e0
    48bc:			; <UNDEFINED> instruction: 0xf504fe43
    48c0:	ldmdavs	r4!, {r7, r8, r9, lr}
    48c4:	smlabteq	lr, r3, r9, lr
    48c8:	bicle	r2, fp, r0, lsl #24
    48cc:	pop	{r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    48d0:	andcs	r4, r0, r0, ror r0
    48d4:			; <UNDEFINED> instruction: 0xf7ff2100
    48d8:	andcs	fp, r1, fp, ror #29
    48dc:	svclt	0x0000bd70
    48e0:	andeq	r8, r2, sl, lsr #20
    48e4:	andeq	r6, r2, r0, asr #8
    48e8:	andeq	r0, r0, r0, ror #4
    48ec:			; <UNDEFINED> instruction: 0x000001bc
    48f0:	andeq	r0, r0, r0, lsl #3
    48f4:	push	{r0, r1, r2, r4, r8, r9, fp, lr}
    48f8:	ldrbtmi	r0, [fp], #-2288	; 0xfffff710
    48fc:			; <UNDEFINED> instruction: 0xb324681c
    4900:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4904:	ldrbeq	r5, [fp, r3, ror #17]
    4908:	stmdavs	r1!, {r0, r1, r2, r3, r4, sl, ip, lr, pc}
    490c:	strcs	r2, [r0, -r0, lsl #12]
    4910:	andsle	r4, r4, r1, lsr #5
    4914:	streq	lr, [r4, #-2513]	; 0xfffff62f
    4918:	cmneq	fp, #134217729	; 0x8000001
    491c:	bicsmi	lr, r0, #274432	; 0x43000
    4920:	stmibvs	fp, {r2, r3, r4, r7, r9, sl, lr}
    4924:	bl	49e950 <error@@Base+0x48d774>
    4928:			; <UNDEFINED> instruction: 0xf14c0b03
    492c:	ldrbmi	r0, [lr, #-3072]	; 0xfffff400
    4930:	andeq	lr, ip, r7, ror fp
    4934:			; <UNDEFINED> instruction: 0x465ebfbc
    4938:	adcmi	r4, r1, #108003328	; 0x6700000
    493c:	ldrtmi	sp, [r0], -sl, ror #3
    4940:	pop	{r0, r3, r4, r5, r9, sl, lr}
    4944:			; <UNDEFINED> instruction: 0xf7ff08f0
    4948:	pop	{r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, pc}
    494c:			; <UNDEFINED> instruction: 0xf7ff08f0
    4950:	svclt	0x0000bf7d
    4954:	andeq	r8, r2, r2, lsl #19
    4958:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    495c:	bcs	1e9cc <error@@Base+0xd7f0>
    4960:	vqadd.s8	d29, d4, d28
    4964:	ldmdapl	r3, {r4, r5, r8}^
    4968:	ldrbtlt	fp, [r0], #2947	; 0xb83
    496c:	strmi	pc, [r0, r2, lsl #10]
    4970:	ldmib	r7, {r3, r5, r8, r9, sl, ip, sp}^
    4974:	stmdacs	r1, {r8}
    4978:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    497c:	vqdmulh.s<illegal width 8>	d29, d4, d26
    4980:			; <UNDEFINED> instruction: 0xf1100314
    4984:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    4988:	ldrbcc	pc, [pc, #321]!	; 4ad1 <pclose@plt+0x27ed>	; <UNPREDICTABLE>
    498c:	ldrle	r0, [r3], #-2011	; 0xfffff825
    4990:	movweq	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
    4994:	bl	8bb14 <error@@Base+0x7a938>
    4998:	bl	895ac <error@@Base+0x783d0>
    499c:	ldmibvs	fp, {r1, r2, r9, sl, ip}
    49a0:			; <UNDEFINED> instruction: 0xd10342b3
    49a4:	ldmvs	fp, {r1, r2, r4, sp, lr, pc}
    49a8:			; <UNDEFINED> instruction: 0xd01342b3
    49ac:	ldrdeq	lr, [r4, -r3]
    49b0:	svclt	0x000842a9
    49b4:	mvnsle	r4, r0, lsr #5
    49b8:	teqeq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    49bc:	strmi	lr, [r0, #-2503]	; 0xfffff639
    49c0:	mvnsvc	pc, r1, asr #12
    49c4:	ldcllt	0, cr5, [r0], #836	; 0x344
    49c8:	blt	17c29cc <error@@Base+0x17b17f0>
    49cc:	subspl	r3, r3, r1, lsl #22
    49d0:	blt	16c29d4 <error@@Base+0x16b17f8>
    49d4:	rscscc	pc, pc, pc, asr #32
    49d8:			; <UNDEFINED> instruction: 0x4770bcf0
    49dc:	rscscc	pc, pc, pc, asr #32
    49e0:	svclt	0x00004770
    49e4:	andeq	r8, r2, r2, lsr #18
    49e8:	blle	38e9f0 <error@@Base+0x37d814>
    49ec:			; <UNDEFINED> instruction: 0xf5000280
    49f0:	ldrshcc	r5, [pc], -pc	; <UNPREDICTABLE>
    49f4:	tstle	r4, r0, asr #6
    49f8:	andcs	r4, r1, #7168	; 0x1c00
    49fc:	andsvs	r4, sl, fp, ror r4
    4a00:	blmi	1967c8 <error@@Base+0x1855ec>
    4a04:	andsvs	r4, r8, fp, ror r4
    4a08:	blmi	1567d0 <error@@Base+0x1455f4>
    4a0c:	rscscc	pc, pc, #79	; 0x4f
    4a10:	andsvs	r4, sl, fp, ror r4
    4a14:	svclt	0x00004770
    4a18:	andeq	r6, r2, r4, lsr #12
    4a1c:	andeq	r6, r2, ip, lsl r6
    4a20:	andeq	r6, r2, r0, lsl r6
    4a24:	ldrblt	r4, [r0, #2866]!	; 0xb32
    4a28:	addlt	r4, r3, fp, ror r4
    4a2c:	stccs	8, cr6, [r0], {28}
    4a30:	vhadd.s8	<illegal reg q14.5>, q2, q5
    4a34:	stmiapl	r3!, {r2, r4, r8, r9}^
    4a38:	strble	r0, [r7, #-2011]	; 0xfffff825
    4a3c:	adcmi	r6, r3, #2293760	; 0x230000
    4a40:			; <UNDEFINED> instruction: 0xf04fd008
    4a44:			; <UNDEFINED> instruction: 0xf04f30ff
    4a48:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    4a4c:	ldmdavs	fp, {r2, r8}
    4a50:	mvnsle	r4, r3, lsr #5
    4a54:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4a58:	stmiapl	r0!, {r9, sl, sp}^
    4a5c:			; <UNDEFINED> instruction: 0xf0062700
    4a60:	bmi	94402c <error@@Base+0x932e50>
    4a64:	teqeq	r8, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4a68:	ldrbtmi	r4, [sl], #-1052	; 0xfffffbe4
    4a6c:	lfmeq	f7, 1, [r0], #-272	; 0xfffffef0
    4a70:	andcs	r6, r0, #1376256	; 0x150000
    4a74:	stmib	r4, {r0, r1, r3, r5, sl, lr}^
    4a78:			; <UNDEFINED> instruction: 0xf5050100
    4a7c:	stmib	r1, {r7, r8, lr}^
    4a80:	stmib	r1, {r1, r2, r8, r9, sl, sp, lr}^
    4a84:	ldmib	r3, {r1, r3, r8, r9, sl, sp, lr}^
    4a88:			; <UNDEFINED> instruction: 0xf8450100
    4a8c:	b	140cac4 <error@@Base+0x13fb8e8>
    4a90:	tstle	fp, r1, lsl #4
    4a94:	tsteq	r4, r4, asr #4	; <UNPREDICTABLE>
    4a98:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4a9c:			; <UNDEFINED> instruction: 0xf04f586a
    4aa0:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    4aa4:			; <UNDEFINED> instruction: 0xf0226700
    4aa8:	rsbpl	r0, sl, r1, lsl #4
    4aac:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4ab0:	stmiapl	r8!, {sl, sp}^
    4ab4:	movwcs	r2, #512	; 0x200
    4ab8:			; <UNDEFINED> instruction: 0xf7fd9400
    4abc:	smlabtcc	r1, r6, sl, lr
    4ac0:			; <UNDEFINED> instruction: 0xf1b0bf08
    4ac4:	strdle	r3, [fp], -pc	; <UNPREDICTABLE>
    4ac8:	ldcllt	0, cr11, [r0, #12]!
    4acc:	strmi	pc, [r0], #1284	; 0x504
    4ad0:	rscscc	pc, pc, #79	; 0x4f
    4ad4:	mvnscc	pc, #79	; 0x4f
    4ad8:	movwcs	lr, #59844	; 0xe9c4
    4adc:	ldcllt	0, cr11, [r0, #12]!
    4ae0:	strtmi	r4, [r1], -r5, lsl #16
    4ae4:	andlt	r4, r3, r8, ror r4
    4ae8:	ldrhtmi	lr, [r0], #141	; 0x8d
    4aec:	bllt	1dc0b24 <error@@Base+0x1daf948>
    4af0:	andeq	r8, r2, r4, asr r8
    4af4:	andeq	r8, r2, r2, lsl r8
    4af8:	strdeq	r0, [r1], -r8
    4afc:	addlt	fp, r3, r0, lsl #10
    4b00:	andcs	r2, r1, #0, 2
    4b04:	mrsls	r2, LR_irq
    4b08:	b	fe7c2b04 <error@@Base+0xfe7b1928>
    4b0c:	andcc	r4, r1, r8
    4b10:	andcs	fp, r1, r8, lsl pc
    4b14:			; <UNDEFINED> instruction: 0xf85db003
    4b18:	svclt	0x0000fb04
    4b1c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    4b20:			; <UNDEFINED> instruction: 0xf503681b
    4b24:	ldmib	r2, {r7, r9, lr}^
    4b28:	stmib	r2, {r1, r2, r8}^
    4b2c:	ldrbmi	r0, [r0, -lr, lsl #2]!
    4b30:	andeq	r8, r2, lr, asr r7
    4b34:	bmi	dd7814 <error@@Base+0xdc6638>
    4b38:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4b3c:	strdlt	r4, [r5], r0
    4b40:			; <UNDEFINED> instruction: 0x4604589b
    4b44:			; <UNDEFINED> instruction: 0xf8df460e
    4b48:	ldmdavs	r8, {r4, r6, r7, ip, pc}
    4b4c:	movwls	r4, #13561	; 0x34f9
    4b50:	blx	ec0b74 <error@@Base+0xeaf998>
    4b54:			; <UNDEFINED> instruction: 0xf8c94605
    4b58:	cmplt	r0, r0
    4b5c:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4b60:	andcc	r5, r1, #15335424	; 0xea0000
    4b64:	rscpl	fp, ip, r8, lsl #30
    4b68:	pop	{r0, r2, ip, sp, pc}
    4b6c:			; <UNDEFINED> instruction: 0xf7ff43f0
    4b70:	vrecps.f32	<illegal reg q13.5>, q2, <illegal reg q4.5>
    4b74:	andcs	r0, r1, r0, asr #2
    4b78:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b7c:	eoreq	pc, r0, #68, 4	; 0x40000004
    4b80:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4b84:	cdpeq	2, 1, cr15, cr0, cr4, {2}
    4b88:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4b8c:	cfstr32mi	mvfx15, [r0], {0}
    4b90:	rsbsvs	r4, r8, r7, lsl #12
    4b94:	addpl	r6, r5, r8, lsr r0
    4b98:	sbcpl	r2, r6, r0, lsl #4
    4b9c:	stmib	ip, {r8, r9, sp}^
    4ba0:	stmib	ip, {r1, r2, r8, r9, sp}^
    4ba4:			; <UNDEFINED> instruction: 0xf107230a
    4ba8:			; <UNDEFINED> instruction: 0xf8c90310
    4bac:	bl	4bb4 <pclose@plt+0x28d0>
    4bb0:	vhsub.s8	d16, d4, d14
    4bb4:			; <UNDEFINED> instruction: 0xf04f0030
    4bb8:	ldrshtpl	r3, [sp], -pc
    4bbc:	rscscc	pc, pc, pc, asr #32
    4bc0:	andeq	pc, lr, r7, asr #16
    4bc4:	stmdbhi	lr, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4bc8:	movwcc	lr, #10691	; 0x29c3
    4bcc:	addsmi	r3, r3, #16, 6	; 0x40000000
    4bd0:			; <UNDEFINED> instruction: 0x07f3d1fa
    4bd4:	blls	f9bfc <error@@Base+0xe8a20>
    4bd8:	ldmdavs	r8, {r0, r3, r4, r5, r9, sl, lr}
    4bdc:			; <UNDEFINED> instruction: 0xf9f6f007
    4be0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    4be4:			; <UNDEFINED> instruction: 0xe7b9681d
    4be8:	movwcs	r2, #513	; 0x201
    4bec:	strtmi	r2, [r0], -r0, lsl #2
    4bf0:			; <UNDEFINED> instruction: 0xf7fd9100
    4bf4:	tstcc	r1, sl, lsr #20
    4bf8:			; <UNDEFINED> instruction: 0xf1b0bf01
    4bfc:	vrecps.f32	<illegal reg q9.5>, q10, <illegal reg q15.5>
    4c00:	ldmpl	fp!, {r2, r4, r9}
    4c04:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    4c08:	adcspl	fp, fp, r8, lsl #30
    4c0c:	svclt	0x0000e7e3
    4c10:	andeq	r6, r2, ip, asr r1
    4c14:	andeq	r0, r0, r4, asr r1
    4c18:	andeq	r8, r2, r0, lsr r7
    4c1c:	muleq	r2, sl, r6
    4c20:	blmi	af2408 <error@@Base+0xae122c>
    4c24:	ldrbtmi	r4, [fp], #-3371	; 0xfffff2d5
    4c28:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    4c2c:	vrhadd.s8	<illegal reg q13.5>, q2, q2
    4c30:	stmiapl	r2!, {r2, r4, r8, r9}^
    4c34:	svceq	0x000df012
    4c38:	tsteq	r2, r2	; <UNPREDICTABLE>
    4c3c:	cmnlt	r9, r1
    4c40:			; <UNDEFINED> instruction: 0x2601bdf8
    4c44:	mvnsle	r2, r0, lsl #18
    4c48:	svceq	0x000cf012
    4c4c:	orrlt	sp, r6, #39	; 0x27
    4c50:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4c54:	rscscc	pc, pc, #79	; 0x4f
    4c58:	ldcllt	0, cr5, [r8, #904]!	; 0x388
    4c5c:	adcmi	r6, r0, #32, 16	; 0x200000
    4c60:	ldmib	r0, {r0, r2, r3, ip, lr, pc}^
    4c64:	subsvs	r2, r3, r0, lsl #6
    4c68:			; <UNDEFINED> instruction: 0xf7fd601a
    4c6c:	stmdavs	r0!, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    4c70:	mvnsle	r4, r0, lsr #5
    4c74:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4c78:			; <UNDEFINED> instruction: 0xf00258e2
    4c7c:			; <UNDEFINED> instruction: 0xf5040102
    4c80:			; <UNDEFINED> instruction: 0xf1044080
    4c84:	andscc	r0, r0, r0, lsl r3
    4c88:	strteq	pc, [r0], -r4, asr #4
    4c8c:			; <UNDEFINED> instruction: 0x51a72700
    4c90:	movwcc	lr, #10691	; 0x29c3
    4c94:	addmi	r3, r3, #16, 6	; 0x40000000
    4c98:			; <UNDEFINED> instruction: 0x2600d1fa
    4c9c:	vaba.s8	q15, q10, q1
    4ca0:	stmiapl	r0!, {r4, r8, r9}^
    4ca4:	bl	1c2ca0 <error@@Base+0x1b1ac4>
    4ca8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    4cac:	mcrcs	8, 0, r6, cr0, cr12, {0}
    4cb0:	strtmi	sp, [r0], -lr, asr #3
    4cb4:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cb8:	blmi	2574e0 <error@@Base+0x246304>
    4cbc:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    4cc0:	stmiapl	fp!, {r1, r2, r4, sp, lr}^
    4cc4:	pop	{r3, r4, fp, sp, lr}
    4cc8:			; <UNDEFINED> instruction: 0xf00740f8
    4ccc:	svclt	0x0000b97f
    4cd0:	andeq	r8, r2, r6, asr r6
    4cd4:	andeq	r6, r2, ip, rrx
    4cd8:	ldrdeq	r8, [r2], -r2
    4cdc:			; <UNDEFINED> instruction: 0x000285be
    4ce0:	andeq	r0, r0, r4, asr r1
    4ce4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4ce8:	tstlt	r0, r8, lsl r8
    4cec:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4cf0:	ldrbmi	r5, [r0, -r0, asr #17]!
    4cf4:	muleq	r2, r6, r5
    4cf8:	svcmi	0x00f8e92d
    4cfc:	blcs	22d10 <error@@Base+0x11b34>
    4d00:	cdpmi	0, 3, cr13, cr5, cr4, {3}
    4d04:			; <UNDEFINED> instruction: 0xf8df2500
    4d08:			; <UNDEFINED> instruction: 0x460790d4
    4d0c:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4d10:	ldrbtmi	r4, [r9], #1150	; 0x47e
    4d14:	strvc	pc, [r0], r6, lsl #10
    4d18:			; <UNDEFINED> instruction: 0x46aa44f8
    4d1c:	suble	r2, ip, r2, ror #22
    4d20:	blcs	bbae5c <error@@Base+0xba9c80>
    4d24:	blcc	c38e6c <error@@Base+0xc27c90>
    4d28:	bcs	271898 <error@@Base+0x2606bc>
    4d2c:	stmdami	sp!, {r2, r3, r4, r5, r8, fp, ip, lr, pc}
    4d30:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    4d34:	blx	14c0d6c <error@@Base+0x14afb90>
    4d38:			; <UNDEFINED> instruction: 0xf7fd2001
    4d3c:	bl	2841d8 <error@@Base+0x272ffc>
    4d40:	strbmi	r0, [ip], -sl, lsl #22
    4d44:			; <UNDEFINED> instruction: 0xf804e005
    4d48:	bl	feadb954 <error@@Base+0xfeaca778>
    4d4c:	blcs	5964 <pclose@plt+0x3680>
    4d50:	adcsmi	sp, r4, #896	; 0x380
    4d54:	strdcs	sp, [r0, -r7]
    4d58:			; <UNDEFINED> instruction: 0xf00c4640
    4d5c:	andcs	pc, r1, pc, lsr sl	; <UNPREDICTABLE>
    4d60:	ldc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4d64:	blpl	82d7c <error@@Base+0x71ba0>
    4d68:	movweq	lr, #19371	; 0x4bab
    4d6c:	vldmiale	r0!, {d18-d17}
    4d70:	svceq	0x0000f1ba
    4d74:	ldrbmi	fp, [r3], -ip, asr #31
    4d78:	ldrmi	r2, [r9], #769	; 0x301
    4d7c:	svccc	0x0001f817
    4d80:	beq	40ec4 <error@@Base+0x2fce8>
    4d84:	bicle	r2, r9, r0, lsl #22
    4d88:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    4d8c:	orrvc	pc, r0, #12582912	; 0xc00000
    4d90:	andle	r4, r7, #641728512	; 0x26400000
    4d94:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    4d98:	orrvc	pc, r0, #12582912	; 0xc00000
    4d9c:	blpl	82dc8 <error@@Base+0x71bec>
    4da0:	mvnsle	r4, #641728512	; 0x26400000
    4da4:	svchi	0x00f8e8bd
    4da8:	blx	8d5da <error@@Base+0x7c3fe>
    4dac:			; <UNDEFINED> instruction: 0xf8173a0a
    4db0:	blcs	149bc <error@@Base+0x37e0>
    4db4:	blcs	18b915c <error@@Base+0x18a7f80>
    4db8:	strcs	sp, [r3, #-434]	; 0xfffffe4e
    4dbc:	blcs	18fecc0 <error@@Base+0x18edae4>
    4dc0:	strcs	fp, [r2, #-3848]	; 0xfffff0f8
    4dc4:			; <UNDEFINED> instruction: 0xe7b2d0bb
    4dc8:	ldr	r2, [r8, r0, lsl #10]!
    4dcc:	ldrdls	pc, [r0], -pc	; <UNPREDICTABLE>
    4dd0:	ldrbtmi	r4, [r9], #1565	; 0x61d
    4dd4:	svclt	0x0000e7de
    4dd8:	andeq	r8, r2, r4, ror r5
    4ddc:	andeq	r8, r2, r2, ror r5
    4de0:	andeq	r0, r1, r4, ror #13
    4de4:			; <UNDEFINED> instruction: 0x000106ba
    4de8:	strdeq	r8, [r2], -sl
    4dec:	andeq	r8, r2, lr, ror #9
    4df0:			; <UNDEFINED> instruction: 0x000284b2
    4df4:			; <UNDEFINED> instruction: 0x4604b570
    4df8:	stmdavc	r0, {r3, r6, r8, r9, ip, sp, pc}
    4dfc:	ldcmi	3, cr11, [sl, #-160]	; 0xffffff60
    4e00:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    4e04:	ldmdblt	r9, {r0, r3, r5, fp, sp, lr}
    4e08:			; <UNDEFINED> instruction: 0xf855e008
    4e0c:			; <UNDEFINED> instruction: 0xb1291f08
    4e10:			; <UNDEFINED> instruction: 0xf7fd4620
    4e14:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    4e18:	stmdavs	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4e1c:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
    4e20:	ldrsbne	pc, [r8, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    4e24:			; <UNDEFINED> instruction: 0xf505b191
    4e28:	and	r7, r2, ip, lsr #11
    4e2c:	svcne	0x000cf855
    4e30:	strtmi	fp, [r0], -r1, ror #2
    4e34:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e38:	mvnsle	r2, r0, lsl #16
    4e3c:			; <UNDEFINED> instruction: 0xf7ff68a8
    4e40:	stmdavs	fp!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    4e44:	tstlt	r3, r1
    4e48:	ldcllt	0, cr6, [r0, #-96]!	; 0xffffffa0
    4e4c:	andcs	fp, r0, lr, lsl #2
    4e50:	stmdami	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4e54:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4e58:			; <UNDEFINED> instruction: 0xf9c0f00c
    4e5c:			; <UNDEFINED> instruction: 0xf7fd2001
    4e60:			; <UNDEFINED> instruction: 0x4630fc93
    4e64:	svclt	0x0000bd70
    4e68:	muleq	r2, sl, r0
    4e6c:	andeq	r7, r2, lr, ror r0
    4e70:			; <UNDEFINED> instruction: 0x000105be
    4e74:	mvnsmi	lr, sp, lsr #18
    4e78:	addlt	r4, r2, pc, lsl #12
    4e7c:			; <UNDEFINED> instruction: 0xb1804690
    4e80:	strmi	r4, [r6], -pc, lsr #18
    4e84:	ldrbtmi	r7, [r9], #-2048	; 0xfffff800
    4e88:	ldrdne	pc, [r0, -r1]
    4e8c:	smlalbblt	fp, r0, r1, r1
    4e90:			; <UNDEFINED> instruction: 0x46044635
    4e94:			; <UNDEFINED> instruction: 0xf815e002
    4e98:	cmplt	ip, r1, lsl #30
    4e9c:	mrrccs	12, 2, r3, lr, cr0
    4ea0:	ldmdavc	r9, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    4ea4:	andsle	r2, r1, sl, lsr #18
    4ea8:	andlt	r6, r2, fp, lsr r0
    4eac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4eb0:	rscsle	r2, r6, r0, lsl #16
    4eb4:	andsle	r2, fp, sl, lsr #16
    4eb8:	ldrtmi	r2, [r0], -lr, ror #2
    4ebc:			; <UNDEFINED> instruction: 0xf7fd9301
    4ec0:	blls	7f3a0 <error@@Base+0x6e1c4>
    4ec4:	mvnle	r2, r0, lsl #16
    4ec8:			; <UNDEFINED> instruction: 0xe7ed4633
    4ecc:	stccs	8, cr7, [r0], {92}	; 0x5c
    4ed0:			; <UNDEFINED> instruction: 0xf1a4d0ea
    4ed4:	ldmdacs	r1, {r2, r5, r6}
    4ed8:	ldm	pc, {r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4edc:	msrcs	CPSR_sc, r0
    4ee0:			; <UNDEFINED> instruction: 0x21212121
    4ee4:			; <UNDEFINED> instruction: 0x21212921
    4ee8:			; <UNDEFINED> instruction: 0x21212121
    4eec:	stmdbne	r1!, {r0, r5, r8, sl, fp, sp}
    4ef0:	stccs	8, cr7, [r0], {116}	; 0x74
    4ef4:	ldmvc	r1!, {r0, r2, r4, r6, r7, ip, lr, pc}
    4ef8:	sbcsle	r2, r2, r0, lsl #18
    4efc:	strhcs	r1, [lr, #-192]!	; 0xffffff40
    4f00:			; <UNDEFINED> instruction: 0xf7fd9301
    4f04:	blls	7f35c <error@@Base+0x6e180>
    4f08:	bicle	r2, sl, r0, lsl #16
    4f0c:			; <UNDEFINED> instruction: 0xe7e04633
    4f10:			; <UNDEFINED> instruction: 0xf8c82101
    4f14:	movwcc	r1, #8192	; 0x2000
    4f18:	andlt	r6, r2, fp, lsr r0
    4f1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4f20:			; <UNDEFINED> instruction: 0xf8c82100
    4f24:	ldrb	r1, [r6, r0]!
    4f28:			; <UNDEFINED> instruction: 0xf8c82102
    4f2c:	ldrb	r1, [r2, r0]!
    4f30:			; <UNDEFINED> instruction: 0xf8c82104
    4f34:	strb	r1, [lr, r0]!
    4f38:			; <UNDEFINED> instruction: 0xf8c82108
    4f3c:	strb	r1, [sl, r0]!
    4f40:	strdeq	r8, [r2], -lr
    4f44:	andcs	r4, r6, sl, asr #18
    4f48:	ldrbtmi	fp, [r9], #-1520	; 0xfffffa10
    4f4c:			; <UNDEFINED> instruction: 0xf7fdb083
    4f50:	stmdami	r8, {r2, r3, r4, r6, r8, fp, sp, lr, pc}^
    4f54:			; <UNDEFINED> instruction: 0xf0044478
    4f58:	tstcs	r0, r7, ror sp	; <UNPREDICTABLE>
    4f5c:			; <UNDEFINED> instruction: 0xff4af7ff
    4f60:	stmdami	r5, {r3, r5, r6, r7, r8, ip, sp, pc}^
    4f64:	mcrrmi	13, 4, r4, r6, cr5
    4f68:			; <UNDEFINED> instruction: 0xf0044478
    4f6c:	ldrbtmi	pc, [sp], #-3437	; 0xfffff293	; <UNPREDICTABLE>
    4f70:	ldrbtmi	r4, [ip], #-2884	; 0xfffff4bc
    4f74:	orrvc	pc, r2, r4, lsl #10
    4f78:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    4f7c:			; <UNDEFINED> instruction: 0xf7ff9501
    4f80:	stmdami	r1, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    4f84:			; <UNDEFINED> instruction: 0xf0044478
    4f88:	blmi	104450c <error@@Base+0x1033330>
    4f8c:			; <UNDEFINED> instruction: 0xf5049a01
    4f90:	ldrbtmi	r7, [fp], #-388	; 0xfffffe7c
    4f94:	pop	{r0, r1, ip, sp, pc}
    4f98:			; <UNDEFINED> instruction: 0xf7ff40f0
    4f9c:	ldmdami	ip!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    4fa0:			; <UNDEFINED> instruction: 0xf0044478
    4fa4:			; <UNDEFINED> instruction: 0x4604fd51
    4fa8:	stc2	0, cr15, [lr, #16]
    4fac:	eorsle	r2, r5, r0, lsl #16
    4fb0:			; <UNDEFINED> instruction: 0xf7fd200e
    4fb4:	tstcs	r1, lr, lsr r9
    4fb8:			; <UNDEFINED> instruction: 0xff1cf7ff
    4fbc:	bicsle	r2, r0, r0, lsl #16
    4fc0:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    4fc4:	stc2l	0, cr15, [r0, #-16]
    4fc8:	stmdacs	r0, {r2, r9, sl, lr}
    4fcc:	ldmdbmi	r2!, {r6, ip, lr, pc}
    4fd0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4fd4:	svc	0x00a6f7fc
    4fd8:	ldmdami	r0!, {r5, r8, r9, ip, sp, pc}
    4fdc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4fe0:			; <UNDEFINED> instruction: 0xff08f7ff
    4fe4:			; <UNDEFINED> instruction: 0xd1bc2800
    4fe8:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fec:	andcs	r4, r0, #44, 22	; 0xb000
    4ff0:	ldrbtmi	r2, [fp], #-1283	; 0xfffffafd
    4ff4:			; <UNDEFINED> instruction: 0xf5034617
    4ff8:	strcs	r7, [r2], #-1664	; 0xfffff980
    4ffc:	bpl	fe25f008 <error@@Base+0xfe24de2c>
    5000:	svcmi	0x0080f411
    5004:	andsvc	fp, pc, r8, lsl pc	; <UNPREDICTABLE>
    5008:	streq	sp, [r9, r3, lsl #2]
    500c:	andsvc	fp, ip, ip, asr #30
    5010:	movwcc	r7, #4125	; 0x101d
    5014:	addsmi	r3, lr, #536870912	; 0x20000000
    5018:			; <UNDEFINED> instruction: 0xe7a2d1f0
    501c:			; <UNDEFINED> instruction: 0xf7ff4620
    5020:	ldr	pc, [lr, fp, ror #28]
    5024:			; <UNDEFINED> instruction: 0x4620491f
    5028:			; <UNDEFINED> instruction: 0xf7fc4479
    502c:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5030:	ldmdbmi	sp, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    5034:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5038:	svc	0x0074f7fc
    503c:	bicle	r2, ip, r0, lsl #16
    5040:			; <UNDEFINED> instruction: 0x4620491a
    5044:			; <UNDEFINED> instruction: 0xf7fc4479
    5048:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    504c:	strb	sp, [fp, r5, asr #3]
    5050:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    5054:	ldc2l	0, cr15, [r8], #16
    5058:	stmdacs	r0, {r2, r9, sl, lr}
    505c:	ldmdami	r5, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
    5060:			; <UNDEFINED> instruction: 0xf0044478
    5064:			; <UNDEFINED> instruction: 0x4604fcf1
    5068:	lslsle	r2, r0, #16
    506c:	svclt	0x0000e7bc
    5070:	andeq	r4, r1, sl, lsr #9
    5074:	ldrdeq	r0, [r1], -r8
    5078:	andeq	r0, r1, r8, lsl r5
    507c:	strheq	r6, [r2], -sl
    5080:	andeq	r8, r2, r2, lsl r3
    5084:	andeq	r0, r1, r2, lsl r5
    5088:	andeq	r0, r1, r4, lsl r5
    508c:	andeq	r0, r1, r6, lsl r5
    5090:	muleq	r1, r8, r4
    5094:	andeq	r0, r1, r2, lsl #9
    5098:	andeq	r0, r1, lr, lsl #9
    509c:	andeq	r0, r1, sl, lsl #9
    50a0:	muleq	r2, r2, r2
    50a4:	andeq	r0, r1, r0, asr #8
    50a8:	andeq	r0, r1, sl, lsr r4
    50ac:	andeq	r0, r1, r4, lsr r4
    50b0:	strdeq	r0, [r1], -sl
    50b4:	strdeq	r0, [r1], -r8
    50b8:	sbclt	r4, r0, #3072	; 0xc00
    50bc:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    50c0:	andeq	pc, r2, r0
    50c4:	svclt	0x00004770
    50c8:	andeq	r8, r2, r8, asr #3
    50cc:			; <UNDEFINED> instruction: 0xf010b2c2
    50d0:	ldrlt	r0, [r0, #-128]	; 0xffffff80
    50d4:	andle	fp, r4, r2, lsl #1
    50d8:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    50dc:	ldrdcc	pc, [r0, -r3]
    50e0:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    50e4:	cfstrspl	mvf4, [fp], {121}	; 0x79
    50e8:	strle	r0, [r5, #-1948]!	; 0xfffff864
    50ec:	andsle	r2, sl, fp, lsl sl
    50f0:			; <UNDEFINED> instruction: 0xf082b920
    50f4:	stcpl	0, cr0, [fp], {64}	; 0x40
    50f8:	strle	r0, [r9, #-1947]!	; 0xfffff865
    50fc:			; <UNDEFINED> instruction: 0x23204c19
    5100:	ldrmi	r9, [r9], -r1, lsl #4
    5104:	andcs	r4, r1, #124, 8	; 0x7c000000
    5108:	addvc	pc, r6, r4, lsl #10
    510c:	ldrdmi	pc, [r4, -r4]
    5110:			; <UNDEFINED> instruction: 0xf7fd9400
    5114:	ldmdami	r4, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    5118:			; <UNDEFINED> instruction: 0xf5004478
    511c:	andlt	r7, r2, r6, lsl #1
    5120:	bcs	6f4568 <error@@Base+0x6e338c>
    5124:	blmi	4798d4 <error@@Base+0x4686f8>
    5128:	subcc	pc, r5, #1342177284	; 0x50000004
    512c:	subeq	pc, r3, #192, 4
    5130:			; <UNDEFINED> instruction: 0xf8c3447b
    5134:	strb	r2, [lr, ip, lsl #2]!
    5138:			; <UNDEFINED> instruction: 0x23204c0d
    513c:	ldrbtmi	r9, [ip], #-513	; 0xfffffdff
    5140:	addvc	pc, r6, r1, lsl #10
    5144:	ldrmi	r2, [r9], -r1, lsl #4
    5148:			; <UNDEFINED> instruction: 0xf7fd9400
    514c:			; <UNDEFINED> instruction: 0xe7e2e8ba
    5150:			; <UNDEFINED> instruction: 0x23204c08
    5154:	ldrbtmi	r9, [ip], #-1
    5158:	svclt	0x0000e7f2
    515c:	andeq	r8, r2, sl, lsr #3
    5160:	andeq	r8, r2, r0, lsr #3
    5164:	andeq	r8, r2, r0, lsl #3
    5168:	andeq	r8, r2, ip, ror #2
    516c:	andeq	r8, r2, r4, asr r1
    5170:	andeq	r0, r1, lr, lsl #26
    5174:	andeq	r0, r1, lr, asr r3
    5178:	ldrle	r0, [r6, #-1539]	; 0xfffff9fd
    517c:	mvneq	pc, #0
    5180:	andsle	r2, r6, r0, asr #23
    5184:	mvnseq	pc, #0
    5188:	andsle	r2, r0, r0, ror #23
    518c:	mvnseq	pc, #0
    5190:			; <UNDEFINED> instruction: 0xd0102bf0
    5194:	mvnseq	pc, #0
    5198:	strdle	r2, [lr], -r8
    519c:	rscseq	pc, lr, r0
    51a0:	svclt	0x001428fc
    51a4:	andcs	r2, r6, r1
    51a8:	andcs	r4, r1, r0, ror r7
    51ac:	andcs	r4, r3, r0, ror r7
    51b0:	andcs	r4, r2, r0, ror r7
    51b4:	andcs	r4, r4, r0, ror r7
    51b8:	andcs	r4, r5, r0, ror r7
    51bc:	svclt	0x00004770
    51c0:			; <UNDEFINED> instruction: 0xf0027802
    51c4:	blcs	fff861c4 <error@@Base+0xfff74fe8>
    51c8:	ldrlt	sp, [r0, #-36]	; 0xffffffdc
    51cc:	ldrmi	r4, [r0], -r4, lsl #12
    51d0:			; <UNDEFINED> instruction: 0xffd2f7ff
    51d4:	lfmle	f4, 4, [fp], {136}	; 0x88
    51d8:	andsle	r2, sl, r1, lsl #16
    51dc:	eorle	r2, r2, r2, lsl #16
    51e0:	movweq	pc, #33216	; 0x81c0	; <UNPREDICTABLE>
    51e4:	mvnscc	pc, pc, asr #32
    51e8:	vpmax.u8	d15, d3, d1
    51ec:	addsmi	fp, sl, #-1342177267	; 0xb000000d
    51f0:	stmdacs	r1, {r1, r4, ip, lr, pc}
    51f4:			; <UNDEFINED> instruction: 0x4621dd15
    51f8:	addsmi	lr, r8, #1
    51fc:			; <UNDEFINED> instruction: 0x460bdd11
    5200:	svccs	0x0001f811
    5204:			; <UNDEFINED> instruction: 0xf0023302
    5208:	blne	6c5d10 <error@@Base+0x6b4b34>
    520c:	rscsle	r2, r4, r0, lsl #21
    5210:	ldclt	0, cr2, [r0, #-0]
    5214:	ldrbmi	r2, [r0, -r0]!
    5218:	andsmi	r7, sl, r3, ror #16
    521c:	mvnle	r2, r0, lsl #21
    5220:	strdcs	lr, [r1], -r6
    5224:	bcs	ff07466c <error@@Base+0xff063490>
    5228:	ldrb	sp, [r1, r5, ror #17]!
    522c:	movwcc	r6, #6147	; 0x1803
    5230:	addmi	r6, fp, #3
    5234:	ldrlt	sp, [r0], #-536	; 0xfffffde8
    5238:	blcs	8328c <error@@Base+0x720b0>
    523c:	strbeq	pc, [r0], #2	; <UNPREDICTABLE>
    5240:	andle	r2, sl, r0, asr #25
    5244:	strle	r0, [ip, #-1554]	; 0xfffff9ee
    5248:	andvs	r4, r3, fp, lsl #5
    524c:			; <UNDEFINED> instruction: 0xf813d209
    5250:			; <UNDEFINED> instruction: 0xf0022b01
    5254:	cfstrdcs	mvd0, [r0], {192}	; 0xc0
    5258:			; <UNDEFINED> instruction: 0xf002d1f4
    525c:	bcs	fff85e5c <error@@Base+0xfff74c80>
    5260:			; <UNDEFINED> instruction: 0xf85dd0f2
    5264:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5268:	svclt	0x00004770
    526c:			; <UNDEFINED> instruction: 0x4602b538
    5270:	strmi	r7, [r8], -r1, lsl #16
    5274:			; <UNDEFINED> instruction: 0xff80f7ff
    5278:	stmdacs	r4, {r1, fp, ip, sp}
    527c:	ldm	pc, {r0, r2, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5280:	ldrcs	pc, [pc, -r0]
    5284:	andeq	r4, r3, r3, lsr r5
    5288:			; <UNDEFINED> instruction: 0x07887853
    528c:			; <UNDEFINED> instruction: 0xf0007894
    5290:	ldmdbvc	r5, {r7, lr}^
    5294:			; <UNDEFINED> instruction: 0x061b78d1
    5298:	cmnpl	ip, #3	; <UNPREDICTABLE>
    529c:	ldreq	pc, [pc, #-5]!	; 529f <pclose@plt+0x2fbb>
    52a0:	ldmdbvc	r2, {r3, r4, r8, r9, lr}
    52a4:			; <UNDEFINED> instruction: 0x432804a3
    52a8:	cmneq	ip, #50331648	; 0x3000000	; <UNPREDICTABLE>
    52ac:	tstmi	r8, #603979776	; 0x24000000
    52b0:	cmncc	ip, r1, lsl #8	; <UNPREDICTABLE>
    52b4:	movwmi	r0, #33171	; 0x8193
    52b8:	cmnvs	ip, #50331648	; 0x3000000	; <UNPREDICTABLE>
    52bc:	ldclt	3, cr4, [r8, #-96]!	; 0xffffffa0
    52c0:	orreq	r7, r9, r0, asr r8
    52c4:	mvnsvs	pc, r1, lsl #8
    52c8:	eorseq	pc, pc, r0
    52cc:	ldclt	3, cr4, [r8, #-32]!	; 0xffffffe0
    52d0:	movweq	r7, #34899	; 0x8853
    52d4:	addlt	r7, r1, #9568256	; 0x920000
    52d8:			; <UNDEFINED> instruction: 0xf0020198
    52dc:	vst2.8	{d0-d3}, [r0 :256]
    52e0:	movwmi	r6, #32892	; 0x807c
    52e4:	ldclt	3, cr4, [r8, #-96]!	; 0xffffffa0
    52e8:	streq	r7, [r8], #2131	; 0x853
    52ec:	vst2.32	{d7-d8}, [r0 :64], r4
    52f0:	ldmvc	r2, {r5, r6, r7, r8, ip}^
    52f4:	vst2.8	{d0-d3}, [r0 :64], r8
    52f8:			; <UNDEFINED> instruction: 0xf002307c
    52fc:	movwmi	r0, #33343	; 0x823f
    5300:	tstmi	r0, #-1073741784	; 0xc0000028
    5304:	cmnvs	ip, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5308:	ldclt	3, cr4, [r8, #-96]!	; 0xffffffa0
    530c:			; <UNDEFINED> instruction: 0x06087853
    5310:			; <UNDEFINED> instruction: 0xf0007894
    5314:	ldmdbvc	r5, {r6, r8, ip, sp, lr}
    5318:	ldmvc	r2, {r0, r1, r3, r4, r7, sl}^
    531c:	rsbseq	pc, ip, r3, lsl #8
    5320:	teqeq	pc, #5	; <UNPREDICTABLE>
    5324:			; <UNDEFINED> instruction: 0x03214308
    5328:	strmi	lr, [r8], -r1, asr #15
    532c:	svclt	0x0000bd38
    5330:	ldrblt	r4, [r0, #2870]!	; 0xb36
    5334:	stmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    5338:	ldrdcs	pc, [r0, -r3]
    533c:	sfmne	f3, 3, [r5], #-812	; 0xfffffcd4
    5340:	svclt	0x00182a00
    5344:	stmdale	r2, {r0, r1, r2, r3, r4, r5, r6, r8, fp, sp}
    5348:	eorvc	r6, r3, r5
    534c:			; <UNDEFINED> instruction: 0xf5b1bdf0
    5350:			; <UNDEFINED> instruction: 0xf0036f00
    5354:	vbic.i32	d16, #40704	; 0x00009f00
    5358:			; <UNDEFINED> instruction: 0xf0431687
    535c:	tstle	r5, #128, 4
    5360:	svccc	0x0080f5b1
    5364:	ldrteq	pc, [pc], -r6	; <UNPREDICTABLE>
    5368:	movwcc	pc, #29633	; 0x73c1	; <UNPREDICTABLE>
    536c:	streq	pc, [r0], r6, asr #32
    5370:			; <UNDEFINED> instruction: 0xf063d215
    5374:	andvs	r0, r5, pc, lsl r3
    5378:	stmdavs	r3, {r0, r1, r5, ip, sp, lr}
    537c:	andvs	r1, r1, r9, asr ip
    5380:	stmdavs	r3, {r1, r2, r3, r4, ip, sp, lr}
    5384:	andvs	r1, r1, r9, asr ip
    5388:	ldcllt	0, cr7, [r0, #104]!	; 0x68
    538c:			; <UNDEFINED> instruction: 0xf0666005
    5390:	eorvc	r0, r6, pc, lsr r6
    5394:	mrrcne	8, 0, r6, r9, cr3
    5398:	andsvc	r6, sl, r1
    539c:			; <UNDEFINED> instruction: 0xf5b1bdf0
    53a0:			; <UNDEFINED> instruction: 0xf0031f00
    53a4:	vbic.i32	d16, #40704	; 0x00009f00
    53a8:			; <UNDEFINED> instruction: 0xf0434c87
    53ac:	tstle	r7, #128, 14	; 0x2000000
    53b0:	svcvs	0x0080f1b1
    53b4:	ldceq	0, cr15, [pc], #-48	; 538c <pclose@plt+0x30a8>
    53b8:	vnmlavs.f32	s28, s2, s30
    53bc:	stceq	0, cr15, [r0], {76}	; 0x4c
    53c0:			; <UNDEFINED> instruction: 0xf06ed214
    53c4:	andvs	r0, r5, pc, lsl #28
    53c8:	and	pc, r0, r4, lsl #17
    53cc:	mrrcne	8, 0, r6, r9, cr3
    53d0:			; <UNDEFINED> instruction: 0xf8836001
    53d4:	stmdavs	r3, {lr, pc}
    53d8:	andvs	r1, r1, r9, asr ip
    53dc:	bfc	r7, #0, #13
    53e0:	stceq	0, cr15, [pc], {108}	; 0x6c
    53e4:			; <UNDEFINED> instruction: 0xf8846005
    53e8:	ldrb	ip, [r4, r0]!
    53ec:	orrvc	pc, r0, #67108867	; 0x4000003
    53f0:			; <UNDEFINED> instruction: 0xf0636005
    53f4:	eorvc	r0, r3, pc, lsl #6
    53f8:			; <UNDEFINED> instruction: 0xf00e6801
    53fc:			; <UNDEFINED> instruction: 0xf063033f
    5400:	mcrrne	3, 7, r0, ip, cr15
    5404:	andvc	r6, fp, r4
    5408:	svclt	0x0000e7e0
    540c:	andeq	r7, r2, r0, asr pc
    5410:			; <UNDEFINED> instruction: 0x4605b538
    5414:	stmdavs	ip!, {r1, r2, r3, r4, r8, r9, fp, lr}
    5418:			; <UNDEFINED> instruction: 0xf8d3447b
    541c:	ldmdblt	r8!, {r8}
    5420:			; <UNDEFINED> instruction: 0xdd2b2900
    5424:	svclt	0x00384294
    5428:	bleq	83480 <error@@Base+0x722a4>
    542c:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    5430:	vstrle.16	s4, [lr, #-0]	; <UNPREDICTABLE>
    5434:			; <UNDEFINED> instruction: 0xf7ff7820
    5438:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    543c:	svclt	0x00844293
    5440:	andcs	r4, r0, r4, lsl r6
    5444:			; <UNDEFINED> instruction: 0x4620d8f2
    5448:			; <UNDEFINED> instruction: 0xf7ff461c
    544c:	eorvs	pc, ip, pc, lsl #30
    5450:	addsmi	fp, r4, #56, 26	; 0xe00
    5454:	andcs	sp, r0, r4, lsl #16
    5458:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    545c:	rscsle	r4, sl, r2, lsr #5
    5460:			; <UNDEFINED> instruction: 0xf8144621
    5464:			; <UNDEFINED> instruction: 0xf0033d01
    5468:	blcs	fe006370 <error@@Base+0xfdff5194>
    546c:	addsmi	sp, r1, #246	; 0xf6
    5470:	strtmi	sp, [r0], -fp, lsl #18
    5474:	mrc2	7, 7, pc, cr10, cr15, {7}
    5478:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    547c:	ldmible	r5, {r2, r4, r7, r9, lr}^
    5480:	stceq	8, cr15, [r1], {20}
    5484:	eorvs	r3, ip, r1, lsl #24
    5488:			; <UNDEFINED> instruction: 0x460cbd38
    548c:	svclt	0x0000e7e3
    5490:	andeq	r7, r2, ip, ror #28
    5494:	ldrbtlt	r4, [r0], #-2850	; 0xfffff4de
    5498:	mcrmi	4, 1, r4, cr2, cr11, {3}
    549c:	subspl	pc, r4, #13828096	; 0xd30000
    54a0:	stmdavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    54a4:	tstle	r4, #144, 4
    54a8:	subscs	pc, r8, #13828096	; 0xd30000
    54ac:	ldrle	r3, [r0], #-2561	; 0xfffff5ff
    54b0:	stmne	fp, {r8, sp}
    54b4:	bl	149628 <error@@Base+0x13844c>
    54b8:	stmdavs	r4!, {r0, r1, r6, r7, sl}^
    54bc:	svclt	0x008842a0
    54c0:	stmdale	r4, {r0, r3, r4, r6, sl, fp, ip}
    54c4:	eorsmi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    54c8:	adcmi	r1, r0, #1440	; 0x5a0
    54cc:	addsmi	sp, r1, #1342177282	; 0x50000002
    54d0:	blmi	57cc94 <error@@Base+0x56bab8>
    54d4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    54d8:	andsle	r2, fp, r2, lsl #22
    54dc:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    54e0:	subspl	pc, ip, #13828096	; 0xd30000
    54e4:	addsmi	r6, r0, #2752512	; 0x2a0000
    54e8:			; <UNDEFINED> instruction: 0xf8d3d314
    54ec:	bcc	4de74 <error@@Base+0x3cc98>
    54f0:	tstcs	r0, r0, lsl r4
    54f4:	subsne	r1, fp, fp, lsl #17
    54f8:	strbeq	lr, [r3], #2821	; 0xb05
    54fc:	adcmi	r6, r0, #100, 16	; 0x640000
    5500:	mrrcne	15, 8, fp, r9, cr8
    5504:			; <UNDEFINED> instruction: 0xf855d804
    5508:	mrcne	0, 2, r4, cr10, cr3, {1}
    550c:	andle	r4, r4, #160, 4
    5510:	sfmle	f4, 2, [pc, #580]!	; 575c <pclose@plt+0x3478>
    5514:	ldcllt	0, cr2, [r0], #-0
    5518:	andcs	r4, r1, r0, ror r7
    551c:			; <UNDEFINED> instruction: 0x4770bc70
    5520:	andeq	r6, r2, r4, lsl #20
    5524:	strdeq	r5, [r2], -r4
    5528:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    552c:			; <UNDEFINED> instruction: 0x000269be
    5530:	ldrbtlt	r4, [r0], #-2851	; 0xfffff4dd
    5534:	mcrmi	4, 1, r4, cr3, cr11, {3}
    5538:	rsbpl	pc, r4, #13828096	; 0xd30000
    553c:	stmdavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5540:	tstle	r4, #144, 4
    5544:	rsbcs	pc, r8, #13828096	; 0xd30000
    5548:	ldrle	r3, [r0], #-2561	; 0xfffff5ff
    554c:	stmne	fp, {r8, sp}
    5550:	bl	1496c4 <error@@Base+0x1384e8>
    5554:	stmdavs	r4!, {r0, r1, r6, r7, sl}^
    5558:	svclt	0x008842a0
    555c:	stmdale	r4, {r0, r3, r4, r6, sl, fp, ip}
    5560:	eorsmi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5564:	adcmi	r1, r0, #1440	; 0x5a0
    5568:	addsmi	sp, r1, #1610612738	; 0x60000002
    556c:	blmi	5bcd30 <error@@Base+0x5abb54>
    5570:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5574:	andle	r2, r2, r2, lsl #22
    5578:	ldcllt	0, cr2, [r0], #-0
    557c:	blmi	4d7344 <error@@Base+0x4c6168>
    5580:			; <UNDEFINED> instruction: 0xf8d3447b
    5584:	stmdavs	sl!, {r2, r3, r4, r6, r9, ip, lr}
    5588:	mvnsle	r4, #144, 4
    558c:	rsbcs	pc, r0, #13828096	; 0xd30000
    5590:	ldrbtle	r3, [r1], #2561	; 0xa01
    5594:	stmne	fp, {r8, sp}
    5598:	bl	14970c <error@@Base+0x138530>
    559c:	stmdavs	r4!, {r0, r1, r6, r7, sl}^
    55a0:	svclt	0x008842a0
    55a4:	stmdale	r4, {r0, r3, r4, r6, sl, fp, ip}
    55a8:	eorsmi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    55ac:	adcmi	r1, r0, #1440	; 0x5a0
    55b0:	addmi	sp, sl, #536870912	; 0x20000000
    55b4:	ldrb	sp, [pc, pc, ror #21]
    55b8:	ldcllt	0, cr2, [r0], #-4
    55bc:	svclt	0x00004770
    55c0:	andeq	r6, r2, r8, ror #18
    55c4:	andeq	r5, r2, r8, asr r7
    55c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    55cc:	andeq	r6, r2, ip, lsl r9
    55d0:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    55d4:	ldrdne	pc, [r0, -r2]
    55d8:	sbclt	fp, r0, #540672	; 0x84000
    55dc:			; <UNDEFINED> instruction: 0xf0005c10
    55e0:	ldrbmi	r0, [r0, -r1]!
    55e4:	svclt	0x00a4f7ff
    55e8:			; <UNDEFINED> instruction: 0x00027cb2
    55ec:	ldmdacs	fp, {r0, r1, r3, r4, r5, r9, fp, lr}
    55f0:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    55f4:	addlt	fp, r4, r0, ror r5
    55f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    55fc:			; <UNDEFINED> instruction: 0xf04f9303
    5600:	eorsle	r0, r7, r0, lsl #6
    5604:			; <UNDEFINED> instruction: 0x4604287f
    5608:	ldcmi	8, cr13, [r6, #-148]!	; 0xffffff6c
    560c:	cfstrspl	mvf4, [fp], #-500	; 0xfffffe0c
    5610:	ldrle	r0, [r1, #-1946]	; 0xfffff866
    5614:	subeq	pc, r0, #128	; 0x80
    5618:	ldreq	r5, [fp, fp, lsr #25]
    561c:	cfldrsmi	mvf13, [r2], #-256	; 0xffffff00
    5620:	sbcslt	r2, r2, #32, 6	; 0x80000000
    5624:	addsvc	pc, r6, r5, lsl #10
    5628:	andls	r4, r1, #124, 8	; 0x7c000000
    562c:	andcs	r4, r1, #26214400	; 0x1900000
    5630:			; <UNDEFINED> instruction: 0xf7fc9400
    5634:	eor	lr, r5, r6, asr #28
    5638:			; <UNDEFINED> instruction: 0xff7af7ff
    563c:	teqle	fp, r0, lsl #16
    5640:	ldrvc	pc, [r6, #1285]	; 0x505
    5644:	stmdage	r2, {r1, r8, sl, ip, pc}
    5648:			; <UNDEFINED> instruction: 0xf7ff4621
    564c:	blls	c5018 <error@@Base+0xb3e3c>
    5650:	andsvc	r2, sl, r0, lsl #4
    5654:			; <UNDEFINED> instruction: 0xf7ffe016
    5658:	bllt	1a4540c <error@@Base+0x1a34230>
    565c:			; <UNDEFINED> instruction: 0xf64f4b23
    5660:	b	d2225c <error@@Base+0xd11080>
    5664:	svclt	0x00280424
    5668:	ldrbtmi	r4, [fp], #-1556	; 0xfffff9ec
    566c:	orrsvc	pc, r6, #12582912	; 0xc00000
    5670:	strb	r9, [r8, r2, lsl #6]!
    5674:	vpadd.i8	d20, d5, d14
    5678:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d0, d1[1]
    567c:	ldrbtmi	r0, [fp], #-579	; 0xfffffdbd
    5680:	smlawtcs	ip, r3, r8, pc	; <UNPREDICTABLE>
    5684:	blmi	597ef8 <error@@Base+0x586d1c>
    5688:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    568c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    5690:	addsvc	pc, r6, r0, lsl #10
    5694:	blls	df704 <error@@Base+0xce528>
    5698:	tstle	ip, sl, asr r0
    569c:	ldcllt	0, cr11, [r0, #-16]!
    56a0:	ldrdvs	pc, [r4, -r5]
    56a4:	andls	r2, r1, r0, lsr #6
    56a8:			; <UNDEFINED> instruction: 0xf5054619
    56ac:	andcs	r7, r1, #150	; 0x96
    56b0:			; <UNDEFINED> instruction: 0xf7fc9600
    56b4:	strb	lr, [r5, r6, lsl #28]!
    56b8:			; <UNDEFINED> instruction: 0x23204a10
    56bc:	ldrmi	r9, [r9], -r1, lsl #8
    56c0:			; <UNDEFINED> instruction: 0xf502447a
    56c4:			; <UNDEFINED> instruction: 0x46147096
    56c8:			; <UNDEFINED> instruction: 0xf8d42201
    56cc:	strls	r4, [r0], #-264	; 0xfffffef8
    56d0:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    56d4:			; <UNDEFINED> instruction: 0xf7fce7d6
    56d8:	svclt	0x0000eca0
    56dc:	andeq	r5, r2, r2, lsr #13
    56e0:	muleq	r0, ip, r1
    56e4:	andeq	r7, r2, r8, ror ip
    56e8:	andeq	pc, r0, ip, lsl #29
    56ec:	andeq	r7, r2, sl, lsl ip
    56f0:	andeq	r7, r2, r6, lsl #24
    56f4:	andeq	r5, r2, ip, lsl #12
    56f8:	strdeq	r7, [r2], -r6
    56fc:	andeq	r7, r2, r4, asr #23
    5700:	ldrtlt	r4, [r0], #-2833	; 0xfffff4ef
    5704:			; <UNDEFINED> instruction: 0xf8d3447b
    5708:	stmdavs	sl!, {r2, r3, r5, r6, r9, ip, lr}
    570c:	tstle	r4, #144, 4
    5710:	rsbscs	pc, r0, #13828096	; 0xd30000
    5714:	ldrle	r3, [r0], #-2561	; 0xfffff5ff
    5718:	stmne	fp, {r8, sp}
    571c:	bl	149890 <error@@Base+0x1386b4>
    5720:	stmdavs	r4!, {r0, r1, r6, r7, sl}^
    5724:	svclt	0x008842a0
    5728:	stmdale	r4, {r0, r3, r4, r6, sl, fp, ip}
    572c:	eorsmi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5730:	adcmi	r1, r0, #1440	; 0x5a0
    5734:	addsmi	sp, r1, #4, 4	; 0x40000000
    5738:	andcs	sp, r0, pc, ror #27
    573c:			; <UNDEFINED> instruction: 0x4770bc30
    5740:	ldclt	0, cr2, [r0], #-4
    5744:	svclt	0x00004770
    5748:	muleq	r2, r8, r7
    574c:	movtvs	pc, #16960	; 0x4240	; <UNPREDICTABLE>
    5750:	mulle	r1, r8, r2
    5754:	ldrbmi	r2, [r0, -r0]!
    5758:	andeq	pc, r2, r1, lsr #32
    575c:	msrvs	R10_usr, r1
    5760:	msrvs	CPSR_sc, #64, 4
    5764:	svclt	0x00184298
    5768:	svclt	0x00942901
    576c:	andcs	r2, r0, r1
    5770:	svclt	0x00004770
    5774:	mvnsmi	lr, sp, lsr #18
    5778:	addlt	r2, r2, r1, lsl #20
    577c:	ldrmi	r4, [pc], -ip, lsl #12
    5780:	strmi	r9, [r8], -r1
    5784:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    5788:			; <UNDEFINED> instruction: 0xf7ffd01b
    578c:	strcs	pc, [r0, #-3887]	; 0xfffff0d1
    5790:	strtmi	r4, [r0], -r6, lsl #12
    5794:	mrc2	7, 3, pc, cr14, cr15, {7}
    5798:	eorsvs	fp, sp, r8, asr #2
    579c:	svceq	0x0000f1b8
    57a0:			; <UNDEFINED> instruction: 0xf8c8d001
    57a4:	ldrtmi	r5, [r0], -r0
    57a8:	pop	{r1, ip, sp, pc}
    57ac:			; <UNDEFINED> instruction: 0x462081f0
    57b0:	mrc2	7, 5, pc, cr14, cr15, {7}
    57b4:	cmplt	r8, r5, lsl #12
    57b8:			; <UNDEFINED> instruction: 0xf7fc4630
    57bc:			; <UNDEFINED> instruction: 0x4605ecb2
    57c0:			; <UNDEFINED> instruction: 0xf7ffe7eb
    57c4:	strmi	pc, [r6], -r3, lsl #25
    57c8:	stc	7, cr15, [sl], #1008	; 0x3f0
    57cc:	strb	r4, [r4, r5, lsl #12]!
    57d0:			; <UNDEFINED> instruction: 0xf04f4a09
    57d4:	stmdage	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    57d8:			; <UNDEFINED> instruction: 0xf7ff447a
    57dc:			; <UNDEFINED> instruction: 0x4621fe19
    57e0:			; <UNDEFINED> instruction: 0xffb4f7ff
    57e4:	bicsle	r2, r8, r0, lsl #16
    57e8:			; <UNDEFINED> instruction: 0xf7ff4620
    57ec:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    57f0:	strcs	fp, [r2, #-3860]	; 0xfffff0ec
    57f4:	ldrb	r2, [r0, r1, lsl #10]
    57f8:	strdeq	r7, [r2], -r8
    57fc:			; <UNDEFINED> instruction: 0x4615b570
    5800:	addlt	r4, r4, r9, lsl #20
    5804:			; <UNDEFINED> instruction: 0xf04f460b
    5808:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
    580c:	strmi	r6, [r4], -r6, lsl #16
    5810:			; <UNDEFINED> instruction: 0xf7ff9303
    5814:	blls	105010 <error@@Base+0xf3e34>
    5818:	stmdavs	r0!, {r0, r9, sl, lr}
    581c:	bne	caac24 <error@@Base+0xc99a48>
    5820:			; <UNDEFINED> instruction: 0xffa8f7ff
    5824:	ldcllt	0, cr11, [r0, #-16]!
    5828:	andeq	r7, r2, r6, asr #23
    582c:	blmi	8580b4 <error@@Base+0x846ed8>
    5830:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    5834:	addlt	r4, r5, r0, lsr #24
    5838:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    583c:	movwls	r6, #14363	; 0x381b
    5840:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5844:	stmdacs	r0, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5848:	stmdacc	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    584c:	lfmle	f4, 4, [fp, #-616]	; 0xfffffd98
    5850:	cdpge	15, 0, cr10, cr1, cr2, {0}
    5854:	streq	pc, [r8, #-1540]	; 0xfffff9fc
    5858:			; <UNDEFINED> instruction: 0x4631463a
    585c:			; <UNDEFINED> instruction: 0xf7ff4628
    5860:	and	pc, r1, sp, asr #31
    5864:	blx	1bc3864 <error@@Base+0x1bb2688>
    5868:	blcs	2c478 <error@@Base+0x1b29c>
    586c:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    5870:	lfmle	f1, 3, [r7], #8
    5874:	stmdacc	r0, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5878:			; <UNDEFINED> instruction: 0xf8d49901
    587c:	bne	16cf894 <error@@Base+0x16be6b8>
    5880:	stmdacc	r0, {r2, r6, r7, fp, ip, sp, lr, pc}
    5884:	sfmle	f4, 2, [r7], #588	; 0x24c
    5888:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    588c:	stmdacs	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5890:			; <UNDEFINED> instruction: 0xf8c3441a
    5894:	bmi	28f8bc <error@@Base+0x27e6e0>
    5898:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    589c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    58a0:	subsmi	r9, sl, r3, lsl #22
    58a4:	andlt	sp, r5, r1, lsl #2
    58a8:			; <UNDEFINED> instruction: 0xf7fcbdf0
    58ac:	svclt	0x0000ebb6
    58b0:	andeq	r5, r2, r2, ror #8
    58b4:	muleq	r0, ip, r1
    58b8:	muleq	r2, r6, fp
    58bc:	andeq	r7, r2, r6, asr #22
    58c0:	strdeq	r5, [r2], -sl
    58c4:	push	{r0, r1, r6, r7, fp, sp, lr}
    58c8:			; <UNDEFINED> instruction: 0x460441f0
    58cc:	svcmi	0x000bb18b
    58d0:			; <UNDEFINED> instruction: 0xf04f460e
    58d4:	ldrbtmi	r0, [pc], #-2048	; 58dc <pclose@plt+0x35f8>
    58d8:	ldrtmi	r6, [sl], -r5, lsr #18
    58dc:	ldrtmi	r2, [r0], -r1, lsl #2
    58e0:			; <UNDEFINED> instruction: 0xf7fcb11d
    58e4:			; <UNDEFINED> instruction: 0xf8c4ec80
    58e8:	stmdavs	r4!, {r4, pc}
    58ec:	blcs	1fc80 <error@@Base+0xeaa4>
    58f0:	movwcs	sp, #498	; 0x1f2
    58f4:	pop	{r0, r1, r5, r8, sp, lr}
    58f8:	svclt	0x000081f0
    58fc:	andeq	r0, r1, lr, asr #1
    5900:	andle	r2, sl, r1, lsl r8
    5904:	tstle	r5, r2, lsl r8
    5908:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    590c:	andvs	pc, r1, r0, lsl #10
    5910:	blt	ff6c1928 <error@@Base+0xff6b074c>
    5914:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    5918:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    591c:			; <UNDEFINED> instruction: 0xf5004478
    5920:			; <UNDEFINED> instruction: 0xf0046001
    5924:	svclt	0x0000bab7
    5928:	andeq	r7, r2, r6, asr #21
    592c:	muleq	r1, r6, r0
    5930:			; <UNDEFINED> instruction: 0x00027ab4
    5934:	ldrblt	r4, [r0, #-2081]!	; 0xfffff7df
    5938:	addlt	r4, r4, r8, ror r4
    593c:			; <UNDEFINED> instruction: 0xf884f004
    5940:			; <UNDEFINED> instruction: 0xf0044604
    5944:	stmiblt	r8!, {r0, r6, r7, fp, ip, sp, lr, pc}
    5948:	blcs	b639dc <error@@Base+0xb52800>
    594c:	ldmdbmi	ip, {r0, r1, r3, ip, lr, pc}
    5950:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5954:	bl	4394c <error@@Base+0x32770>
    5958:	strtmi	fp, [r0], -r0, asr #2
    595c:	pop	{r2, ip, sp, pc}
    5960:			; <UNDEFINED> instruction: 0xf7fc4070
    5964:	stmdavc	r3!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
    5968:	mvnsle	r2, r0, lsl #22
    596c:	strtmi	r2, [r0], -r0, lsl #8
    5970:	ldcllt	0, cr11, [r0, #-16]!
    5974:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    5978:			; <UNDEFINED> instruction: 0xf866f004
    597c:			; <UNDEFINED> instruction: 0xf0044605
    5980:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
    5984:			; <UNDEFINED> instruction: 0x4628d1f2
    5988:			; <UNDEFINED> instruction: 0xf7fc4e0f
    598c:	smlabtcs	r1, sl, fp, lr
    5990:			; <UNDEFINED> instruction: 0xf100447e
    5994:	strtmi	r0, [r0], -sl, lsl #8
    5998:			; <UNDEFINED> instruction: 0xff2ef7fc
    599c:	strtmi	r4, [r1], -fp, lsl #20
    59a0:	mvnscc	pc, #79	; 0x4f
    59a4:	strls	r4, [r1, #-1146]	; 0xfffffb86
    59a8:	andcs	r9, r1, #536870912	; 0x20000000
    59ac:	strmi	r9, [r4], -r0, lsl #12
    59b0:	stc	7, cr15, [r6], {252}	; 0xfc
    59b4:	andlt	r4, r4, r0, lsr #12
    59b8:	svclt	0x0000bd70
    59bc:	andeq	r0, r1, r8, ror r0
    59c0:	andeq	r0, r1, lr, rrx
    59c4:	andeq	r0, r1, r6, asr r0
    59c8:	andeq	r0, r1, r0, asr r0
    59cc:	andeq	r0, r1, r0, lsr r0
    59d0:	svcmi	0x00f0e92d
    59d4:	stceq	6, cr15, [ip, #-692]!	; 0xfffffd4c
    59d8:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    59dc:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    59e0:	smlabteq	r1, sp, r9, lr
    59e4:	ldmdbmi	r9, {r3, r4, r6, fp, lr}^
    59e8:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
    59ec:			; <UNDEFINED> instruction: 0xf8cd6809
    59f0:			; <UNDEFINED> instruction: 0xf04f1824
    59f4:			; <UNDEFINED> instruction: 0xf8c80100
    59f8:			; <UNDEFINED> instruction: 0xf8c92000
    59fc:			; <UNDEFINED> instruction: 0xf7ff3000
    5a00:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5a04:	ldmdbmi	r2, {r2, r3, r4, r6, ip, lr, pc}^
    5a08:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    5a0c:	ldc	7, cr15, [ip], {252}	; 0xfc
    5a10:	ldrtmi	r4, [r0], -r4, lsl #12
    5a14:	b	ff243a0c <error@@Base+0xff232830>
    5a18:	subsle	r2, r1, r0, lsl #24
    5a1c:	strtmi	sl, [r2], -r9, lsl #26
    5a20:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    5a24:			; <UNDEFINED> instruction: 0xf7fc4628
    5a28:	stmdacs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    5a2c:	stmdbmi	r9, {r0, r2, r6, ip, lr, pc}^
    5a30:			; <UNDEFINED> instruction: 0x46282213
    5a34:			; <UNDEFINED> instruction: 0xf7fc4479
    5a38:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    5a3c:	vand	d29, d7, d29
    5a40:	bmi	1153300 <error@@Base+0x1142124>
    5a44:			; <UNDEFINED> instruction: 0xf6464637
    5a48:	vpmax.s8	d21, d6, d30
    5a4c:	vbic.i16	<illegal reg q9.5>, #25088	; 0x6200
    5a50:	vmlsl.s<illegal width 8>	<illegal reg q8.5>, d6, d1[5]
    5a54:	vqdmlsl.s<illegal width 8>	<illegal reg q10.5>, d7, d0[6]
    5a58:	vmull.s<illegal width 8>	q9, d0, d1[4]
    5a5c:	ldrbtmi	r0, [sl], #-2920	; 0xfffff498
    5a60:	tsteq	r4, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    5a64:	movwls	r9, #20484	; 0x5004
    5a68:	strtmi	r9, [r2], -r3
    5a6c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    5a70:			; <UNDEFINED> instruction: 0xf7fc4628
    5a74:	movwlt	lr, #2720	; 0xaa0
    5a78:	strtmi	r7, [sl], -fp, lsr #16
    5a7c:	and	fp, r8, fp, lsl r9
    5a80:	svccc	0x0001f812
    5a84:	blcs	371f38 <error@@Base+0x360d5c>
    5a88:	blcs	2b56f0 <error@@Base+0x2a4514>
    5a8c:	movwcs	sp, #504	; 0x1f8
    5a90:	stmdavs	fp!, {r0, r1, r4, ip, sp, lr}
    5a94:	strhtle	r4, [r0], -r3
    5a98:	adcsmi	r6, fp, #2818048	; 0x2b0000
    5a9c:	stmdavs	fp!, {r1, r2, r5, ip, lr, pc}
    5aa0:	eorsle	r4, r2, r3, asr r5
    5aa4:	blcs	8a3b58 <error@@Base+0x89297c>
    5aa8:	blcs	1b79b90 <error@@Base+0x1b689b4>
    5aac:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    5ab0:	strtmi	r3, [sl], -r1
    5ab4:	ldrmi	r2, [r8, r0, lsl #2]
    5ab8:			; <UNDEFINED> instruction: 0x4620e7d7
    5abc:	bl	fe643ab4 <error@@Base+0xfe6328d8>
    5ac0:	blmi	898360 <error@@Base+0x887184>
    5ac4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ac8:			; <UNDEFINED> instruction: 0xf8dd681a
    5acc:	subsmi	r3, sl, r4, lsr #16
    5ad0:			; <UNDEFINED> instruction: 0xf60dd137
    5ad4:	pop	{r2, r3, r5, r8, sl, fp}
    5ad8:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5adc:	bicsle	r4, fp, fp, asr r5
    5ae0:			; <UNDEFINED> instruction: 0xf8cd4b1f
    5ae4:	ldrbtmi	r8, [fp], #-16
    5ae8:	ldr	r9, [lr, r3, lsl #6]!
    5aec:	strhtcc	pc, [r8], -sp	; <UNPREDICTABLE>
    5af0:	rsbmi	pc, ip, #73400320	; 0x4600000
    5af4:			; <UNDEFINED> instruction: 0xd1d24293
    5af8:	mlacc	sl, sp, r8, pc	; <UNPREDICTABLE>
    5afc:	bicle	r2, lr, r0, lsl #22
    5b00:			; <UNDEFINED> instruction: 0xf8cd9b05
    5b04:	movwls	r9, #12304	; 0x3010
    5b08:	stmiahi	fp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5b0c:	svclt	0x00042b6b
    5b10:	movwls	r2, #13056	; 0x3300
    5b14:	stmdavc	fp!, {r0, r3, r5, r7, ip, lr, pc}
    5b18:	bicle	r2, r6, r2, lsr #22
    5b1c:	blcs	2c730 <error@@Base+0x1b554>
    5b20:	bls	139db4 <error@@Base+0x128bd8>
    5b24:	ldmdavs	r3, {r1, r4, r5, r8, ip, sp, pc}
    5b28:	svclt	0x00c42b00
    5b2c:	mvnscc	pc, #-1073741824	; 0xc0000000
    5b30:	ldcle	0, cr6, [sl], {19}
    5b34:	ldrdeq	lr, [r2, -sp]
    5b38:	eoreq	pc, r5, #1073741827	; 0x40000003
    5b3c:	ldrmi	r9, [r8, r1, lsl #22]
    5b40:			; <UNDEFINED> instruction: 0xf7fce793
    5b44:	svclt	0x0000ea6a
    5b48:	andeq	r5, r2, ip, lsr #5
    5b4c:	muleq	r0, ip, r1
    5b50:	andeq	r3, r1, sl, lsr #18
    5b54:			; <UNDEFINED> instruction: 0x0000ffb4
    5b58:			; <UNDEFINED> instruction: 0x000266ba
    5b5c:	ldrdeq	r5, [r2], -r0
    5b60:	andeq	r6, r2, r2, lsr r6
    5b64:	addlt	fp, r5, r0, lsr r5
    5b68:	strmi	r6, [r4], -r5, lsl #16
    5b6c:	strtmi	r9, [r8], -r3, lsl #2
    5b70:	b	ff5c3b68 <error@@Base+0xff5b298c>
    5b74:	stmdane	sl!, {r0, r8, sp}
    5b78:			; <UNDEFINED> instruction: 0xf7ff4620
    5b7c:	stmdavs	r2!, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    5b80:	strcs	r9, [r0], #-2819	; 0xfffff4fd
    5b84:	strls	r1, [r0], #-2898	; 0xfffff4ae
    5b88:	strtmi	r4, [r8], -r1, lsl #12
    5b8c:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    5b90:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5b94:	blmi	d98470 <error@@Base+0xd87294>
    5b98:	mvnsmi	lr, sp, lsr #18
    5b9c:			; <UNDEFINED> instruction: 0xf8df447a
    5ba0:	ldrdlt	r8, [r4], r4
    5ba4:			; <UNDEFINED> instruction: 0x460658d3
    5ba8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    5bac:			; <UNDEFINED> instruction: 0xf04f9303
    5bb0:			; <UNDEFINED> instruction: 0xf7fd0300
    5bb4:			; <UNDEFINED> instruction: 0xf8d8ff71
    5bb8:	stmdbmi	pc!, {r3, fp, ip, sp}	; <UNPREDICTABLE>
    5bbc:	ldrbtmi	r7, [r9], #-2074	; 0xfffff7e6
    5bc0:	eorsle	r2, fp, r0, lsl #20
    5bc4:	vstrge	s8, [r2, #-180]	; 0xffffff4c
    5bc8:	stmpl	pc, {r0, sl, fp, sp, pc}	; <UNPREDICTABLE>
    5bcc:	blls	7dc0c <error@@Base+0x6ca30>
    5bd0:	stmdacc	r8, {r3, r6, r7, fp, ip, sp, lr, pc}
    5bd4:			; <UNDEFINED> instruction: 0xf982f00b
    5bd8:	stmdacc	r8, {r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5bdc:	stmdacs	r0, {r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5be0:	ldmdavc	r8, {r1, r8, fp, ip, pc}
    5be4:			; <UNDEFINED> instruction: 0xf8c8440a
    5be8:	teqlt	r8, #0, 16
    5bec:	strtmi	r4, [r0], -r9, lsr #12
    5bf0:			; <UNDEFINED> instruction: 0xf7ff9301
    5bf4:			; <UNDEFINED> instruction: 0xf8d8ffb7
    5bf8:	stmdbls	r2, {fp, ip, sp}
    5bfc:	strmi	r6, [fp], #-2106	; 0xfffff7c6
    5c00:	blle	ff916654 <error@@Base+0xff905478>
    5c04:	stmdacc	r8, {r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5c08:			; <UNDEFINED> instruction: 0xb1ba781a
    5c0c:	ldrbtmi	r4, [pc], #-3868	; 5c14 <pclose@plt+0x3930>
    5c10:	blls	7dc38 <error@@Base+0x6ca5c>
    5c14:	stmdacc	r8, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
    5c18:			; <UNDEFINED> instruction: 0xf960f00b
    5c1c:	stmdacc	r8, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5c20:	cmplt	sl, sl, lsl r8
    5c24:	strtmi	r4, [r0], -r9, lsr #12
    5c28:			; <UNDEFINED> instruction: 0xf7ff9301
    5c2c:	blls	c5aa0 <error@@Base+0xb48c4>
    5c30:			; <UNDEFINED> instruction: 0xddee2b00
    5c34:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    5c38:	stmdacc	r8, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5c3c:	andle	r4, r7, #-536870903	; 0xe0000009
    5c40:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    5c44:			; <UNDEFINED> instruction: 0xf824f000
    5c48:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5c4c:	ldmle	r9!, {r0, r1, r4, r5, r7, r9, lr}^
    5c50:	blmi	1d8490 <error@@Base+0x1c72b4>
    5c54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c58:	blls	dfcc8 <error@@Base+0xceaec>
    5c5c:	qaddle	r4, sl, r2
    5c60:	pop	{r2, ip, sp, pc}
    5c64:			; <UNDEFINED> instruction: 0xf7fc81f0
    5c68:	svclt	0x0000e9d8
    5c6c:	strdeq	r5, [r2], -r8
    5c70:	muleq	r0, ip, r1
    5c74:	andeq	r7, r2, r8, lsr #16
    5c78:	ldrdeq	r5, [r2], -r6
    5c7c:	andeq	r0, r0, ip, ror #4
    5c80:	andeq	r7, r2, r2, asr #15
    5c84:	muleq	r2, sl, r7
    5c88:	andeq	r7, r2, lr, lsl #15
    5c8c:	andeq	r5, r2, r0, asr #32
    5c90:	stmdbmi	r7, {r1, r2, r6, r8, r9, fp, lr}^
    5c94:	ldrbtmi	r4, [fp], #-2631	; 0xfffff5b9
    5c98:	push	{r0, r3, r4, r5, r6, sl, lr}
    5c9c:	strdlt	r4, [r8], r0
    5ca0:			; <UNDEFINED> instruction: 0xf8d3588a
    5ca4:			; <UNDEFINED> instruction: 0xf8df1808
    5ca8:	ldmdavs	r2, {r4, r8, pc}
    5cac:			; <UNDEFINED> instruction: 0xf04f9207
    5cb0:	addsmi	r0, r9, #0, 4
    5cb4:	andeq	pc, r0, #79	; 0x4f
    5cb8:	andls	r4, r3, #248, 8	; 0xf8000000
    5cbc:	stmdble	pc!, {r2, r9, ip, pc}	; <UNPREDICTABLE>
    5cc0:	mcrge	15, 0, r4, cr4, cr14, {1}
    5cc4:	stcge	13, cr10, [r2], {3}
    5cc8:	tstls	r2, pc, ror r4
    5ccc:			; <UNDEFINED> instruction: 0x46294632
    5cd0:			; <UNDEFINED> instruction: 0xf7ff4620
    5cd4:	blls	105328 <error@@Base+0xf414c>
    5cd8:			; <UNDEFINED> instruction: 0xdc022b00
    5cdc:	adcsmi	r9, r8, #131072	; 0x20000
    5ce0:	ldcmi	8, cr13, [r7, #-976]!	; 0xfffffc30
    5ce4:			; <UNDEFINED> instruction: 0xf8d5447d
    5ce8:			; <UNDEFINED> instruction: 0xf8d51804
    5cec:	ldmdane	r8, {fp, sp}^
    5cf0:	sfmle	f4, 4, [r1], #-576	; 0xfffffdc0
    5cf4:	bne	ff4ebd0c <error@@Base+0xff4dab30>
    5cf8:			; <UNDEFINED> instruction: 0x9c024932
    5cfc:	ldrbtmi	r2, [r9], #-2048	; 0xfffff800
    5d00:	stmdacc	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
    5d04:	mvnscc	pc, #0, 2
    5d08:	stmdami	r8, {r0, r6, r7, fp, ip, sp, lr, pc}
    5d0c:	stcle	3, cr9, [r7, #-16]
    5d10:			; <UNDEFINED> instruction: 0xf818f7fe
    5d14:	blcs	2c92c <error@@Base+0x1b750>
    5d18:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    5d1c:	lfmle	f1, 3, [r7], #16
    5d20:	blmi	9185cc <error@@Base+0x9073f0>
    5d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d28:	blls	1dfd98 <error@@Base+0x1cebbc>
    5d2c:	teqle	fp, sl, asr r0
    5d30:	andlt	r2, r8, r0
    5d34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d38:			; <UNDEFINED> instruction: 0xf8d54824
    5d3c:	stmiane	sl!, {r2, r3, fp, ip, sp}^
    5d40:			; <UNDEFINED> instruction: 0xf8589205
    5d44:	ldmdavs	r0!, {sp, lr}
    5d48:	stmdbcs	r1, {r0, r6, r9, fp, ip}
    5d4c:			; <UNDEFINED> instruction: 0xf10dbfc2
    5d50:	svcge	0x00050818
    5d54:	cfldrsle	mvf2, [r1], {-0}
    5d58:	andcs	lr, r0, #19
    5d5c:	ldrtmi	r4, [r8], -r1, asr #12
    5d60:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    5d64:			; <UNDEFINED> instruction: 0xf8d56833
    5d68:	bls	18bd80 <error@@Base+0x17aba4>
    5d6c:	ldrmi	r1, [r4], #-2651	; 0xfffff5a5
    5d70:	bicsvc	lr, r3, #3072	; 0xc00
    5d74:	svceq	0x0063ebb4
    5d78:	bls	17c5cc <error@@Base+0x16b3f0>
    5d7c:	stmiale	ip!, {r1, r3, r5, r7, r9, lr}^
    5d80:			; <UNDEFINED> instruction: 0x4c131b53
    5d84:			; <UNDEFINED> instruction: 0xf8d4447c
    5d88:			; <UNDEFINED> instruction: 0xf8c40808
    5d8c:	andls	r3, r1, ip, lsl #16
    5d90:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    5d94:			; <UNDEFINED> instruction: 0xf7ff9801
    5d98:			; <UNDEFINED> instruction: 0xf8d4fefd
    5d9c:	blls	cfda4 <error@@Base+0xbebc8>
    5da0:	blls	17fc48 <error@@Base+0x16ea6c>
    5da4:	ubfx	r1, fp, #22, #13
    5da8:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dac:	andeq	r7, r2, sl, lsr r7
    5db0:	strdeq	r4, [r2], -ip
    5db4:	muleq	r0, ip, r1
    5db8:	ldrdeq	r4, [r2], -ip
    5dbc:	andeq	r7, r2, r8, lsl #14
    5dc0:	andeq	r7, r2, ip, ror #13
    5dc4:	ldrdeq	r7, [r2], -r2
    5dc8:	andeq	r4, r2, r0, ror pc
    5dcc:	andeq	r0, r0, ip, ror #4
    5dd0:	andeq	r7, r2, ip, asr #12
    5dd4:	bmi	c982a0 <error@@Base+0xc870c4>
    5dd8:	blmi	c96fc4 <error@@Base+0xc85de8>
    5ddc:	mvnsmi	lr, sp, lsr #18
    5de0:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5de4:	ldmdami	r0!, {r1, r2, r7, ip, sp, pc}
    5de8:	ldmdavs	r2, {r4, r5, r8, fp, lr}
    5dec:			; <UNDEFINED> instruction: 0xf04f9205
    5df0:	ldrbtmi	r0, [r8], #-512	; 0xfffffe00
    5df4:	stmdacs	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5df8:	stmdami	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5dfc:	movwls	r4, #9235	; 0x2413
    5e00:	stmdavs	sl!, {r0, r2, r6, fp, ip, lr}
    5e04:	bcs	4ca54 <error@@Base+0x3b878>
    5e08:			; <UNDEFINED> instruction: 0xf8dfdd31
    5e0c:	svcge	0x000480a4
    5e10:	strcs	sl, [r0], #-3586	; 0xfffff1fe
    5e14:	strd	r4, [pc], -r8
    5e18:			; <UNDEFINED> instruction: 0x46304639
    5e1c:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5e20:			; <UNDEFINED> instruction: 0xf8d8682b
    5e24:	bls	10be3c <error@@Base+0xfac60>
    5e28:	ldrmi	r1, [r4], #-2651	; 0xfffff5a5
    5e2c:	bicsvc	lr, r3, #3072	; 0xc00
    5e30:	svceq	0x0063ebb4
    5e34:	ble	6aca44 <error@@Base+0x69b868>
    5e38:	bcs	23ea8 <error@@Base+0x12ccc>
    5e3c:	bmi	77a5f4 <error@@Base+0x769418>
    5e40:	bne	fe6d7030 <error@@Base+0xfe6c5e54>
    5e44:	stmdaeq	r8, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5e48:	stmdacc	ip, {r1, r6, r7, fp, ip, sp, lr, pc}
    5e4c:			; <UNDEFINED> instruction: 0xf7ff9001
    5e50:	stmdals	r1, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    5e54:	mrc2	7, 4, pc, cr14, cr15, {7}
    5e58:	blmi	4586bc <error@@Base+0x4474e0>
    5e5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e60:	blls	15fed0 <error@@Base+0x14ecf4>
    5e64:	tstle	r7, sl, asr r0
    5e68:	pop	{r1, r2, ip, sp, pc}
    5e6c:	ldmdavc	sl, {r4, r5, r6, r7, r8, pc}
    5e70:	rscle	r2, r4, r0, lsl #20
    5e74:	stcge	13, cr10, [r3], {4}
    5e78:	blls	13de90 <error@@Base+0x12ccb4>
    5e7c:	ldmdavc	sl, {r1, r8, r9, ip, pc}
    5e80:	sbcsle	r2, ip, r0, lsl #20
    5e84:	strtmi	r4, [r8], -r1, lsr #12
    5e88:			; <UNDEFINED> instruction: 0xf7ff9304
    5e8c:	blls	105840 <error@@Base+0xf4664>
    5e90:			; <UNDEFINED> instruction: 0xddf22b00
    5e94:	ldrb	r9, [r2, r2, lsl #22]
    5e98:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e9c:			; <UNDEFINED> instruction: 0x00024ebc
    5ea0:	muleq	r0, ip, r1
    5ea4:	strdeq	r7, [r2], -r0
    5ea8:	andeq	r4, r2, r2, lsr #29
    5eac:	andeq	r0, r0, ip, ror #4
    5eb0:			; <UNDEFINED> instruction: 0x000275bc
    5eb4:	muleq	r2, r0, r5
    5eb8:	andeq	r4, r2, r8, lsr lr
    5ebc:	blmi	c98788 <error@@Base+0xc875ac>
    5ec0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    5ec4:	addlt	r4, r7, r1, lsr lr
    5ec8:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    5ecc:	ldmdavs	fp, {r4, r5, r8, r9, sl, fp, lr}
    5ed0:			; <UNDEFINED> instruction: 0xf04f9305
    5ed4:			; <UNDEFINED> instruction: 0xf8d60300
    5ed8:	ldrbtmi	r3, [pc], #-2056	; 5ee0 <pclose@plt+0x3bfc>
    5edc:	ldmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}^
    5ee0:	blmi	a58798 <error@@Base+0xa475bc>
    5ee4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ee8:	blls	15ff58 <error@@Base+0x14ed7c>
    5eec:	qdaddle	r4, sl, r6
    5ef0:	andlt	r2, r7, r0
    5ef4:	stcge	13, cr11, [r4, #-960]	; 0xfffffc40
    5ef8:	movwls	sl, #15363	; 0x3c03
    5efc:	strtmi	r4, [r0], -r9, lsr #12
    5f00:	mrc2	7, 1, pc, cr0, cr15, {7}
    5f04:			; <UNDEFINED> instruction: 0xf8d64a24
    5f08:	stmdbls	r4, {fp, ip, sp}
    5f0c:	strmi	r5, [fp], #-2234	; 0xfffff746
    5f10:	addsmi	r6, r3, #1179648	; 0x120000
    5f14:	bcc	7c7bc <error@@Base+0x6b5e0>
    5f18:	mlale	r0, r3, r2, r4
    5f1c:	bls	d97a0 <error@@Base+0xc85c4>
    5f20:			; <UNDEFINED> instruction: 0xf8c6447e
    5f24:			; <UNDEFINED> instruction: 0xf8c63800
    5f28:			; <UNDEFINED> instruction: 0xf00a2808
    5f2c:			; <UNDEFINED> instruction: 0xf8d6ffd7
    5f30:	ldmdavc	fp, {r3, fp, ip, sp}
    5f34:	sbcsle	r2, r3, r0, lsl #22
    5f38:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
    5f3c:			; <UNDEFINED> instruction: 0xf00ae007
    5f40:	blls	105e7c <error@@Base+0xf4ca0>
    5f44:	stmdacc	r8, {r1, r2, r6, r7, fp, ip, sp, lr, pc}
    5f48:	blcs	23fbc <error@@Base+0x12de0>
    5f4c:	strtmi	sp, [r9], -r8, asr #1
    5f50:			; <UNDEFINED> instruction: 0xf7ff4620
    5f54:	blls	145778 <error@@Base+0x13459c>
    5f58:			; <UNDEFINED> instruction: 0xddf02b00
    5f5c:			; <UNDEFINED> instruction: 0xf8d6e7c0
    5f60:	ldmdavc	r2, {r3, fp, sp}^
    5f64:	sbcsle	r2, r9, r0, lsl #20
    5f68:			; <UNDEFINED> instruction: 0xf7ff9001
    5f6c:	bmi	385c40 <error@@Base+0x374a64>
    5f70:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
    5f74:			; <UNDEFINED> instruction: 0xf8d29801
    5f78:	strmi	r3, [fp], #-2048	; 0xfffff800
    5f7c:			; <UNDEFINED> instruction: 0xf7fce7ce
    5f80:	svclt	0x0000e84c
    5f84:	ldrdeq	r4, [r2], -r2
    5f88:	muleq	r0, ip, r1
    5f8c:	andeq	r7, r2, r6, lsl #10
    5f90:			; <UNDEFINED> instruction: 0x00024dba
    5f94:			; <UNDEFINED> instruction: 0x00024db0
    5f98:	andeq	r0, r0, ip, ror #4
    5f9c:			; <UNDEFINED> instruction: 0x000274b0
    5fa0:	muleq	r2, r6, r4
    5fa4:	andeq	r7, r2, lr, asr r4
    5fa8:	cfldr32mi	mvfx11, [r8, #-224]	; 0xffffff20
    5fac:			; <UNDEFINED> instruction: 0xf8d5447d
    5fb0:	adcmi	r4, ip, #8, 16	; 0x80000
    5fb4:	andcs	fp, r1, r8, lsl #30
    5fb8:			; <UNDEFINED> instruction: 0xf7ffd027
    5fbc:			; <UNDEFINED> instruction: 0xf8d5fe69
    5fc0:	stmdavc	r3!, {r3, fp, ip}
    5fc4:	teqlt	fp, fp
    5fc8:	strtmi	r3, [r2], -r1, lsl #2
    5fcc:	svccc	0x0001f812
    5fd0:	blcc	83fdc <error@@Base+0x72e00>
    5fd4:	mvnsle	r2, r0, lsl #22
    5fd8:			; <UNDEFINED> instruction: 0xf04f4c0d
    5fdc:	blmi	352be0 <error@@Base+0x341a04>
    5fe0:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    5fe4:	stmdaeq	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5fe8:			; <UNDEFINED> instruction: 0xf7ff601a
    5fec:			; <UNDEFINED> instruction: 0xf8d4fdd3
    5ff0:			; <UNDEFINED> instruction: 0xf0100818
    5ff4:	andle	r0, r8, r1
    5ff8:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    5ffc:	svclt	0x000942a3
    6000:	andcs	r7, r0, r8, lsl r8
    6004:			; <UNDEFINED> instruction: 0xf080fab0
    6008:			; <UNDEFINED> instruction: 0xbd380940
    600c:	andeq	r7, r2, r4, lsr #8
    6010:	strdeq	r7, [r2], -r0
    6014:	andeq	r6, r2, lr, lsr #2
    6018:	blmi	1b3440 <error@@Base+0x1a2264>
    601c:			; <UNDEFINED> instruction: 0xf8d3447b
    6020:	ldmdavc	fp, {r3, fp, ip, sp}
    6024:			; <UNDEFINED> instruction: 0xf7ffb11b
    6028:			; <UNDEFINED> instruction: 0xf7ffff49
    602c:			; <UNDEFINED> instruction: 0x2000ffbd
    6030:	svclt	0x0000bd08
    6034:			; <UNDEFINED> instruction: 0x000273b4
    6038:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    603c:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    6040:	stmdapl	ip, {r2, r6, r7, fp, ip, sp, lr, pc}
    6044:	blx	ffcc404a <error@@Base+0xffcb2e6e>
    6048:	stmdane	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    604c:	rscscc	pc, pc, #79	; 0x4f
    6050:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    6054:			; <UNDEFINED> instruction: 0xf8d4700d
    6058:	andsvs	r0, sl, r8, lsl #16
    605c:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    6060:	ldmdaeq	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6064:	andeq	pc, r1, r0
    6068:	svclt	0x0000bd38
    606c:	muleq	r2, r2, r3
    6070:	strheq	r6, [r2], -lr
    6074:			; <UNDEFINED> instruction: 0x4606b5f8
    6078:			; <UNDEFINED> instruction: 0x460f4d1b
    607c:			; <UNDEFINED> instruction: 0x4628447d
    6080:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6084:	mvnsvc	pc, #64, 4
    6088:	addsmi	r1, sl, #3178496	; 0x308000
    608c:			; <UNDEFINED> instruction: 0xf8d5d826
    6090:	strmi	r3, [r5], #-2056	; 0xfffff7f8
    6094:	movwle	r4, #33437	; 0x829d
    6098:	stclne	12, cr1, [sl], #-496	; 0xfffffe10
    609c:			; <UNDEFINED> instruction: 0xf812442c
    60a0:	addsmi	r0, r3, #1, 26	; 0x40
    60a4:	stceq	8, cr15, [r1, #-16]
    60a8:	ldmibne	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    60ac:	andsle	r4, r9, #805306377	; 0x30000009
    60b0:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    60b4:	blcs	84114 <error@@Base+0x72f38>
    60b8:	blcs	840cc <error@@Base+0x72ef0>
    60bc:	stmdaeq	r8, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
    60c0:	addsmi	r1, r3, #3178496	; 0x308000
    60c4:	blmi	2bb0a4 <error@@Base+0x2a9ec8>
    60c8:	rscscc	pc, pc, #79	; 0x4f
    60cc:	andsvs	r4, sl, fp, ror r4
    60d0:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    60d4:	mrc2	7, 7, pc, cr2, cr15, {7}
    60d8:	ldcllt	0, cr2, [r8]
    60dc:	ldc2	7, cr15, [r6], #1012	; 0x3f4
    60e0:	ldcllt	0, cr2, [r8, #8]!
    60e4:			; <UNDEFINED> instruction: 0xe7ee4618
    60e8:	andeq	r7, r2, r4, asr r3
    60ec:	andeq	r7, r2, lr, lsl r3
    60f0:	andeq	r6, r2, r4, asr #32
    60f4:	blmi	65895c <error@@Base+0x647780>
    60f8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    60fc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    6100:	cfmadd32ge	mvax0, mvfx4, mvfx2, mvfx4
    6104:	movwls	r6, #14363	; 0x381b
    6108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    610c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6110:	stmdane	r5!, {r1, sl, ip, pc}
    6114:	tstcs	r1, fp
    6118:	ldrtmi	r4, [r0], -sl, lsr #12
    611c:			; <UNDEFINED> instruction: 0xf978f7ff
    6120:	strtmi	r9, [r0], -r2, lsl #18
    6124:			; <UNDEFINED> instruction: 0xf7ff1b09
    6128:	stmdblt	r8!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    612c:	stmdavc	r0!, {r1, sl, fp, ip, pc}
    6130:	mvnsle	r2, r0, lsl #16
    6134:	blmi	258964 <error@@Base+0x247788>
    6138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    613c:	blls	e01ac <error@@Base+0xcefd0>
    6140:	qaddle	r4, sl, r6
    6144:	ldcllt	0, cr11, [r0, #-16]!
    6148:			; <UNDEFINED> instruction: 0xf7fd9001
    614c:	stmdals	r1, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    6150:			; <UNDEFINED> instruction: 0xf7fbe7f0
    6154:	svclt	0x0000ef62
    6158:	muleq	r2, ip, fp
    615c:	muleq	r0, ip, r1
    6160:	andeq	r4, r2, ip, asr fp
    6164:			; <UNDEFINED> instruction: 0x4604b538
    6168:	ldrbtmi	r4, [sp], #-3345	; 0xfffff2ef
    616c:	stmdblt	r3!, {r0, r1, r3, r5, r8, fp, sp, lr}
    6170:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    6174:	stmdblt	fp!, {r0, r1, r3, r5, r6, r9, fp, sp, lr}^
    6178:	blmi	3f5660 <error@@Base+0x3e4484>
    617c:	bmi	3ce588 <error@@Base+0x3bd3ac>
    6180:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6184:			; <UNDEFINED> instruction: 0xf7fc447a
    6188:	stmdavs	r8!, {r1, r2, r3, r5, fp, sp, lr, pc}
    618c:			; <UNDEFINED> instruction: 0xf7ff6861
    6190:			; <UNDEFINED> instruction: 0xe7edfb99
    6194:	tstcs	r1, sl, lsl #22
    6198:	stmdavs	r0!, {r1, r3, r9, fp, lr}^
    619c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    61a0:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61a4:	stmdbvs	r8!, {r0, r5, r6, fp, sp, lr}^
    61a8:	ldrhtmi	lr, [r8], -sp
    61ac:	bllt	fe2c41b0 <error@@Base+0xfe2b2fd4>
    61b0:	andeq	r5, r2, lr, lsr #31
    61b4:	andeq	r5, r2, r6, lsr #31
    61b8:	andeq	pc, r0, ip, ror r8	; <UNPREDICTABLE>
    61bc:	muleq	r0, r0, r8
    61c0:	andeq	pc, r0, r8, ror #16
    61c4:	andeq	pc, r0, r6, ror r8	; <UNPREDICTABLE>
    61c8:			; <UNDEFINED> instruction: 0x4605b570
    61cc:	mvnslt	r4, r6, lsl r6
    61d0:	strmi	r6, [ip], -r3, lsl #16
    61d4:	andle	r4, sp, fp, lsl #5
    61d8:	tstlt	fp, r1, asr #16
    61dc:			; <UNDEFINED> instruction: 0xf7ff6818
    61e0:	stmdavs	r9!, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    61e4:	eorvs	r4, ip, r7, lsl fp
    61e8:	addsmi	r4, ip, #2063597568	; 0x7b000000
    61ec:	tstcc	r4, #30
    61f0:	mulsle	r0, ip, r2
    61f4:	bmi	532714 <error@@Base+0x521538>
    61f8:	stmdavs	r8!, {r0, r1, r4, r5, r9, sl, lr}^
    61fc:	pop	{r0, r8, sp}
    6200:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    6204:	svclt	0x00ecf7fb
    6208:	pop	{r3, r5, r9, sl, lr}
    620c:			; <UNDEFINED> instruction: 0xe7a94070
    6210:	rscsle	r2, r9, r0, lsl #20
    6214:	blmi	3757dc <error@@Base+0x364600>
    6218:	bmi	357a40 <error@@Base+0x346864>
    621c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    6220:			; <UNDEFINED> instruction: 0xf7fb447a
    6224:	cdpcs	15, 0, cr14, cr0, cr0, {7}
    6228:	strb	sp, [sp, r5, ror #3]!
    622c:	strmi	r4, [r8], -r9, lsl #22
    6230:	tstcs	r1, r9, lsl #20
    6234:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6238:	svc	0x00d4f7fb
    623c:	bicsle	r2, sl, r0, lsl #28
    6240:	svclt	0x0000e7e2
    6244:	andeq	r5, r2, r0, lsr pc
    6248:	andeq	pc, r0, r2, lsr #15
    624c:	andeq	pc, r0, r6, ror #15
    6250:	strdeq	pc, [r0], -r4
    6254:	andeq	pc, r0, r8, asr #15
    6258:	ldrdeq	pc, [r0], -lr
    625c:	andcs	r4, r0, #9216	; 0x2400
    6260:			; <UNDEFINED> instruction: 0xf04f4909
    6264:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    6268:			; <UNDEFINED> instruction: 0xf8c34479
    626c:	andsvc	r3, sl, r8, lsl #16
    6270:	stmdacs	r0, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6274:	stmdacs	ip, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6278:	ldmdacs	ip, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    627c:	stmdacs	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6280:	ldrbmi	r6, [r0, -r8]!
    6284:	andeq	r7, r2, sl, ror #2
    6288:	andeq	r5, r2, r8, lsr #29
    628c:	tstcs	r0, r7, lsl #22
    6290:			; <UNDEFINED> instruction: 0xf04f4a07
    6294:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    6298:			; <UNDEFINED> instruction: 0xf8c3447a
    629c:			; <UNDEFINED> instruction: 0xf8c31804
    62a0:			; <UNDEFINED> instruction: 0xf8c31800
    62a4:	andsvs	r1, r0, r0, lsr #16
    62a8:	svclt	0x00004770
    62ac:	andeq	r7, r2, sl, lsr r1
    62b0:	andeq	r5, r2, r8, ror lr
    62b4:	blmi	bd8b74 <error@@Base+0xbc7998>
    62b8:	push	{r1, r3, r4, r5, r6, sl, lr}
    62bc:	strdlt	r4, [r2], r0
    62c0:			; <UNDEFINED> instruction: 0x460458d3
    62c4:	movwls	r6, #6171	; 0x181b
    62c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    62cc:	svc	0x0028f7fb
    62d0:	bmi	a64364 <error@@Base+0xa53188>
    62d4:	stmdane	r7!, {r1, r3, r4, r5, r6, sl, lr}
    62d8:	blmi	a3300c <error@@Base+0xa21e30>
    62dc:	stcmi	6, cr4, [r8, #-932]!	; 0xfffffc5c
    62e0:			; <UNDEFINED> instruction: 0xf8522600
    62e4:	ldrbtmi	r8, [sp], #-3
    62e8:	tstcs	r1, sl, lsr r6
    62ec:	strls	r4, [r0], #-1608	; 0xfffff9b8
    62f0:			; <UNDEFINED> instruction: 0xf88ef7ff
    62f4:	ldrtmi	r9, [r2], r0, lsl #22
    62f8:	strmi	r4, [r6], -r3, lsr #5
    62fc:			; <UNDEFINED> instruction: 0xf814d906
    6300:			; <UNDEFINED> instruction: 0xf00a0b01
    6304:	blls	458b8 <error@@Base+0x346dc>
    6308:	ldmle	r8!, {r0, r1, r5, r7, r9, lr}^
    630c:	ldrdcc	pc, [r0], -r8
    6310:	smlabtcs	r1, r3, r9, fp
    6314:			; <UNDEFINED> instruction: 0xf8d57820
    6318:			; <UNDEFINED> instruction: 0xf8d52800
    631c:	strmi	r3, [sl], #-2052	; 0xfffff7fc
    6320:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    6324:			; <UNDEFINED> instruction: 0xf8c5440b
    6328:	stmdacs	r0, {r2, fp, ip, sp}
    632c:	bmi	57aaa4 <error@@Base+0x5698c8>
    6330:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    6334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6338:	subsmi	r9, sl, r1, lsl #22
    633c:	andlt	sp, r2, r5, lsl r1
    6340:			; <UNDEFINED> instruction: 0x87f0e8bd
    6344:			; <UNDEFINED> instruction: 0xf7ff4630
    6348:	smlatblt	r8, r5, r8, pc	; <UNPREDICTABLE>
    634c:	strb	r2, [r1, r0, lsl #2]!
    6350:			; <UNDEFINED> instruction: 0x46314650
    6354:			; <UNDEFINED> instruction: 0xf9faf7ff
    6358:	mvnsle	r2, r0, lsl #16
    635c:			; <UNDEFINED> instruction: 0xf7ff4630
    6360:	smlabtcs	r2, pc, r9, pc	; <UNPREDICTABLE>
    6364:	bicsle	r2, r5, r0, lsl #16
    6368:			; <UNDEFINED> instruction: 0xf7fbe7d3
    636c:	svclt	0x0000ee56
    6370:	ldrdeq	r4, [r2], -ip
    6374:	muleq	r0, ip, r1
    6378:	andeq	r4, r2, r0, asr #19
    637c:	andeq	r0, r0, r0, asr r3
    6380:	andeq	r7, r2, sl, ror #1
    6384:	andeq	r4, r2, r2, ror #18
    6388:	ldrblt	r4, [r0, #-2581]!	; 0xfffff5eb
    638c:	cfldrsmi	mvf4, [r5, #-488]	; 0xfffffe18
    6390:	blmi	5725a0 <error@@Base+0x5613c4>
    6394:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6398:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    639c:			; <UNDEFINED> instruction: 0xf04f9301
    63a0:	strls	r0, [r0, #-768]	; 0xfffffd00
    63a4:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    63a8:	strmi	r7, [r5], #-2092	; 0xfffff7d4
    63ac:			; <UNDEFINED> instruction: 0x466eb15c
    63b0:	tstcs	r1, r0, lsl #8
    63b4:	ldrtmi	r4, [r0], -sl, lsr #12
    63b8:			; <UNDEFINED> instruction: 0xf7ff440c
    63bc:	blls	44468 <error@@Base+0x3328c>
    63c0:	blcs	24434 <error@@Base+0x13258>
    63c4:	bmi	27aba0 <error@@Base+0x2699c4>
    63c8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    63cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63d0:	subsmi	r9, sl, r1, lsl #22
    63d4:	strtmi	sp, [r0], -r2, lsl #2
    63d8:	ldcllt	0, cr11, [r0, #-8]!
    63dc:	mrc	7, 0, APSR_nzcv, cr12, cr11, {7}
    63e0:	andeq	r4, r2, r8, lsl #18
    63e4:	andeq	r7, r2, ip, lsr r0
    63e8:	muleq	r0, ip, r1
    63ec:	andeq	r4, r2, sl, asr #17
    63f0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    63f4:	stmdaeq	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    63f8:	ldmdane	r8, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    63fc:	addvs	fp, r0, r0, lsl #2
    6400:	svclt	0x00004770
    6404:	ldrdeq	r6, [r2], -lr
    6408:	mvnsmi	lr, #737280	; 0xb4000
    640c:	stmdavc	r9, {r1, r2, r3, r9, sl, lr}
    6410:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    6414:			; <UNDEFINED> instruction: 0x4690b339
    6418:			; <UNDEFINED> instruction: 0x46074a1e
    641c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    6420:	stmdavs	r4, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
    6424:			; <UNDEFINED> instruction: 0xb1a568e5
    6428:			; <UNDEFINED> instruction: 0x46284631
    642c:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    6430:	stmdavs	r4!, {r0, r5, r7, r9, sl, lr}
    6434:	mvnsle	r2, r0, lsl #16
    6438:	ldrdcc	pc, [r4], -r9
    643c:	andsvs	r4, ip, r8, lsr #12
    6440:			; <UNDEFINED> instruction: 0xf7fb6063
    6444:			; <UNDEFINED> instruction: 0x4648edb2
    6448:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    644c:	stccs	8, cr6, [r0, #-916]	; 0xfffffc6c
    6450:	ldmdavs	ip!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    6454:	andle	r4, r8, r7, lsr #5
    6458:	ldrtmi	r6, [r1], -r0, ror #17
    645c:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6460:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}
    6464:	pop	{r0, r1, r3, r4, r5, r7, sp, lr}
    6468:			; <UNDEFINED> instruction: 0x211483f8
    646c:			; <UNDEFINED> instruction: 0xf7fc2001
    6470:	strmi	pc, [r4], -r3, asr #19
    6474:			; <UNDEFINED> instruction: 0xf7fc4630
    6478:	ldmdavs	fp!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    647c:	andshi	pc, r0, r4, asr #17
    6480:	movwvc	lr, #2500	; 0x9c4
    6484:	rscvs	r6, r0, fp, ror r8
    6488:	rsbsvs	r6, ip, ip, lsl r0
    648c:	svclt	0x0000e7e9
    6490:	andeq	r4, r2, r2, lsl #17
    6494:	muleq	r0, ip, r2
    6498:	tstlt	r9, r8, lsl #12
    649c:	andcs	r4, r0, #17825792	; 0x1100000
    64a0:	svclt	0x00b2f7ff
    64a4:			; <UNDEFINED> instruction: 0x4610b112
    64a8:	svclt	0x0012f008
    64ac:	svclt	0x00004770
    64b0:	cfstr32mi	mvfx11, [r9], {16}
    64b4:			; <UNDEFINED> instruction: 0xf8d4447c
    64b8:	cmnlt	r0, r4, lsr #16
    64bc:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    64c0:	addsmi	r6, r8, #634880	; 0x9b000
    64c4:	andcs	sp, r1, #7
    64c8:			; <UNDEFINED> instruction: 0xf7ff4621
    64cc:			; <UNDEFINED> instruction: 0xf8d4ff9d
    64d0:	andcs	r3, r1, #36, 16	; 0x240000
    64d4:	ldflts	f6, [r0, #-104]	; 0xffffff98
    64d8:	andeq	r6, r2, ip, lsl pc
    64dc:	andeq	r5, r2, sl, asr ip
    64e0:			; <UNDEFINED> instruction: 0x3788f8df
    64e4:			; <UNDEFINED> instruction: 0x2788f8df
    64e8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    64ec:	sbclt	r4, r6, #240, 30	; 0x3c0
    64f0:	umulllt	r5, r3, fp, r8
    64f4:	ldmdavs	fp, {r2, r9, sl, lr}
    64f8:			; <UNDEFINED> instruction: 0xf0402b00
    64fc:			; <UNDEFINED> instruction: 0xf8df808e
    6500:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
    6504:	ldmdacs	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6508:	stmdavs	r8!, {r0, r1, r7, fp, ip, sp, lr, pc}
    650c:			; <UNDEFINED> instruction: 0xf0402a00
    6510:			; <UNDEFINED> instruction: 0xf00180e0
    6514:	stmdacs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    6518:	msrhi	CPSR_s, r0
    651c:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
    6520:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    6524:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6528:	stmdacs	r4!, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
    652c:	bcs	210a0 <error@@Base+0xfec4>
    6530:	tstcs	r0, r4, lsl pc
    6534:	addsmi	r2, sl, #-2147483648	; 0x80000000
    6538:	tsthi	ip, r0	; <UNPREDICTABLE>
    653c:			; <UNDEFINED> instruction: 0xf0034620
    6540:	vmovne.8	d3[2], pc
    6544:	blcs	1917d5c <error@@Base+0x1906b80>
    6548:	tsthi	r7, r0, lsl #4	; <UNPREDICTABLE>
    654c:			; <UNDEFINED> instruction: 0xf013e8df
    6550:	rscseq	r0, sl, r5, asr #5
    6554:	rscseq	r0, ip, #335544320	; 0x14000000
    6558:	sbcseq	r0, r5, lr, asr #5
    655c:	addseq	r0, ip, #172, 4	; 0xc000000a
    6560:	rsbseq	r0, fp, #-536870904	; 0xe0000008
    6564:	eorseq	r0, r7, #1342177285	; 0x50000005
    6568:	andeq	r0, r7, #1879048192	; 0x70000000
    656c:	tsteq	r5, sp, lsl r1
    6570:	tsteq	sp, sp, lsl r1
    6574:	adcseq	r0, r3, #-536870901	; 0xe000000b
    6578:	tsteq	r5, r5, lsl r1
    657c:	tsteq	r5, r5, lsl r1
    6580:	tsteq	r5, r5, lsl r1
    6584:	tsteq	r5, r5, lsl r1
    6588:	tsteq	r5, r5, lsl r1
    658c:	tsteq	r5, r5, lsl r1
    6590:	tsteq	r5, r5, lsl r1
    6594:	tsteq	r5, r5, lsl r1
    6598:	tsteq	r5, r5, lsl r1
    659c:	tsteq	r5, r5, lsl r1
    65a0:	tsteq	r5, r5, lsl r1
    65a4:	tsteq	r5, r5, lsl r1
    65a8:	tsteq	r5, r5, lsl r1
    65ac:	tsteq	r5, r5, lsl r1
    65b0:	tsteq	r5, r5, lsl r1
    65b4:	tsteq	r5, r5, lsl r1
    65b8:	tsteq	r5, r5, lsl r1
    65bc:	tsteq	r5, r5, lsl r1
    65c0:	tsteq	r5, r5, lsl r1
    65c4:	tsteq	r5, r5, lsl r1
    65c8:	tsteq	r5, r5, lsl r1
    65cc:	tsteq	r5, r5, lsl r1
    65d0:	tsteq	r5, r5, lsl r1
    65d4:	tsteq	r5, r5, lsl r1
    65d8:	tsteq	r5, r5, lsl r1
    65dc:	tsteq	r5, r5, lsl r1
    65e0:	tsteq	r5, r5, lsl r1
    65e4:	tsteq	r5, r5, lsl r1
    65e8:	tsteq	r5, r5, lsl r1
    65ec:	tsteq	r5, r5, lsl r1
    65f0:	tsteq	r5, r5, lsl r1
    65f4:	tsteq	r5, r5, lsl r1
    65f8:	tsteq	r5, r5, lsl r1
    65fc:	tsteq	r5, r5, lsl r1
    6600:	tsteq	r5, r5, lsl r1
    6604:	tsteq	r5, r5, lsl r1
    6608:	tsteq	r5, r5, lsl r1
    660c:	tsteq	r5, r5, lsl r1
    6610:	tsteq	r5, r5, lsl r1
    6614:	tsteq	r5, r5, lsl r1
    6618:			; <UNDEFINED> instruction: 0xf8df00f5
    661c:	ldrbtmi	r5, [sp], #-1636	; 0xfffff99c
    6620:	stmdacc	r0!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6624:			; <UNDEFINED> instruction: 0xf8dfb9f3
    6628:			; <UNDEFINED> instruction: 0x0623765c
    662c:	streq	pc, [r1, #-79]	; 0xffffffb1
    6630:			; <UNDEFINED> instruction: 0xf887447f
    6634:			; <UNDEFINED> instruction: 0xf8c76828
    6638:	strle	r5, [r9, #-2096]!	; 0xfffff7d0
    663c:	biceq	pc, r0, #4
    6640:			; <UNDEFINED> instruction: 0xf0402bc0
    6644:			; <UNDEFINED> instruction: 0xf0048093
    6648:	cfldrdcs	mvd0, [lr], #1016	; 0x3f8
    664c:	addhi	pc, lr, r0
    6650:	strcs	r4, [r0], #-1584	; 0xfffff9d0
    6654:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    6658:	stmdaeq	r0!, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
    665c:	andlt	r4, r3, r0, lsr #12
    6660:	svchi	0x00f0e8bd
    6664:	sbceq	pc, r0, #0
    6668:	smlalbble	r2, r0, r0, sl
    666c:	ldmdane	r0!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6670:	tstcc	r1, sl, ror #16
    6674:			; <UNDEFINED> instruction: 0xf8c5428b
    6678:			; <UNDEFINED> instruction: 0xf8821830
    667c:	mrrcle	8, 2, r6, ip, cr8
    6680:	eoreq	pc, r8, r5, lsl #12
    6684:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
    6688:	rsble	r2, sp, r0, lsl #16
    668c:	stmdapl	r0!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6690:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6694:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    6698:	ldmdacs	ip, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    669c:	stmdane	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    66a0:			; <UNDEFINED> instruction: 0xf000b9c2
    66a4:			; <UNDEFINED> instruction: 0xf1a5fff1
    66a8:	blx	fecc72b4 <error@@Base+0xfecb60d8>
    66ac:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    66b0:	svclt	0x00142800
    66b4:	andcs	r4, r0, r8, lsl r6
    66b8:			; <UNDEFINED> instruction: 0xf47f2800
    66bc:			; <UNDEFINED> instruction: 0xf8dfaf2f
    66c0:	strtmi	r0, [r9], -ip, asr #11
    66c4:			; <UNDEFINED> instruction: 0xf6004478
    66c8:	andlt	r0, r3, r8, lsr #32
    66cc:	svcmi	0x00f0e8bd
    66d0:	strcs	lr, [r1, #-1232]	; 0xfffffb30
    66d4:	ldrcc	pc, [r8, #2271]!	; 0x8df
    66d8:	strtmi	r2, [r9], -r0, lsl #4
    66dc:			; <UNDEFINED> instruction: 0xf603447b
    66e0:			; <UNDEFINED> instruction: 0xf8c30028
    66e4:	andlt	r2, r3, ip, lsl r8
    66e8:	svcmi	0x00f0e8bd
    66ec:	movwcs	lr, #1218	; 0x4c2
    66f0:	stmdacc	r0!, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    66f4:			; <UNDEFINED> instruction: 0xf9aaf7fd
    66f8:			; <UNDEFINED> instruction: 0xf8dfe795
    66fc:	andcs	r4, r0, #152, 10	; 0x26000000
    6700:			; <UNDEFINED> instruction: 0xf8d4447c
    6704:			; <UNDEFINED> instruction: 0xf8c43808
    6708:	ldmdavc	fp, {r2, r4, r5, fp, sp}
    670c:	svceq	0x00dff013
    6710:			; <UNDEFINED> instruction: 0xf7ffd007
    6714:			; <UNDEFINED> instruction: 0xf8d4fbd3
    6718:	ldmdavc	fp, {r3, fp, ip, sp}
    671c:	svceq	0x00dff013
    6720:	blcs	83af04 <error@@Base+0x829d28>
    6724:			; <UNDEFINED> instruction: 0xf8dfd109
    6728:	ldrbtmi	r4, [ip], #-1392	; 0xfffffa90
    672c:	blx	ff1c4732 <error@@Base+0xff1b3556>
    6730:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6734:	blcs	8247a8 <error@@Base+0x8135cc>
    6738:	strcs	sp, [r0], #-248	; 0xffffff08
    673c:	andlt	r4, r3, r0, lsr #12
    6740:	svchi	0x00f0e8bd
    6744:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6748:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    674c:			; <UNDEFINED> instruction: 0xf8c3781a
    6750:	bcs	c828 <pclose@plt+0xa544>
    6754:			; <UNDEFINED> instruction: 0x81b8f000
    6758:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    675c:	stccs	6, cr4, [r1], {4}
    6760:	svcge	0x007cf67f
    6764:	str	r2, [sl, r1, lsl #10]!
    6768:	stmdaeq	r0!, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    676c:			; <UNDEFINED> instruction: 0xf96ef7fd
    6770:	ldrb	r2, [r3, -r2, lsl #8]!
    6774:	tsteq	r4, r1, asr #32	; <UNPREDICTABLE>
    6778:			; <UNDEFINED> instruction: 0xf8dfe6e0
    677c:	andcs	r3, r0, #36, 10	; 0x9000000
    6780:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    6784:	ldmdacs	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6788:			; <UNDEFINED> instruction: 0xf8dfe799
    678c:	ldrbtmi	r5, [sp], #-1304	; 0xfffffae8
    6790:	ldmdacc	r4!, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6794:	svclt	0x0018280f
    6798:			; <UNDEFINED> instruction: 0xf0402b00
    679c:			; <UNDEFINED> instruction: 0xf8d58216
    67a0:			; <UNDEFINED> instruction: 0xb1200838
    67a4:	stc	7, cr15, [r0], {251}	; 0xfb
    67a8:			; <UNDEFINED> instruction: 0xf8c52300
    67ac:			; <UNDEFINED> instruction: 0xf0043838
    67b0:			; <UNDEFINED> instruction: 0xf8dff957
    67b4:	ldrbtmi	r6, [lr], #-1268	; 0xfffffb0c
    67b8:			; <UNDEFINED> instruction: 0xf7fb4682
    67bc:			; <UNDEFINED> instruction: 0xf8d6ecb2
    67c0:	stmdavc	fp!, {r3, fp, ip, lr}
    67c4:	svceq	0x00dff013
    67c8:			; <UNDEFINED> instruction: 0xf0404680
    67cc:			; <UNDEFINED> instruction: 0xf8df80bf
    67d0:	ldrbtmi	r3, [fp], #-1244	; 0xfffffb24
    67d4:			; <UNDEFINED> instruction: 0xf000429d
    67d8:	stmdale	r2, {r0, r1, r3, r4, r5, r9, pc}
    67dc:	adcmi	lr, fp, #50	; 0x32
    67e0:			; <UNDEFINED> instruction: 0x461ed030
    67e4:	ldmdavc	r2!, {r0, r8, r9, ip, sp}
    67e8:	rscsle	r2, r8, r0, lsr #20
    67ec:	stmdble	r9!, {r0, r2, r4, r5, r7, r9, lr}
    67f0:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    67f4:	mvnscc	pc, #8, 2
    67f8:	ldrtvc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    67fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6800:	movwls	r4, #1146	; 0x47a
    6804:	ldmdbvc	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6808:	mullt	r5, r2, r8
    680c:	svceq	0x0000f1b8
    6810:			; <UNDEFINED> instruction: 0x81acf000
    6814:	andeq	lr, r8, #7168	; 0x1c00
    6818:	vqsub.s8	d20, d16, d5
    681c:	strbmi	r8, [r2], -r7, lsr #3
    6820:			; <UNDEFINED> instruction: 0x46384651
    6824:			; <UNDEFINED> instruction: 0xf7fb9301
    6828:	blls	81ce8 <error@@Base+0x70b0c>
    682c:			; <UNDEFINED> instruction: 0xf0402800
    6830:	bls	26eac <error@@Base+0x15cd0>
    6834:	smladcc	r2, r7, r4, r4
    6838:	stmiale	r7!, {r0, r2, r3, r4, r5, r7, r9, lr}^
    683c:			; <UNDEFINED> instruction: 0xf0002e00
    6840:	ldrtmi	r8, [r5], -r7, lsl #4
    6844:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6848:			; <UNDEFINED> instruction: 0xf8d3447b
    684c:			; <UNDEFINED> instruction: 0xf8c30840
    6850:	tstlt	r8, ip, lsr r8
    6854:	bl	fea44848 <error@@Base+0xfea3366c>
    6858:	strbtvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    685c:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    6860:	stmdacc	r8, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6864:	ldmdane	r8, {r0, r1, r3, r4, r6, r8, r9, fp, ip}^
    6868:			; <UNDEFINED> instruction: 0xffc6f7fb
    686c:	stmdacs	r8, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6870:	blne	149811c <error@@Base+0x1486f40>
    6874:	stmdaeq	r0, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    6878:	stc	7, cr15, [sl], {251}	; 0xfb
    687c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6880:			; <UNDEFINED> instruction: 0xf8d62100
    6884:	ldrbtmi	r2, [fp], #-2056	; 0xfffff7f8
    6888:	andsvc	r7, r1, r7, lsl r8
    688c:	ldmdbvc	fp, {r1, r3, r5, fp, ip, sp, lr}
    6890:			; <UNDEFINED> instruction: 0xf000429a
    6894:	strtmi	r8, [r8], -ip, asr #3
    6898:	blx	ffd428b2 <error@@Base+0xffd316d6>
    689c:			; <UNDEFINED> instruction: 0xf8c64605
    68a0:			; <UNDEFINED> instruction: 0xf8df0838
    68a4:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    68a8:	stmdacc	r8, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    68ac:	stccs	0, cr7, [r0, #-124]	; 0xffffff84
    68b0:	addhi	pc, r1, r0
    68b4:			; <UNDEFINED> instruction: 0xf0402c0f
    68b8:			; <UNDEFINED> instruction: 0xf8df8198
    68bc:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
    68c0:	ldmdane	ip!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    68c4:	stmdacs	r8, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    68c8:	stmdapl	r4, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    68cc:	andsle	r4, r0, #268435465	; 0x10000009
    68d0:	ldrbtmi	r4, [ip], #-3326	; 0xfffff302
    68d4:	blx	1a448da <error@@Base+0x1a336fe>
    68d8:	stmdacs	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    68dc:	ldmdacc	ip!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    68e0:	ldmle	r7!, {r1, r3, r4, r7, r9, lr}^
    68e4:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    68e8:	stmdapl	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    68ec:			; <UNDEFINED> instruction: 0xf0002d00
    68f0:	strtmi	r8, [r8], -sp, lsl #3
    68f4:	blx	fffc48fa <error@@Base+0xfffb371e>
    68f8:	vldmiami	r6!, {d27-d26}
    68fc:			; <UNDEFINED> instruction: 0xf8d4447c
    6900:			; <UNDEFINED> instruction: 0xf0040844
    6904:	stmdacs	r0, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    6908:	svcge	0x0017f43f
    690c:	stmdacs	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6910:	stmdble	r7, {r1, r5, r7, r9, lr}
    6914:			; <UNDEFINED> instruction: 0xf8124bf0
    6918:	ldrbtmi	r2, [fp], #-3073	; 0xfffff3ff
    691c:	addsmi	r7, sl, #1490944	; 0x16c000
    6920:	movhi	pc, r0
    6924:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
    6928:			; <UNDEFINED> instruction: 0xf88ef003
    692c:			; <UNDEFINED> instruction: 0xf0002800
    6930:			; <UNDEFINED> instruction: 0xf7ff8194
    6934:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6938:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
    693c:	strcs	r4, [r0], #-3048	; 0xfffff418
    6940:			; <UNDEFINED> instruction: 0xf8c3447b
    6944:			; <UNDEFINED> instruction: 0xf7fd4834
    6948:	str	pc, [r7], r1, lsl #17
    694c:	blx	fedc4950 <error@@Base+0xfedb3774>
    6950:	stmdapl	r8, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6954:			; <UNDEFINED> instruction: 0xf013782b
    6958:	ldrsble	r0, [r7, #255]!	; 0xff
    695c:	blmi	ff880640 <error@@Base+0xff86f464>
    6960:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6964:	stmdahi	r4!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6968:	ldmdacs	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    696c:	svceq	0x0000f1b8
    6970:	bmi	ff77a9fc <error@@Base+0xff769820>
    6974:	ldrbtmi	r4, [sl], #-4061	; 0xfffff023
    6978:	ldrdpl	pc, [r8], -r8
    697c:			; <UNDEFINED> instruction: 0xf8d2447f
    6980:			; <UNDEFINED> instruction: 0xf1b99000
    6984:	svclt	0x00be0f00
    6988:	stmdane	r8, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    698c:	stmdbeq	r3, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    6990:	andls	pc, r0, r2, asr #17
    6994:	stmiavs	lr!, {r1, r2, sp, lr, pc}^
    6998:			; <UNDEFINED> instruction: 0xf7fb4631
    699c:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    69a0:	rscshi	pc, r7, r0
    69a4:	strbmi	r6, [sl], -fp, lsr #16
    69a8:	ldrtmi	r6, [r8], -sp, ror #16
    69ac:	svclt	0x00182c0d
    69b0:	strmi	r4, [r8, #1565]!	; 0x61d
    69b4:			; <UNDEFINED> instruction: 0xf7fdd1ef
    69b8:	strcs	pc, [r0], #-2121	; 0xfffff7b7
    69bc:	stclmi	6, cr14, [ip], {78}	; 0x4e
    69c0:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    69c4:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    69c8:	ldmdacs	r4!, {r2, r6, r7, fp, ip, sp, lr, pc}
    69cc:	blcs	824a40 <error@@Base+0x813864>
    69d0:	blcs	3aa04 <error@@Base+0x29828>
    69d4:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {1}
    69d8:	blx	7c49de <error@@Base+0x7b3802>
    69dc:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    69e0:			; <UNDEFINED> instruction: 0xf013781b
    69e4:	ldrsble	r0, [r7, #255]!	; 0xff
    69e8:			; <UNDEFINED> instruction: 0xf7ffe6a7
    69ec:			; <UNDEFINED> instruction: 0xf8d4fb15
    69f0:	ldmdavc	fp, {r3, fp, ip, sp}
    69f4:	rscsle	r2, r8, r0, lsr #22
    69f8:	ldcmi	6, cr14, [lr], #636	; 0x27c
    69fc:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    6a00:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6a04:	ldmdacs	r4!, {r2, r6, r7, fp, ip, sp, lr, pc}
    6a08:			; <UNDEFINED> instruction: 0xf67f42a3
    6a0c:			; <UNDEFINED> instruction: 0xf813ae96
    6a10:	blcs	815a1c <error@@Base+0x804840>
    6a14:			; <UNDEFINED> instruction: 0xf7ffd00b
    6a18:			; <UNDEFINED> instruction: 0xf8d4fac7
    6a1c:	adcmi	r3, r3, #8, 16	; 0x80000
    6a20:	mcrge	6, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    6a24:	stccc	8, cr15, [r1], {19}
    6a28:	mvnsle	r2, r0, lsr #22
    6a2c:			; <UNDEFINED> instruction: 0xf7ffe685
    6a30:			; <UNDEFINED> instruction: 0xf8d4fabb
    6a34:	adcmi	r3, r3, #8, 16	; 0x80000
    6a38:	mrcge	6, 3, APSR_nzcv, cr15, cr15, {3}
    6a3c:	stccc	8, cr15, [r1], {19}
    6a40:	rscsle	r2, r4, r0, lsr #22
    6a44:	stcmi	6, cr14, [ip], #484	; 0x1e4
    6a48:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    6a4c:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6a50:	ldmdacs	r4!, {r2, r6, r7, fp, ip, sp, lr, pc}
    6a54:	blcs	24ac8 <error@@Base+0x138ec>
    6a58:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    6a5c:	blx	bc4a60 <error@@Base+0xbb3884>
    6a60:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6a64:	blcs	24ad8 <error@@Base+0x138fc>
    6a68:			; <UNDEFINED> instruction: 0xe666d1f8
    6a6c:	strcs	r4, [r0], #-3491	; 0xfffff25d
    6a70:			; <UNDEFINED> instruction: 0xf8c5447d
    6a74:			; <UNDEFINED> instruction: 0xf8c54834
    6a78:			; <UNDEFINED> instruction: 0xf7fe480c
    6a7c:			; <UNDEFINED> instruction: 0xf8d5fed7
    6a80:			; <UNDEFINED> instruction: 0xf7ff0808
    6a84:	strb	pc, [r9, #2183]!	; 0x887	; <UNPREDICTABLE>
    6a88:	strcs	r4, [r0], #-2973	; 0xfffff463
    6a8c:			; <UNDEFINED> instruction: 0xf8d3447b
    6a90:			; <UNDEFINED> instruction: 0xf8c32808
    6a94:	ldmdavc	r3, {r2, r4, r5, fp, lr}
    6a98:			; <UNDEFINED> instruction: 0xf43f2b00
    6a9c:			; <UNDEFINED> instruction: 0xf7ffae4e
    6aa0:			; <UNDEFINED> instruction: 0xf7fffa0d
    6aa4:	ldrb	pc, [r9, #2689]	; 0xa81	; <UNPREDICTABLE>
    6aa8:			; <UNDEFINED> instruction: 0x21004a96
    6aac:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    6ab0:	ldmdane	r4!, {r1, r6, r7, fp, ip, sp, lr, pc}
    6ab4:	blmi	fe540204 <error@@Base+0xfe52f028>
    6ab8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    6abc:			; <UNDEFINED> instruction: 0xf8c3781a
    6ac0:	tstlt	sl, r4, lsr r8
    6ac4:	blx	fee44ac8 <error@@Base+0xfee338ec>
    6ac8:	strb	r2, [r7, #1025]	; 0x401
    6acc:	smlabbcs	r1, pc, sl, r4	; <UNPREDICTABLE>
    6ad0:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    6ad4:	ldmdane	ip, {r1, r6, r7, fp, ip, sp, lr, pc}
    6ad8:	blmi	fe3801e0 <error@@Base+0xfe36f004>
    6adc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6ae0:	ldmdacs	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6ae4:	blx	1844ae8 <error@@Base+0x183390c>
    6ae8:	ldrt	r4, [r8], -r4, lsl #12
    6aec:	smlabbcs	r0, r9, sl, r4
    6af0:			; <UNDEFINED> instruction: 0xf8d2447a
    6af4:			; <UNDEFINED> instruction: 0xf8c23808
    6af8:	addsmi	r1, r3, #52, 16	; 0x340000
    6afc:	mrcge	6, 0, APSR_nzcv, cr13, cr15, {3}
    6b00:	ldrbtmi	r4, [ip], #-3205	; 0xfffff37b
    6b04:			; <UNDEFINED> instruction: 0xf7ffe006
    6b08:			; <UNDEFINED> instruction: 0xf8d4f8c3
    6b0c:	adcmi	r3, r3, #8, 16	; 0x80000
    6b10:	mrcge	6, 0, APSR_nzcv, cr3, cr15, {3}
    6b14:	stccc	8, cr15, [r1], {19}
    6b18:	rscsle	r2, r4, r0, lsr #22
    6b1c:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
    6b20:	stmdacc	r8, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6b24:			; <UNDEFINED> instruction: 0xf67f4293
    6b28:	ldclmi	14, cr10, [sp], #-32	; 0xffffffe0
    6b2c:	and	r4, r6, ip, ror r4
    6b30:			; <UNDEFINED> instruction: 0xf8aef7ff
    6b34:	stmdacc	r8, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6b38:			; <UNDEFINED> instruction: 0xf67f42a3
    6b3c:			; <UNDEFINED> instruction: 0xf813adfe
    6b40:	blcs	815b4c <error@@Base+0x804970>
    6b44:	ldrb	sp, [r8, #500]!	; 0x1f4
    6b48:	andcs	r4, r0, #120832	; 0x1d800
    6b4c:			; <UNDEFINED> instruction: 0xf8c3447b
    6b50:			; <UNDEFINED> instruction: 0xf7ff2834
    6b54:			; <UNDEFINED> instruction: 0x4604f89d
    6b58:	blmi	1d00364 <error@@Base+0x1cef188>
    6b5c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6b60:	ldmdacs	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6b64:			; <UNDEFINED> instruction: 0xf9aaf7ff
    6b68:	ldrb	r4, [r8, #1540]!	; 0x604
    6b6c:	blcs	84bd0 <error@@Base+0x739f4>
    6b70:	svceq	0x0000f1b9
    6b74:	ldrbmi	sp, [sl, #-5]
    6b78:	adcsmi	sp, sp, #77	; 0x4d
    6b7c:	mcrge	6, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6b80:	addsmi	lr, sl, #92, 12	; 0x5c00000
    6b84:	bcs	83acc0 <error@@Base+0x829ae4>
    6b88:	adcsmi	sp, sp, #-1073741763	; 0xc000003d
    6b8c:	ldrtmi	sp, [lr], -r8, ror #18
    6b90:			; <UNDEFINED> instruction: 0xf8c8e63c
    6b94:			; <UNDEFINED> instruction: 0xf8c75008
    6b98:			; <UNDEFINED> instruction: 0xf7fe080c
    6b9c:			; <UNDEFINED> instruction: 0xf7fcfe47
    6ba0:	shsub16mi	pc, r1, fp	; <UNPREDICTABLE>
    6ba4:	andvs	pc, r0, #1325400064	; 0x4f000000
    6ba8:			; <UNDEFINED> instruction: 0xf7fb4638
    6bac:	ldmdavc	fp!, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6bb0:	stmdavc	r8, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
    6bb4:			; <UNDEFINED> instruction: 0xf43f2b00
    6bb8:			; <UNDEFINED> instruction: 0xf7ffadc0
    6bbc:			; <UNDEFINED> instruction: 0xf8d7f97f
    6bc0:	ldmdavc	fp, {r3, fp, ip, sp}
    6bc4:	mvnsle	r2, r0, lsl #22
    6bc8:			; <UNDEFINED> instruction: 0xf8d5e5b7
    6bcc:			; <UNDEFINED> instruction: 0xf7fe1844
    6bd0:			; <UNDEFINED> instruction: 0xf8c5fe97
    6bd4:	blmi	1548cec <error@@Base+0x1537b10>
    6bd8:			; <UNDEFINED> instruction: 0xf8d3447b
    6bdc:			; <UNDEFINED> instruction: 0xf8d32808
    6be0:	addsmi	r3, sl, #60, 16	; 0x3c0000
    6be4:	mrcge	6, 3, APSR_nzcv, cr4, cr15, {1}
    6be8:	mrcmi	6, 2, lr, cr1, cr12, {3}
    6bec:	movwcs	r4, #5673	; 0x1629
    6bf0:			; <UNDEFINED> instruction: 0xf506447e
    6bf4:			; <UNDEFINED> instruction: 0xf8c66001
    6bf8:			; <UNDEFINED> instruction: 0xf0033834
    6bfc:	strtmi	pc, [r0], -fp, ror #17
    6c00:			; <UNDEFINED> instruction: 0xf7fe2100
    6c04:			; <UNDEFINED> instruction: 0xf8c6fe7d
    6c08:	strb	r0, [r4, r4, asr #16]!
    6c0c:	stmdaeq	r0, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    6c10:	ldmdapl	r4!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
    6c14:	adcsmi	lr, sp, #147849216	; 0x8d00000
    6c18:	mrcge	6, 0, APSR_nzcv, cr0, cr15, {3}
    6c1c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c20:	adcsmi	lr, sp, #244, 10	; 0x3d000000
    6c24:	mcrge	6, 0, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    6c28:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c2c:	strcc	lr, [r1, #-1518]	; 0xfffffa12
    6c30:			; <UNDEFINED> instruction: 0xf0034628
    6c34:	strmi	pc, [r0], r3, lsr #30
    6c38:			; <UNDEFINED> instruction: 0xf43f2800
    6c3c:			; <UNDEFINED> instruction: 0xf004ae2c
    6c40:	strmi	pc, [r5], -r1, lsr #20
    6c44:			; <UNDEFINED> instruction: 0xf8c64640
    6c48:			; <UNDEFINED> instruction: 0xf7fb5838
    6c4c:	strt	lr, [r8], -lr, lsr #19
    6c50:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    6c54:	ldmdapl	r8!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6c58:	ldmdami	r7!, {r0, r3, r5, r9, sl, sp, lr, pc}
    6c5c:			; <UNDEFINED> instruction: 0xe6684478
    6c60:	strb	r4, [pc, #1597]!	; 72a5 <pclose@plt+0x4fc1>
    6c64:			; <UNDEFINED> instruction: 0xf9a0f7ff
    6c68:	svclt	0x0000e65c
    6c6c:	andeq	r4, r2, ip, lsr #15
    6c70:	andeq	r0, r0, r0, asr r3
    6c74:	andeq	r6, r2, lr, asr #29
    6c78:	andeq	r6, r2, ip, lsr #29
    6c7c:	strdeq	r5, [r2], -r2
    6c80:			; <UNDEFINED> instruction: 0x00026db2
    6c84:	andeq	r6, r2, r0, lsr #27
    6c88:	andeq	r6, r2, sl, lsr sp
    6c8c:	andeq	r6, r2, ip, lsl #26
    6c90:	strdeq	r6, [r2], -r4
    6c94:	ldrdeq	r6, [r2], -r0
    6c98:	andeq	r6, r2, r6, lsr #25
    6c9c:	andeq	r6, r2, r6, lsl #25
    6ca0:	andeq	r6, r2, lr, asr #24
    6ca4:	andeq	r6, r2, r2, asr #24
    6ca8:	andeq	r6, r2, sl, lsl ip
    6cac:	strdeq	r6, [r2], -lr
    6cb0:	andeq	r5, r2, r0, lsl r9
    6cb4:	andeq	r6, r2, ip, asr #23
    6cb8:	andeq	r6, r2, r8, lsl #23
    6cbc:	andeq	r6, r2, r2, ror fp
    6cc0:	andeq	r5, r2, sl, lsl #17
    6cc4:	andeq	r6, r2, sl, lsr #22
    6cc8:	andeq	r6, r2, r2, lsl fp
    6ccc:	strdeq	r6, [r2], -lr
    6cd0:	andeq	r6, r2, sl, ror #21
    6cd4:	ldrdeq	r6, [r2], -r4
    6cd8:	strdeq	r5, [r2], -r6
    6cdc:	strdeq	pc, [r0], -r6
    6ce0:	muleq	r2, r0, sl
    6ce4:	andeq	r6, r2, lr, ror #20
    6ce8:	muleq	r2, sl, r7
    6cec:	andeq	r6, r2, r4, asr sl
    6cf0:	andeq	r6, r2, lr, lsl #20
    6cf4:	ldrdeq	r6, [r2], -r2
    6cf8:	andeq	r6, r2, r6, lsl #19
    6cfc:	andeq	r6, r2, r0, ror #18
    6d00:	andeq	r6, r2, r4, asr #18
    6d04:	andeq	r6, r2, r2, lsr #18
    6d08:	andeq	r6, r2, r6, lsl r9
    6d0c:	strdeq	r6, [r2], -lr
    6d10:	strdeq	r6, [r2], -r2
    6d14:	andeq	r6, r2, r0, ror #17
    6d18:	andeq	r6, r2, lr, asr #17
    6d1c:			; <UNDEFINED> instruction: 0x000268b2
    6d20:	andeq	r6, r2, r4, lsr #17
    6d24:	andeq	r6, r2, r4, lsl #17
    6d28:	andeq	r6, r2, r2, ror r8
    6d2c:	strdeq	r6, [r2], -r8
    6d30:	andeq	r6, r2, r0, ror #15
    6d34:	andeq	r6, r2, lr, ror r7
    6d38:			; <UNDEFINED> instruction: 0x0000edbc
    6d3c:	stmdbmi	r6!, {r0, r2, r5, r8, r9, fp, lr}
    6d40:	bmi	997f34 <error@@Base+0x986d58>
    6d44:	mvnsmi	lr, sp, lsr #18
    6d48:			; <UNDEFINED> instruction: 0xf8934479
    6d4c:	addlt	ip, r4, r0
    6d50:	strmi	r5, [r0], sl, lsl #17
    6d54:	teqeq	r0, ip, lsr #3	; <UNPREDICTABLE>
    6d58:	ldmdavs	r2, {sl, sp}
    6d5c:			; <UNDEFINED> instruction: 0xf04f9203
    6d60:	strcs	r0, [r0, #-512]	; 0xfffffe00
    6d64:	ldrmi	fp, [r8], -sl, asr #5
    6d68:	ldmdale	r4, {r0, r3, r9, fp, sp}
    6d6c:			; <UNDEFINED> instruction: 0xf8101923
    6d70:	bl	117a97c <error@@Base+0x11697a0>
    6d74:	ldmne	fp, {r0, r2, r9}^
    6d78:	ldmdbne	fp, {r1, r4, r6, r8, lr}
    6d7c:	andeq	lr, r2, #70656	; 0x11400
    6d80:	bl	108d100 <error@@Base+0x107bf24>
    6d84:	ldmdane	r4!, {r1, r8, r9, sl}^
    6d88:	strbvc	lr, [r1, #2887]!	; 0xb47
    6d8c:	teqeq	r0, ip, lsr #3	; <UNPREDICTABLE>
    6d90:	blcs	2738c4 <error@@Base+0x2626e8>
    6d94:	smlattcs	r0, sl, r9, sp
    6d98:	andne	pc, r0, r8, asr #17
    6d9c:	andcc	r7, r1, r3, lsl #16
    6da0:	blcs	baadac <error@@Base+0xb99bd0>
    6da4:	bmi	3baddc <error@@Base+0x3a9c00>
    6da8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    6dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6db0:	subsmi	r9, sl, r3, lsl #22
    6db4:	strtmi	sp, [r0], -fp, lsl #2
    6db8:	andlt	r4, r4, r9, lsr #12
    6dbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6dc0:	stmdage	r1, {r1, r9, fp, sp, pc}
    6dc4:	ldc2l	0, cr15, [ip, #-36]	; 0xffffffdc
    6dc8:	andeq	pc, r0, r8, asr #17
    6dcc:			; <UNDEFINED> instruction: 0xf7fbe7eb
    6dd0:	svclt	0x0000e924
    6dd4:	muleq	r2, r0, r6
    6dd8:	andeq	r3, r2, ip, asr #30
    6ddc:	muleq	r0, ip, r1
    6de0:	andeq	r3, r2, sl, ror #29
    6de4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6de8:	svclt	0x00004770
    6dec:	andeq	r6, r2, sl, ror #11
    6df0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    6df4:	stmdaeq	r4!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6df8:	stmvs	r3, {r4, r8, ip, sp, pc}
    6dfc:	ldmvs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}^
    6e00:	svclt	0x00004770
    6e04:	ldrdeq	r6, [r2], -lr
    6e08:	movwcs	r4, #2051	; 0x803
    6e0c:			; <UNDEFINED> instruction: 0x4619461a
    6e10:			; <UNDEFINED> instruction: 0xf7fe4478
    6e14:	svclt	0x0000bddd
    6e18:			; <UNDEFINED> instruction: 0xfffff685
    6e1c:	blmi	1659384 <error@@Base+0x16481a8>
    6e20:	bmi	165800c <error@@Base+0x1646e30>
    6e24:	ldrbmi	lr, [r0, sp, lsr #18]!
    6e28:	stmiapl	fp, {r2, r3, r4, r7, ip, sp, pc}^
    6e2c:	ldmdbmi	r7, {r1, r3, r4, r5, r6, sl, lr}^
    6e30:	tstls	fp, #1769472	; 0x1b0000
    6e34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e38:	ldmdapl	r1, {r0, r2, r4, r6, r8, r9, fp, lr}^
    6e3c:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e40:	stmdavs	r9, {r0, r1, r3, r4, r6, r9, fp, sp, lr}
    6e44:	movwmi	r4, #45843	; 0xb313
    6e48:	bmi	14bb27c <error@@Base+0x14aa0a0>
    6e4c:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    6e50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e54:	subsmi	r9, sl, fp, lsl fp
    6e58:	addhi	pc, pc, r0, asr #32
    6e5c:	pop	{r2, r3, r4, ip, sp, pc}
    6e60:			; <UNDEFINED> instruction: 0xf7fe87f0
    6e64:	strmi	pc, [r5], -r7, ror #26
    6e68:	rscle	r2, lr, r0, lsl #16
    6e6c:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e70:	andcs	r4, r1, r1, lsl #12
    6e74:			; <UNDEFINED> instruction: 0xf7fb4401
    6e78:			; <UNDEFINED> instruction: 0x4629fcbf
    6e7c:			; <UNDEFINED> instruction: 0xf7fb4604
    6e80:	stmdbmi	r5, {r1, r2, r6, r7, fp, sp, lr, pc}^
    6e84:	blne	d8070 <error@@Base+0xc6e94>
    6e88:	blcc	58710 <error@@Base+0x47534>
    6e8c:	bcs	145e21c <error@@Base+0x144d040>
    6e90:	subscs	fp, sl, #12, 30	; 0x30
    6e94:	strbtpl	r2, [r2], #593	; 0x251
    6e98:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e9c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6ea0:			; <UNDEFINED> instruction: 0xf7fbd058
    6ea4:	usatmi	lr, #8, r8, lsl #19
    6ea8:	strmi	r4, [r1], -r2, asr #12
    6eac:			; <UNDEFINED> instruction: 0xf7fb2003
    6eb0:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
    6eb4:	blls	13dad0 <error@@Base+0x12c8f4>
    6eb8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    6ebc:	svcmi	0x0000f5b3
    6ec0:	ldmdami	r6!, {r0, r4, r6, ip, lr, pc}
    6ec4:			; <UNDEFINED> instruction: 0xf0024478
    6ec8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    6ecc:	andcs	sp, sl, #73	; 0x49
    6ed0:			; <UNDEFINED> instruction: 0xf7fb2100
    6ed4:	mcrne	8, 0, lr, cr7, cr0, {2}
    6ed8:	blmi	c7e3ec <error@@Base+0xc6d210>
    6edc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6ee0:	ldrdlt	r6, [sl, -sl]!
    6ee4:	ldmdavs	fp, {r9, sp}
    6ee8:	ldmvs	r9, {r0, r9, ip, sp}^
    6eec:	mvnsle	r2, r0, lsl #18
    6ef0:	bl	fe899ba8 <error@@Base+0xfe8889cc>
    6ef4:	ldrbtmi	r0, [fp], #-2311	; 0xfffff6f9
    6ef8:	ldmvs	sl, {r0, r1, r3, r4, r6, r8, fp, sp, lr}^
    6efc:	eorsle	r2, sl, r0, lsl #20
    6f00:	beq	43044 <error@@Base+0x31e68>
    6f04:			; <UNDEFINED> instruction: 0xf10a681b
    6f08:	ldmvs	sl, {r0, r9, fp}^
    6f0c:	mvnsle	r2, r0, lsl #20
    6f10:	tstcs	r1, r5, lsr #22
    6f14:	ldrtmi	r4, [r0], -r5, lsr #20
    6f18:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6f1c:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f20:	bl	fea98fb4 <error@@Base+0xfea87dd8>
    6f24:	strbmi	r0, [sl], -r7, lsl #6
    6f28:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    6f2c:	stmib	sp, {r8, r9, sl, sp}^
    6f30:			; <UNDEFINED> instruction: 0xf7fe7600
    6f34:	strbmi	pc, [r0], -sp, asr #26	; <UNPREDICTABLE>
    6f38:			; <UNDEFINED> instruction: 0xf914f7ff
    6f3c:			; <UNDEFINED> instruction: 0x4630491d
    6f40:			; <UNDEFINED> instruction: 0xf0084479
    6f44:			; <UNDEFINED> instruction: 0x4630f95b
    6f48:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f4c:	strtmi	r4, [r0], -r9, lsr #12
    6f50:	stmia	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f54:			; <UNDEFINED> instruction: 0xf7fb4620
    6f58:	strtmi	lr, [r8], -r8, lsr #16
    6f5c:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f60:			; <UNDEFINED> instruction: 0x2764e773
    6f64:			; <UNDEFINED> instruction: 0x4630e7b9
    6f68:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f6c:	bicvc	pc, r0, pc, asr #8
    6f70:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f74:	ldrmi	lr, [r2], r5, lsr #15
    6f78:			; <UNDEFINED> instruction: 0xf7fbe7ca
    6f7c:	svclt	0x0000e84e
    6f80:	andeq	r3, r2, r4, ror lr
    6f84:	muleq	r0, ip, r1
    6f88:	andeq	r3, r2, r8, ror #28
    6f8c:	andeq	r0, r0, r8, asr r3
    6f90:	ldrdeq	r5, [r2], -ip
    6f94:	andeq	r3, r2, r6, asr #28
    6f98:	andeq	lr, r0, r8, lsr #23
    6f9c:	andeq	lr, r0, ip, ror #22
    6fa0:	andeq	r5, r2, ip, lsr r2
    6fa4:	andeq	r5, r2, r2, lsr #4
    6fa8:	ldrdeq	lr, [r0], -r0
    6fac:	strdeq	lr, [r0], -sl
    6fb0:			; <UNDEFINED> instruction: 0xfffff29b
    6fb4:	andeq	lr, r0, ip, asr #21
    6fb8:	cfstr32mi	mvfx11, [lr], {56}	; 0x38
    6fbc:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    6fc0:	ldmib	r0, {r7, r8, ip, sp, pc}^
    6fc4:	eorvs	r3, r3, r0, lsl #10
    6fc8:	svc	0x00eef7fa
    6fcc:	svcmi	0x0080f1b5
    6fd0:	strtmi	sp, [r8], -r1
    6fd4:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    6fd8:	andle	r2, r9, r6, lsl #22
    6fdc:	andle	r2, r5, pc, lsl #22
    6fe0:	andle	r2, r3, r5, lsl #22
    6fe4:	ldrhtmi	lr, [r8], -sp
    6fe8:	bllt	ff2c3024 <error@@Base+0xff2b1e48>
    6fec:	ldrb	r2, [r0, sl, lsl #10]!
    6ff0:	strb	r2, [lr, r7, ror #10]!
    6ff4:	andeq	r6, r2, r0, ror #24
    6ff8:	tstcs	r8, r0, lsl r5
    6ffc:	andcs	r4, r1, r4, lsl #12
    7000:	blx	ffec4ff6 <error@@Base+0xffeb3e1a>
    7004:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7008:	subvs	r6, r4, sl, lsl r8
    700c:	andvs	r6, r2, r8, lsl r0
    7010:	svclt	0x0000bd10
    7014:	andeq	r6, r2, r6, lsl ip
    7018:	blmi	d74500 <error@@Base+0xd63324>
    701c:	ldrbtmi	r4, [fp], #-3125	; 0xfffff3cb
    7020:	ldmvs	sl, {r2, r3, r4, r5, r6, sl, lr}
    7024:	ldrble	r0, [sl], #-1173	; 0xfffffb6b
    7028:	svclt	0x004c07d0
    702c:	andcs	r2, r5, #-268435456	; 0xf0000000
    7030:			; <UNDEFINED> instruction: 0xf7fc605a
    7034:			; <UNDEFINED> instruction: 0xf7fcfbad
    7038:			; <UNDEFINED> instruction: 0xf7fffde9
    703c:			; <UNDEFINED> instruction: 0x4d2ef927
    7040:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    7044:	strble	r0, [r4], #-1497	; 0xfffffa27
    7048:	ldrtle	r0, [sl], #-1370	; 0xfffffaa6
    704c:	ldrtle	r0, [r0], #-1437	; 0xfffffa63
    7050:	strtle	r0, [r6], #-1880	; 0xfffff8a8
    7054:	ldrle	r0, [ip], #-1241	; 0xfffffb27
    7058:	ldrle	r0, [r5], #-1178	; 0xfffffb66
    705c:	strle	r0, [lr], #-2011	; 0xfffff825
    7060:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    7064:			; <UNDEFINED> instruction: 0xf926f7ff
    7068:	tstcs	r0, r5, lsr #20
    706c:	stmiapl	r2!, {r0, r2, r5, r8, r9, fp, lr}
    7070:	stmiapl	r3!, {r0, r4, sp, lr}^
    7074:	pop	{r3, r4, fp, sp, lr}
    7078:			; <UNDEFINED> instruction: 0xf7ff4038
    707c:	stmdami	r2!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    7080:			; <UNDEFINED> instruction: 0xf7ff4478
    7084:			; <UNDEFINED> instruction: 0xe7eff917
    7088:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    708c:			; <UNDEFINED> instruction: 0xf912f7ff
    7090:	ldmdami	pc, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7094:			; <UNDEFINED> instruction: 0xf7ff4478
    7098:	blmi	7c54d4 <error@@Base+0x7b42f8>
    709c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    70a0:	ldmdami	sp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    70a4:			; <UNDEFINED> instruction: 0xf7ff4478
    70a8:	blmi	7454c4 <error@@Base+0x7342e8>
    70ac:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    70b0:	ldmdami	fp, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    70b4:			; <UNDEFINED> instruction: 0xf7ff4478
    70b8:	blmi	6c54b4 <error@@Base+0x6b42d8>
    70bc:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    70c0:	ldmdami	r9, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    70c4:			; <UNDEFINED> instruction: 0xf7ff4478
    70c8:	blmi	6454a4 <error@@Base+0x6342c8>
    70cc:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    70d0:	ldmdami	r7, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    70d4:			; <UNDEFINED> instruction: 0xf7ff4478
    70d8:	stmiavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    70dc:	eorscs	lr, r7, #180, 14	; 0x2d00000
    70e0:			; <UNDEFINED> instruction: 0xf7fc605a
    70e4:			; <UNDEFINED> instruction: 0xf7fcfb55
    70e8:			; <UNDEFINED> instruction: 0xf7fffd91
    70ec:	str	pc, [r6, pc, asr #17]!
    70f0:	strdeq	r6, [r2], -lr
    70f4:	andeq	r3, r2, r4, ror ip
    70f8:	ldrdeq	r6, [r2], -ip
    70fc:	andeq	lr, r0, sl, asr #18
    7100:	andeq	r0, r0, r4, lsl #6
    7104:	andeq	r0, r0, r4, asr r3
    7108:	muleq	r0, r8, r9
    710c:	strdeq	lr, [r0], -r2
    7110:	ldrdeq	lr, [r0], -ip
    7114:	andeq	r6, r2, r0, lsl #23
    7118:	andeq	lr, r0, r0, asr #19
    711c:	andeq	r6, r2, r0, ror fp
    7120:	andeq	lr, r0, r4, lsr #19
    7124:	andeq	r6, r2, r0, ror #22
    7128:	andeq	lr, r0, r8, lsl #19
    712c:	andeq	r6, r2, r0, asr fp
    7130:	andeq	lr, r0, ip, ror #18
    7134:	push	{r1, r5, r8, r9, fp, lr}
    7138:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    713c:	ldmvs	ip, {r0, r5, r9, sl, fp, lr}^
    7140:			; <UNDEFINED> instruction: 0xf004447e
    7144:			; <UNDEFINED> instruction: 0xf0340840
    7148:	eorle	r0, r4, r0, asr #8
    714c:	ldrbtmi	r4, [pc], #-3870	; 7154 <pclose@plt+0x4e70>
    7150:			; <UNDEFINED> instruction: 0x232f4d1e
    7154:	rsbvs	r4, fp, sp, ror r4
    7158:	blx	6c5152 <error@@Base+0x6b3f76>
    715c:	ldc2l	7, cr15, [r6, #-1008]	; 0xfffffc10
    7160:			; <UNDEFINED> instruction: 0xf894f7ff
    7164:			; <UNDEFINED> instruction: 0xf7ff4638
    7168:	stmdbvs	fp!, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
    716c:			; <UNDEFINED> instruction: 0xf1b8b9b3
    7170:	tstle	r9, r0, lsl #30
    7174:	andsle	r2, sp, r2, lsl #24
    7178:	tstle	r3, r3, lsl #24
    717c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    7180:			; <UNDEFINED> instruction: 0xf898f7ff
    7184:	tstcs	r0, r3, lsl fp
    7188:	ldmpl	r3!, {r3, r9, sl, lr}^
    718c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    7190:			; <UNDEFINED> instruction: 0xf7ff6019
    7194:	svcmi	0x0010b92d
    7198:			; <UNDEFINED> instruction: 0xe7d9447f
    719c:			; <UNDEFINED> instruction: 0xf7ff4638
    71a0:			; <UNDEFINED> instruction: 0xf1b8f889
    71a4:	rscle	r0, r5, r0, lsl #30
    71a8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    71ac:			; <UNDEFINED> instruction: 0xf882f7ff
    71b0:	mvnle	r2, r2, lsl #24
    71b4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    71b8:			; <UNDEFINED> instruction: 0xf87cf7ff
    71bc:	svclt	0x0000e7e2
    71c0:	andeq	r6, r2, r2, ror #21
    71c4:	andeq	r3, r2, r4, asr fp
    71c8:	andeq	lr, r0, lr, asr #32
    71cc:	andeq	r6, r2, r8, asr #21
    71d0:	andeq	lr, r0, lr, lsl #18
    71d4:	andeq	r0, r0, r4, lsl #6
    71d8:	andeq	lr, r0, r8, ror #17
    71dc:	ldrdeq	lr, [r0], -sl
    71e0:	ldrdeq	lr, [r0], -r2
    71e4:	addlt	fp, r2, r0, ror r5
    71e8:	strmi	r4, [sp], -sl, lsl #28
    71ec:	movwls	r4, #5652	; 0x1614
    71f0:	rsbsvs	r4, r0, lr, ror r4
    71f4:	blx	ff3451ec <error@@Base+0xff334010>
    71f8:	stc2	7, cr15, [r8, #-1008]	; 0xfffffc10
    71fc:			; <UNDEFINED> instruction: 0xf846f7ff
    7200:			; <UNDEFINED> instruction: 0xf7ff4628
    7204:	stmdbls	r1, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    7208:	andlt	r4, r2, r0, lsr #12
    720c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7210:	stmialt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7214:	andeq	r6, r2, ip, lsr #20
    7218:	blmi	259a40 <error@@Base+0x248864>
    721c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7220:	addmi	r6, r3, #1769472	; 0x1b0000
    7224:	blmi	1fb248 <error@@Base+0x1ea06c>
    7228:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    722c:	blx	fec0da94 <error@@Base+0xfebfc8b8>
    7230:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7234:	andcs	r4, r1, r0, ror r7
    7238:	svclt	0x00004770
    723c:	andeq	r3, r2, r8, ror sl
    7240:	andeq	r0, r0, ip, lsl #5
    7244:	andeq	r0, r0, r8, ror #3
    7248:			; <UNDEFINED> instruction: 0xf00ab5f8
    724c:	blmi	685cd0 <error@@Base+0x674af4>
    7250:	smclt	33867	; 0x844b
    7254:	ldmpl	fp, {r3, r4, r9, fp, lr}
    7258:	ldrdeq	lr, [r0, -r3]
    725c:	svclt	0x00081c4a
    7260:	svccc	0x00fff1b0
    7264:	ldmvs	sl, {r0, r3, r4, ip, lr, pc}
    7268:	ldrhtmi	lr, [r8], #141	; 0x8d
    726c:	stmiblt	r2, {r0, r2, ip, sp, lr, pc}^
    7270:	ldmpl	sl, {r1, r4, r9, fp, lr}
    7274:	cmnlt	sl, r2, lsl r8
    7278:	bcs	9a2c4 <error@@Base+0x890e8>
    727c:			; <UNDEFINED> instruction: 0xf04f4911
    7280:	ldmdbpl	sp, {r0, r9, sl}
    7284:	stmdavs	pc!, {r2, r3, r4, r6, fp, ip, lr}	; <UNPREDICTABLE>
    7288:	stmdavs	r6!, {r1, r2, r3, r5, sp, lr}
    728c:	andle	r6, fp, r0, lsr #32
    7290:	blx	11432ae <error@@Base+0x11320d2>
    7294:	eorvs	r6, r6, pc, lsr #32
    7298:	pop	{r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    729c:	andcs	r4, r1, #248	; 0xf8
    72a0:	mrscs	r2, (UNDEF: 0)
    72a4:	stmiblt	r6!, {r0, r2, ip, sp, lr, pc}
    72a8:	blx	4c32be <error@@Base+0x4b20e2>
    72ac:	blx	19c32ca <error@@Base+0x19b20ee>
    72b0:	svclt	0x0000e7ee
    72b4:	andeq	r3, r2, r4, asr #20
    72b8:	andeq	r0, r0, r4, lsr #3
    72bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    72c0:	ldrdeq	r0, [r0], -r8
    72c4:	andeq	r0, r0, r0, ror #4
    72c8:	mvnsmi	lr, #737280	; 0xb4000
    72cc:			; <UNDEFINED> instruction: 0xf7fd4604
    72d0:	stcmi	13, cr15, [r6, #-36]!	; 0xffffffdc
    72d4:	smlsdxeq	r2, sp, r4, r4
    72d8:			; <UNDEFINED> instruction: 0xf00bd43e
    72dc:			; <UNDEFINED> instruction: 0xf7fcfb91
    72e0:			; <UNDEFINED> instruction: 0xf009fc95
    72e4:			; <UNDEFINED> instruction: 0xf005fd4d
    72e8:			; <UNDEFINED> instruction: 0xf7fdfbbd
    72ec:			; <UNDEFINED> instruction: 0xf04ff935
    72f0:			; <UNDEFINED> instruction: 0x46063cff
    72f4:	strbtmi	r4, [r0], -pc, lsl #12
    72f8:	blmi	776130 <error@@Base+0x764f54>
    72fc:	bmi	74f708 <error@@Base+0x73e52c>
    7300:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7304:	stmib	r8, {r2, r3, r4, r8, r9, fp, lr}^
    7308:			; <UNDEFINED> instruction: 0xf855c000
    730c:			; <UNDEFINED> instruction: 0xf8c99002
    7310:	stmiapl	sp!, {ip}^
    7314:	stmiblt	r3, {r0, r1, r3, r5, fp, sp, lr}
    7318:	ldmib	r8, {r2, r3, r5, r8, ip, sp, pc}^
    731c:	addsmi	r2, r6, #0, 6
    7320:	movweq	lr, #15223	; 0x3b77
    7324:			; <UNDEFINED> instruction: 0xf7ffdb1e
    7328:	andcs	pc, r0, #572	; 0x23c
    732c:	andcs	r4, r1, r1, lsl r6
    7330:	stc2	0, cr15, [r6], #-16
    7334:	blcs	213e8 <error@@Base+0x1020c>
    7338:	movwcs	sp, #238	; 0xee
    733c:	andcc	pc, r0, r9, asr #17
    7340:	blx	ffb4533e <error@@Base+0xffb34162>
    7344:	teqlt	fp, fp, lsr #16
    7348:			; <UNDEFINED> instruction: 0xd105079b
    734c:	svclt	0x00142c00
    7350:	eorscs	r2, r2, r8, lsr r0
    7354:	mvnshi	lr, #12386304	; 0xbd0000
    7358:	pop	{r0, r2, r5, r6, sp}
    735c:			; <UNDEFINED> instruction: 0x46b483f8
    7360:	strb	r4, [sl, r8, lsl #12]
    7364:	blx	1cc535e <error@@Base+0x1cb4182>
    7368:	svclt	0x0000e7e7
    736c:	andeq	r3, r2, r0, asr #19
    7370:	strdeq	r0, [r0], -r4
    7374:	andeq	r0, r0, r0, ror #4
    7378:			; <UNDEFINED> instruction: 0x000001bc
    737c:	blmi	859c04 <error@@Base+0x848a28>
    7380:	push	{r1, r3, r4, r5, r6, sl, lr}
    7384:			; <UNDEFINED> instruction: 0xb09343f0
    7388:			; <UNDEFINED> instruction: 0x460458d3
    738c:	tstls	r1, #1769472	; 0x1b0000
    7390:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7394:	mrc2	7, 0, pc, cr0, cr15, {7}
    7398:	biclt	r4, r4, r5, lsl #12
    739c:			; <UNDEFINED> instruction: 0xb1b37823
    73a0:	mulls	r1, r8, r2
    73a4:	svcge	0x0002bf02
    73a8:	streq	pc, [r1], -r4, asr #3
    73ac:			; <UNDEFINED> instruction: 0xd00746b9
    73b0:			; <UNDEFINED> instruction: 0xf7ffe00d
    73b4:	stmdavc	r3!, {r0, r9, sl, fp, ip, sp, lr, pc}
    73b8:			; <UNDEFINED> instruction: 0xf8494283
    73bc:	tstle	r2, r4, lsl #22
    73c0:	stmdaeq	r4, {r1, r2, r8, r9, fp, sp, lr, pc}
    73c4:	svccc	0x0001f814
    73c8:	mvnsle	r2, r0, lsl #22
    73cc:	bmi	3907fc <error@@Base+0x37f620>
    73d0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    73d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    73d8:	subsmi	r9, sl, r1, lsl fp
    73dc:	strtmi	sp, [r8], -lr, lsl #2
    73e0:	pop	{r0, r1, r4, ip, sp, pc}
    73e4:	blge	683ac <error@@Base+0x571d0>
    73e8:	stmeq	r8, {r0, r1, r8, r9, fp, sp, lr, pc}
    73ec:			; <UNDEFINED> instruction: 0xf858e001
    73f0:			; <UNDEFINED> instruction: 0xf7ff0d04
    73f4:	strbmi	pc, [r7, #-3585]	; 0xfffff1ff	; <UNPREDICTABLE>
    73f8:			; <UNDEFINED> instruction: 0xe7e8d1f9
    73fc:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7400:	andeq	r3, r2, r4, lsl r9
    7404:	muleq	r0, ip, r1
    7408:	andeq	r3, r2, r2, asr #17
    740c:	mvnsmi	lr, #737280	; 0xb4000
    7410:	strmi	r4, [r9], r5, lsl #12
    7414:	ldc2l	0, cr15, [ip, #-8]!
    7418:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    741c:	ldmvs	r8, {r7, r9, sl, lr}
    7420:	pkhbtvs	pc, r0, r0, lsl #8	; <UNPREDICTABLE>
    7424:	strbeq	sp, [r1, ip]
    7428:			; <UNDEFINED> instruction: 0xf003d53b
    742c:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    7430:	blmi	87b924 <error@@Base+0x86a748>
    7434:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    7438:	vld2.32	{d6-d7}, [r0 :64], r8
    743c:	addsvs	r6, r8, r0, lsl #1
    7440:	svcmi	0x001f4c1e
    7444:	ldrbtmi	r4, [pc], #-1148	; 744c <pclose@plt+0x5168>
    7448:	strtmi	r4, [r9], -sl, asr #12
    744c:			; <UNDEFINED> instruction: 0xf9cef00c
    7450:			; <UNDEFINED> instruction: 0xf02368a3
    7454:	adcvs	r0, r1, r4, lsl #2
    7458:			; <UNDEFINED> instruction: 0xf1b94681
    745c:			; <UNDEFINED> instruction: 0xf04f0f00
    7460:	eorle	r0, r2, r1
    7464:	ldreq	sp, [sl, #2835]	; 0xb13
    7468:	ldrbeq	sp, [fp, ip, lsl #10]
    746c:	andcs	sp, r1, r6, lsl #10
    7470:			; <UNDEFINED> instruction: 0xf8fcf003
    7474:	ldmvs	r8!, {r4, r5, r8, fp, ip, sp, pc}
    7478:	strb	r2, [r5, r1, lsl #12]!
    747c:			; <UNDEFINED> instruction: 0xf91ef003
    7480:	rscsle	r2, r8, r0, lsl #16
    7484:	tstcs	r0, pc, lsl #16
    7488:			; <UNDEFINED> instruction: 0xf0094478
    748c:	strbmi	pc, [r0], -r7, lsr #29	; <UNPREDICTABLE>
    7490:	pop	{r1, r2, r3, r4, r8, ip, sp, pc}
    7494:			; <UNDEFINED> instruction: 0xf00343f8
    7498:	pop	{r0, r2, r4, r6, r8, fp, ip, sp, pc}
    749c:			; <UNDEFINED> instruction: 0xf00243f8
    74a0:			; <UNDEFINED> instruction: 0xf003bd47
    74a4:	stmdacs	r0, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
    74a8:	strbmi	sp, [r0], -r3, asr #1
    74ac:	mvnsmi	lr, #12386304	; 0xbd0000
    74b0:	ldclt	0, cr15, [lr, #-8]!
    74b4:	andeq	r6, r2, r2, lsl #16
    74b8:	andeq	r6, r2, r6, ror #15
    74bc:	ldrdeq	r6, [r2], -r8
    74c0:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    74c4:	andeq	lr, r0, r8, lsl #12
    74c8:			; <UNDEFINED> instruction: 0xf00bb570
    74cc:			; <UNDEFINED> instruction: 0xf7fcfa99
    74d0:	vldrmi	d31, [ip, #-628]	; 0xfffffd8c
    74d4:	mrrc2	0, 0, pc, r4, cr9	; <UNPREDICTABLE>
    74d8:	stc2	7, cr15, [r4], {255}	; 0xff
    74dc:	ldrbtmi	r4, [sp], #-2906	; 0xfffff4a6
    74e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    74e4:	strmi	r3, [r4], -r5, lsl #22
    74e8:	ldmdale	r0!, {r1, r4, r5, r8, r9, fp, sp}
    74ec:			; <UNDEFINED> instruction: 0xf003e8df
    74f0:	svccs	0x002f2f30
    74f4:	svccs	0x002f1a87
    74f8:	svccs	0x00302f2f
    74fc:	svccs	0x002f2f2f
    7500:	svccs	0x002f2f2f
    7504:	svccs	0x00692f2f
    7508:	svccs	0x002f2f2f
    750c:	eorsmi	r2, r6, pc, lsr #30
    7510:	svccs	0x002f2f4a
    7514:	svccs	0x002f2f2f
    7518:	svccs	0x005d2f2f
    751c:	svccs	0x002f2f2f
    7520:	addseq	r2, r2, pc, lsr #30
    7524:	blcs	825538 <error@@Base+0x81435c>
    7528:	blcs	af7190 <error@@Base+0xae5fb4>
    752c:			; <UNDEFINED> instruction: 0xf814d105
    7530:	blcs	81713c <error@@Base+0x805f60>
    7534:	blcs	af719c <error@@Base+0xae5fc0>
    7538:	blmi	113b924 <error@@Base+0x112a748>
    753c:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    7540:			; <UNDEFINED> instruction: 0xf7fab108
    7544:	stmdavc	r3!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    7548:	cmnle	r5, r0, lsl #22
    754c:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
    7550:	pop	{r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}
    7554:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
    7558:			; <UNDEFINED> instruction: 0xe7576999
    755c:	andcs	r4, r1, #62464	; 0xf400
    7560:	ldrbtmi	r7, [fp], #-2113	; 0xfffff7bf
    7564:	pop	{fp, ip, sp, lr}
    7568:	ldmibvs	fp, {r4, r5, r6, lr}
    756c:	stclt	7, cr15, [r8], {252}	; 0xfc
    7570:	andcs	r4, r0, #58368	; 0xe400
    7574:	ldrbtmi	r7, [fp], #-2049	; 0xfffff7ff
    7578:	pop	{r6, fp, ip, sp, lr}
    757c:	ldmibvs	fp, {r4, r5, r6, lr}
    7580:	bllt	fffc5578 <error@@Base+0xfffb439c>
    7584:	stmiapl	fp!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    7588:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    758c:	blmi	d3bd10 <error@@Base+0xd2ab34>
    7590:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    7594:	mlaeq	ip, r3, r8, pc	; <UNPREDICTABLE>
    7598:	blx	14c35be <error@@Base+0x14b23e2>
    759c:			; <UNDEFINED> instruction: 0x46294831
    75a0:	pop	{r3, r4, r5, r6, sl, lr}
    75a4:			; <UNDEFINED> instruction: 0xf0094070
    75a8:	blmi	bf6e14 <error@@Base+0xbe5c38>
    75ac:	ldrbtmi	r4, [fp], #-1538	; 0xfffff9fe
    75b0:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}^
    75b4:	ldrdne	lr, [r8], -r4
    75b8:			; <UNDEFINED> instruction: 0xfff4f008
    75bc:	rsbvs	r2, r3, #0, 6
    75c0:	stmdavc	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    75c4:	andle	r2, fp, r1, lsr #22
    75c8:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    75cc:			; <UNDEFINED> instruction: 0xb1086a98
    75d0:	stcl	7, cr15, [sl], #1000	; 0x3e8
    75d4:			; <UNDEFINED> instruction: 0xf0034620
    75d8:	blmi	98641c <error@@Base+0x975240>
    75dc:	addsvs	r4, r8, #2063597568	; 0x7b000000
    75e0:	stmiapl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    75e4:	blcs	21658 <error@@Base+0x1047c>
    75e8:	blmi	8bbcb4 <error@@Base+0x8aaad8>
    75ec:	bvs	fe6187e0 <error@@Base+0xfe607604>
    75f0:	stmdbmi	r1!, {r4, r6, r7, r8, ip, sp, pc}
    75f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    75f8:			; <UNDEFINED> instruction: 0xf0074479
    75fc:	blmi	5f5d00 <error@@Base+0x5e4b24>
    7600:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7604:			; <UNDEFINED> instruction: 0xd1a22b00
    7608:			; <UNDEFINED> instruction: 0xf8d0f003
    760c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7610:	stclt	0, cr15, [ip], #-48	; 0xffffffd0
    7614:	pop	{r0, r3, r4, r8, r9, fp, lr}
    7618:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
    761c:	vst1.32			; <UNDEFINED> instruction: 0xf4816899
    7620:	addsvs	r7, r9, r0, lsl #3
    7624:	cdplt	0, 1, cr15, cr14, cr11, {0}
    7628:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    762c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7630:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7634:	stmiblt	r2!, {r0, r1, r2, ip, sp, lr, pc}
    7638:			; <UNDEFINED> instruction: 0xf7fb4620
    763c:	eorvs	pc, r8, sp, ror #17
    7640:	svclt	0x0000bd70
    7644:			; <UNDEFINED> instruction: 0x000237b6
    7648:	andeq	r6, r2, ip, lsr r7
    764c:	andeq	r0, r0, r0, lsr #5
    7650:	andeq	r6, r2, r6, asr #13
    7654:			; <UNDEFINED> instruction: 0x000266ba
    7658:	andeq	r6, r2, r6, lsr #13
    765c:	andeq	r0, r0, r8, asr #4
    7660:	andeq	r6, r2, sl, lsl #13
    7664:	andeq	lr, r0, ip, lsl #10
    7668:	andeq	r6, r2, lr, ror #12
    766c:	andeq	r6, r2, r2, asr r6
    7670:	andeq	r6, r2, r0, asr #12
    7674:	andeq	r6, r2, r0, lsr r6
    7678:	andeq	lr, r0, ip, lsr #9
    767c:	andeq	r6, r2, r2, lsl #12
    7680:	andeq	lr, r0, r4, ror r4
    7684:	andeq	r1, r1, r2, asr #27
    7688:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    768c:			; <UNDEFINED> instruction: 0xf1b3685b
    7690:	svclt	0x00180016
    7694:	blcs	f6a0 <pclose@plt+0xd3bc>
    7698:	andcs	fp, r0, r8, lsl #30
    769c:	svclt	0x00004770
    76a0:	muleq	r2, r2, r5
    76a4:	bmi	459aec <error@@Base+0x448910>
    76a8:	blmi	458894 <error@@Base+0x4476b8>
    76ac:	addlt	fp, r5, r0, lsl #10
    76b0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    76b4:	strbtmi	r4, [r9], -pc, lsl #16
    76b8:	andls	r6, r3, #1179648	; 0x120000
    76bc:	andeq	pc, r0, #79	; 0x4f
    76c0:	ldrbtmi	r4, [r8], #-2573	; 0xfffff5f3
    76c4:	movwls	r5, #2203	; 0x89b
    76c8:	stc2	0, cr15, [r8, #36]	; 0x24
    76cc:	blmi	1d9f00 <error@@Base+0x1c8d24>
    76d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    76d4:	blls	e1744 <error@@Base+0xd0568>
    76d8:	qaddle	r4, sl, r2
    76dc:			; <UNDEFINED> instruction: 0xf85db005
    76e0:			; <UNDEFINED> instruction: 0xf7fafb04
    76e4:	svclt	0x0000ec9a
    76e8:	andeq	r3, r2, ip, ror #11
    76ec:	muleq	r0, ip, r1
    76f0:	andeq	r3, r2, r2, ror #11
    76f4:	strdeq	lr, [r0], -r2
    76f8:	andeq	r0, r0, r4, lsr #5
    76fc:	andeq	r3, r2, r4, asr #11
    7700:	bmi	da310 <error@@Base+0xc9134>
    7704:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7708:			; <UNDEFINED> instruction: 0xe6376818
    770c:	muleq	r2, r0, r5
    7710:	andeq	r0, r0, r8, asr r2
    7714:			; <UNDEFINED> instruction: 0x4607b5f8
    7718:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    771c:	ldmdbne	ip!, {r2, r6, r9, sl, fp, ip}
    7720:	sfmmi	f5, 1, [r8, #-56]	; 0xffffffc8
    7724:	ldrbtmi	r3, [sp], #-3841	; 0xfffff0ff
    7728:	andcs	r2, r1, r8, lsl #2
    772c:	stmdbvs	r1, {r2, r4, fp, ip, sp, lr, pc}
    7730:			; <UNDEFINED> instruction: 0xf862f7fb
    7734:	adcsmi	r6, ip, #2818048	; 0x2b0000
    7738:	stmib	r0, {r3, r5, sp, lr}^
    773c:	mvnsle	r3, r0, lsl #12
    7740:	svclt	0x0000bdf8
    7744:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    7748:	bmi	2da378 <error@@Base+0x2c919c>
    774c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    7750:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    7754:	mrc2	7, 0, pc, cr2, cr15, {7}
    7758:	strmi	r2, [r4], -r8, lsl #2
    775c:			; <UNDEFINED> instruction: 0xf7fb2001
    7760:	bmi	1c5894 <error@@Base+0x1b46b8>
    7764:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    7768:	strtmi	r4, [r0], -r3, lsl #12
    776c:	andsvs	r6, r3, ip, asr r0
    7770:	ldclt	0, cr6, [r0, #-100]	; 0xffffff9c
    7774:	andeq	r3, r2, r8, asr #10
    7778:	andeq	r0, r0, r8, asr r2
    777c:			; <UNDEFINED> instruction: 0x000264b8
    7780:	svcmi	0x00f0e92d
    7784:	stc	0, cr2, [sp, #-404]!	; 0xfffffe6c
    7788:			; <UNDEFINED> instruction: 0xf8df8b06
    778c:			; <UNDEFINED> instruction: 0xf8df2ca0
    7790:	ldrbtmi	r3, [sl], #-3232	; 0xfffff360
    7794:	ldchi	8, cr15, [ip], {223}	; 0xdf
    7798:			; <UNDEFINED> instruction: 0xf8dfb0a1
    779c:	ldmpl	r3, {r2, r3, r4, r7, sl, fp, ip}^
    77a0:	andcs	r4, r1, #248, 8	; 0xf8000000
    77a4:	ldcpl	8, cr15, [r4], {223}	; 0xdf
    77a8:	tstls	pc, #1769472	; 0x1b0000
    77ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77b0:	stccc	8, cr15, [ip], {223}	; 0xdf
    77b4:	ldmdage	ip, {ip, pc}
    77b8:			; <UNDEFINED> instruction: 0xf8c8447b
    77bc:			; <UNDEFINED> instruction: 0xf8df2008
    77c0:	cdp	12, 0, cr2, cr8, cr4, {4}
    77c4:	ldmdapl	r9, {r4, r7, r9, fp}^
    77c8:			; <UNDEFINED> instruction: 0xf8dfa819
    77cc:	ldmpl	pc, {r2, r3, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
    77d0:	andls	sl, r3, #122880	; 0x1e000
    77d4:	beq	443004 <error@@Base+0x431e28>
    77d8:	ldmdage	r8, {r1, r3, fp, sp, lr}
    77dc:	ldmdbge	r7, {r1, r3, r8, r9, sl, ip, pc}
    77e0:	cdp	2, 0, cr3, cr9, cr1, {0}
    77e4:			; <UNDEFINED> instruction: 0xf8df0a90
    77e8:	cdp	12, 0, cr0, cr8, cr4, {3}
    77ec:	bl	8e034 <error@@Base+0x7ce58>
    77f0:			; <UNDEFINED> instruction: 0xf8df72d2
    77f4:	ldmdbge	sl, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    77f8:	mrrcgt	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    77fc:	eorsvs	r1, sl, r2, asr r0
    7800:			; <UNDEFINED> instruction: 0xee09595a
    7804:	ldmibpl	pc, {r4, r9, fp, ip}	; <UNPREDICTABLE>
    7808:	mcrrne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    780c:	ldmdapl	sl, {r0, r9, ip, pc}
    7810:			; <UNDEFINED> instruction: 0xf8539204
    7814:			; <UNDEFINED> instruction: 0xf853200e
    7818:			; <UNDEFINED> instruction: 0xf853b001
    781c:	andls	r9, r2, #12
    7820:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    7824:	andls	r5, r7, #10092544	; 0x9a0000
    7828:	ldccs	8, cr15, [r4], #-892	; 0xfffffc84
    782c:	andsls	r5, r3, #10092544	; 0x9a0000
    7830:	ldccs	8, cr15, [r0], #-892	; 0xfffffc84
    7834:	andls	r5, r5, #10092544	; 0x9a0000
    7838:	stccs	8, cr15, [ip], #-892	; 0xfffffc84
    783c:	andls	r5, fp, #10092544	; 0x9a0000
    7840:	stccs	8, cr15, [r8], #-892	; 0xfffffc84
    7844:	andls	r5, ip, #10092544	; 0x9a0000
    7848:	stccs	8, cr15, [r4], #-892	; 0xfffffc84
    784c:	andls	r5, pc, #10092544	; 0x9a0000
    7850:	stccs	8, cr15, [r0], #-892	; 0xfffffc84
    7854:	andls	r5, r6, #10092544	; 0x9a0000
    7858:	ldccs	8, cr15, [ip], {223}	; 0xdf
    785c:	andsls	r5, r2, #10092544	; 0x9a0000
    7860:	ldccs	8, cr15, [r8], {223}	; 0xdf
    7864:	andls	r5, r9, #10092544	; 0x9a0000
    7868:	ldccs	8, cr15, [r4], {223}	; 0xdf
    786c:	andsls	r5, r0, #10092544	; 0x9a0000
    7870:	ldccs	8, cr15, [r0], {223}	; 0xdf
    7874:	andls	r5, sp, #10092544	; 0x9a0000
    7878:	stccs	8, cr15, [ip], {223}	; 0xdf
    787c:	andsls	r5, r4, #10092544	; 0x9a0000
    7880:	stccs	8, cr15, [r8], {223}	; 0xdf
    7884:	andls	r5, lr, #10092544	; 0x9a0000
    7888:	stccs	8, cr15, [r4], {223}	; 0xdf
    788c:	andsls	r5, r1, #10092544	; 0x9a0000
    7890:	stccs	8, cr15, [r0], {223}	; 0xdf
    7894:	movwls	r5, #34971	; 0x889b
    7898:	blcc	fff45c1c <error@@Base+0xfff34a40>
    789c:	tstls	r5, #2063597568	; 0x7b000000
    78a0:	blvs	ffe45c24 <error@@Base+0xffe34a48>
    78a4:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    78a8:	ldrdcc	pc, [r4], -r8
    78ac:			; <UNDEFINED> instruction: 0xf8c8b11b
    78b0:			; <UNDEFINED> instruction: 0xf7fb5004
    78b4:			; <UNDEFINED> instruction: 0xf7feff5f
    78b8:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    78bc:	andcs	r2, r0, #0, 2
    78c0:	stmib	r6, {r0, r2, r4, r5, r6, r9, sp, lr}^
    78c4:	blcs	c0e4 <pclose@plt+0x9e00>
    78c8:	eorhi	pc, r7, r1, asr #32
    78cc:			; <UNDEFINED> instruction: 0xf88cf7fc
    78d0:	stc2l	7, cr15, [r4], {254}	; 0xfe
    78d4:	blcc	ff245c58 <error@@Base+0xff234a7c>
    78d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    78dc:	ldmdavs	fp, {r0, r1, r3, r4, r8, ip, sp, pc}^
    78e0:	svcmi	0x0080f1b3
    78e4:			; <UNDEFINED> instruction: 0xf7ffd132
    78e8:			; <UNDEFINED> instruction: 0xf06ffcaf
    78ec:			; <UNDEFINED> instruction: 0xf0090001
    78f0:			; <UNDEFINED> instruction: 0xf8dffe97
    78f4:	ldrbtmi	r3, [fp], #-2992	; 0xfffff450
    78f8:	smlabteq	ip, r3, r9, lr
    78fc:			; <UNDEFINED> instruction: 0xf836f009
    7900:			; <UNDEFINED> instruction: 0xf0012802
    7904:			; <UNDEFINED> instruction: 0xf8db803d
    7908:	blcs	13910 <error@@Base+0x2734>
    790c:	andshi	pc, r2, r1, asr #32
    7910:	ldrdcc	pc, [r0], -r9
    7914:			; <UNDEFINED> instruction: 0xf0012b00
    7918:			; <UNDEFINED> instruction: 0xf7fe8025
    791c:			; <UNDEFINED> instruction: 0xf8c9fcb7
    7920:			; <UNDEFINED> instruction: 0xf00a5000
    7924:	strmi	pc, [r2], r9, lsr #26
    7928:	stc2l	0, cr15, [r4], {11}
    792c:			; <UNDEFINED> instruction: 0xf0402800
    7930:			; <UNDEFINED> instruction: 0xf1ba8123
    7934:	andle	r0, r4, r0, lsl #30
    7938:	mulcs	r0, sl, r8
    793c:			; <UNDEFINED> instruction: 0xf0412a00
    7940:	eorscs	r8, sl, r5, lsl r0
    7944:	blx	12c3970 <error@@Base+0x12b2794>
    7948:			; <UNDEFINED> instruction: 0xf8a6f7fc
    794c:	blcs	21a40 <error@@Base+0x10864>
    7950:	blls	3c000 <error@@Base+0x2ae24>
    7954:			; <UNDEFINED> instruction: 0xf0012b65
    7958:	stcls	0, cr8, [r0, #-160]	; 0xffffff60
    795c:	teqle	r8, r6, lsl sp
    7960:	blcc	1145ce4 <error@@Base+0x1134b08>
    7964:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7968:	andle	r2, ip, r6, lsl fp
    796c:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
    7970:	blne	e45cf4 <error@@Base+0xe34b18>
    7974:	movwcs	r9, #6144	; 0x1800
    7978:	andcs	r4, r0, #2030043136	; 0x79000000
    797c:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
    7980:			; <UNDEFINED> instruction: 0xf7fe4620
    7984:	blls	c7040 <error@@Base+0xb5e64>
    7988:			; <UNDEFINED> instruction: 0xf7ff6818
    798c:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7990:	blcs	191a8 <error@@Base+0x7fcc>
    7994:	andhi	pc, r5, #65	; 0x41
    7998:	blpl	545d1c <error@@Base+0x534b40>
    799c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    79a0:			; <UNDEFINED> instruction: 0xf0412b00
    79a4:	stmdals	r3, {r0, r2, r3, pc}
    79a8:			; <UNDEFINED> instruction: 0xf88d2300
    79ac:			; <UNDEFINED> instruction: 0xf88d4078
    79b0:	mrc	0, 0, r3, cr8, cr9, {3}
    79b4:	movwcs	r1, #2576	; 0xa10
    79b8:			; <UNDEFINED> instruction: 0xf0029317
    79bc:	blls	605a98 <error@@Base+0x5f48bc>
    79c0:	blcs	2b9c8 <error@@Base+0x1a7ec>
    79c4:	ldrmi	sp, [r8], -r9, asr #1
    79c8:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    79cc:	ldccs	13, cr9, [r6, #-0]
    79d0:			; <UNDEFINED> instruction: 0xf7fed0c6
    79d4:	cdpne	12, 10, cr15, cr11, cr3, {2}
    79d8:	vqdmulh.s<illegal width 8>	q1, q0, <illegal reg q9.5>
    79dc:	andge	r8, r2, #211	; 0xd3
    79e0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    79e4:			; <UNDEFINED> instruction: 0x4710441a
    79e8:	strdeq	r0, [r0], -r5
    79ec:	andeq	r0, r0, r3, lsl lr
    79f0:			; <UNDEFINED> instruction: 0x00000ebf
    79f4:	andeq	r0, r0, r7, lsr sp
    79f8:	muleq	r0, pc, lr	; <UNPREDICTABLE>
    79fc:	muleq	r0, pc, sp	; <UNPREDICTABLE>
    7a00:	muleq	r0, sp, r1
    7a04:	andeq	r0, r0, r3, asr #25
    7a08:	muleq	r0, r9, ip
    7a0c:	andeq	r0, r0, r5, lsr r2
    7a10:	andeq	r0, r0, r9, asr #27
    7a14:	andeq	r0, r0, r7, ror lr
    7a18:	strdeq	r0, [r0], -r7
    7a1c:	andeq	r0, r0, fp, lsr lr
    7a20:	andeq	r0, r0, r3, ror sp
    7a24:	andeq	r0, r0, sp, lsl #23
    7a28:	andeq	r0, r0, sp, ror #19
    7a2c:	andeq	r0, r0, r1, lsl #24
    7a30:	andeq	r0, r0, r9, asr #23
    7a34:	andeq	r0, r0, r7, asr #24
    7a38:	muleq	r0, sp, r1
    7a3c:	andeq	r0, r0, r3, lsr r4
    7a40:	andeq	r0, r0, r5, asr #9
    7a44:	andeq	r0, r0, r9, asr #4
    7a48:	andeq	r0, r0, pc, asr #3
    7a4c:	muleq	r0, r3, r4
    7a50:	strdeq	r0, [r0], -sp
    7a54:			; <UNDEFINED> instruction: 0x000003b5
    7a58:	andeq	r0, r0, r9, ror r3
    7a5c:	andeq	r0, r0, r5, asr r3
    7a60:	ldrdeq	r0, [r0], -sp
    7a64:	muleq	r0, r9, r2
    7a68:	andeq	r0, r0, pc, asr r2
    7a6c:	andeq	r0, r0, r7, lsr #3
    7a70:	andeq	r0, r0, r7, lsr #3
    7a74:	andeq	r0, r0, r1, ror r8
    7a78:	andeq	r0, r0, r5, asr #16
    7a7c:	andeq	r0, r0, fp, ror #17
    7a80:	andeq	r0, r0, r5, lsl #14
    7a84:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    7a88:			; <UNDEFINED> instruction: 0x000007b7
    7a8c:	andeq	r0, r0, r3, lsl #13
    7a90:	andeq	r0, r0, sp, lsr r6
    7a94:	andeq	r0, r0, r1, asr r9
    7a98:	strdeq	r0, [r0], -r7
    7a9c:	ldrdeq	r0, [r0], -r9
    7aa0:	muleq	r0, sp, r1
    7aa4:	muleq	r0, sp, r1
    7aa8:	andeq	r0, r0, r3, asr #13
    7aac:	andeq	r0, r0, pc, ror r7
    7ab0:	andeq	r0, r0, r7, asr #14
    7ab4:	andeq	r0, r0, r7, lsr #19
    7ab8:	strdeq	r0, [r0], -r7
    7abc:	andeq	r0, r0, pc, asr #11
    7ac0:	andeq	r0, r0, r5, asr #11
    7ac4:	muleq	r0, fp, r5
    7ac8:	andeq	r0, r0, r9, lsl #11
    7acc:	andeq	r0, r0, r5, ror r5
    7ad0:	muleq	r0, sp, r1
    7ad4:	muleq	r0, sp, r1
    7ad8:	andeq	r0, r0, r7, lsr #10
    7adc:	andeq	r0, r0, pc, asr #3
    7ae0:	muleq	r0, sp, r1
    7ae4:	muleq	r0, sp, r1
    7ae8:	andeq	r0, r0, r9, lsl #10
    7aec:	andeq	r0, r0, fp, ror #9
    7af0:	muleq	r0, sp, r1
    7af4:	muleq	r0, sp, r1
    7af8:	muleq	r0, sp, r1
    7afc:	muleq	r0, sp, r1
    7b00:	muleq	r0, sp, r1
    7b04:	muleq	r0, sp, r1
    7b08:	muleq	r0, sp, r1
    7b0c:	muleq	r0, sp, r1
    7b10:	muleq	r0, sp, r1
    7b14:	muleq	r0, sp, r1
    7b18:	muleq	r0, sp, r1
    7b1c:	muleq	r0, sp, r1
    7b20:	muleq	r0, sp, r1
    7b24:	muleq	r0, sp, r1
    7b28:	muleq	r0, sp, r1
    7b2c:	muleq	r0, sp, r1
    7b30:	muleq	r0, sp, r1
    7b34:	muleq	r0, sp, r1
    7b38:	muleq	r0, sp, r1
    7b3c:	muleq	r0, sp, r1
    7b40:	muleq	r0, sp, r1
    7b44:	muleq	r0, sp, r1
    7b48:	muleq	r0, sp, r1
    7b4c:	muleq	r0, sp, r1
    7b50:	muleq	r0, sp, r1
    7b54:	muleq	r0, sp, r1
    7b58:	muleq	r0, sp, r1
    7b5c:	muleq	r0, sp, r1
    7b60:	muleq	r0, sp, r1
    7b64:	muleq	r0, sp, r1
    7b68:	muleq	r0, sp, r1
    7b6c:	muleq	r0, sp, r1
    7b70:	muleq	r0, sp, r1
    7b74:			; <UNDEFINED> instruction: 0xfffffeb9
    7b78:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b7c:			; <UNDEFINED> instruction: 0xf0094478
    7b80:	ldrb	pc, [r6], sp, lsr #19	; <UNPREDICTABLE>
    7b84:			; <UNDEFINED> instruction: 0xff62f7fb
    7b88:	movwls	r2, #869	; 0x365
    7b8c:			; <UNDEFINED> instruction: 0xf8dfe688
    7b90:	movwcs	r1, #2344	; 0x928
    7b94:	stmdals	r0, {r1, r3, r4, r9, sl, lr}
    7b98:			; <UNDEFINED> instruction: 0xf7ff4479
    7b9c:	blls	c6830 <error@@Base+0xb5654>
    7ba0:			; <UNDEFINED> instruction: 0xf7ff6818
    7ba4:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7ba8:	blcs	193c0 <error@@Base+0x81e4>
    7bac:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
    7bb0:	movwls	r2, #869	; 0x365
    7bb4:			; <UNDEFINED> instruction: 0xf7fde674
    7bb8:			; <UNDEFINED> instruction: 0xf010f895
    7bbc:	svclt	0x001c0308
    7bc0:	movwls	r2, #869	; 0x365
    7bc4:	mcrge	4, 3, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    7bc8:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7bcc:	andscs	r4, sl, sl, lsl r6
    7bd0:			; <UNDEFINED> instruction: 0xf7ff4479
    7bd4:	blls	c67f8 <error@@Base+0xb561c>
    7bd8:			; <UNDEFINED> instruction: 0xf7ff6818
    7bdc:	blls	206b20 <error@@Base+0x1f5944>
    7be0:	addmi	r6, r3, #1769472	; 0x1b0000
    7be4:			; <UNDEFINED> instruction: 0xf0014604
    7be8:			; <UNDEFINED> instruction: 0xf7ff8214
    7bec:	stmdacs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    7bf0:	andhi	pc, fp, #65	; 0x41
    7bf4:			; <UNDEFINED> instruction: 0xf0012c0a
    7bf8:	sfmcs	f0, 1, [sp], {61}	; 0x3d
    7bfc:	eorshi	pc, sl, #1
    7c00:			; <UNDEFINED> instruction: 0xf04f9b00
    7c04:			; <UNDEFINED> instruction: 0x462031ff
    7c08:	svclt	0x00182b3f
    7c0c:			; <UNDEFINED> instruction: 0xf0072100
    7c10:	msrcs	SPSR_sc, #1425408	; 0x15c000
    7c14:			; <UNDEFINED> instruction: 0xf0049300
    7c18:	strb	pc, [r1], -r1, lsl #29	; <UNPREDICTABLE>
    7c1c:			; <UNDEFINED> instruction: 0xf862f7fd
    7c20:	strle	r0, [r5, #-1986]	; 0xfffff83e
    7c24:	mrc2	7, 7, pc, cr14, cr12, {7}
    7c28:	blx	fe1c3c4a <error@@Base+0xfe1b2a6e>
    7c2c:			; <UNDEFINED> instruction: 0xffc0f00a
    7c30:	cdp2	0, 14, cr15, cr6, cr10, {0}
    7c34:	movwls	r2, #869	; 0x365
    7c38:			; <UNDEFINED> instruction: 0xffe8f7fb
    7c3c:			; <UNDEFINED> instruction: 0xf8a0f009
    7c40:	cdp2	0, 6, cr15, cr12, cr4, {0}
    7c44:			; <UNDEFINED> instruction: 0xf8dfe62c
    7c48:	ldrbtmi	r3, [fp], #-2168	; 0xfffff788
    7c4c:	movwcs	lr, #27091	; 0x69d3
    7c50:			; <UNDEFINED> instruction: 0xf1732a01
    7c54:	vaddw.s8	q8, q0, d0
    7c58:	ldmdbls	r3, {r1, r3, r4, r6, r7, r8, sl, pc}
    7c5c:			; <UNDEFINED> instruction: 0xf00a600a
    7c60:	msrcs	SPSR_sc, #3312	; 0xcf0
    7c64:			; <UNDEFINED> instruction: 0xf7fb9300
    7c68:			; <UNDEFINED> instruction: 0xf009ffd1
    7c6c:			; <UNDEFINED> instruction: 0xf8dff889
    7c70:	andcs	r3, r1, #84, 16	; 0x540000
    7c74:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    7c78:			; <UNDEFINED> instruction: 0xf0036998
    7c7c:			; <UNDEFINED> instruction: 0xe60fffff
    7c80:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7c84:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7c88:	bcs	508a8 <error@@Base+0x3f6cc>
    7c8c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    7c90:	strbhi	pc, [pc, #704]!	; 7f58 <pclose@plt+0x5c74>	; <UNPREDICTABLE>
    7c94:	andvs	r9, sl, r3, lsl r9
    7c98:	cdp2	0, 11, cr15, cr2, cr10, {0}
    7c9c:			; <UNDEFINED> instruction: 0xffb6f7fb
    7ca0:			; <UNDEFINED> instruction: 0xf86ef009
    7ca4:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    7ca8:			; <UNDEFINED> instruction: 0xf0412b00
    7cac:			; <UNDEFINED> instruction: 0xf8df8013
    7cb0:	rsbcs	r3, r5, ip, lsl r8
    7cb4:	andls	r2, r0, r1, lsl #4
    7cb8:	tstcs	r0, fp, ror r4
    7cbc:			; <UNDEFINED> instruction: 0xf0036998
    7cc0:	strb	pc, [sp, #3935]!	; 0xf5f	; <UNPREDICTABLE>
    7cc4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    7cc8:			; <UNDEFINED> instruction: 0xf0412b00
    7ccc:			; <UNDEFINED> instruction: 0xf7fd800c
    7cd0:	streq	pc, [r2, -r9, lsl #16]
    7cd4:	cmncs	r5, #68, 30	; 0x110
    7cd8:			; <UNDEFINED> instruction: 0xf53f9300
    7cdc:	blls	133468 <error@@Base+0x12228c>
    7ce0:			; <UNDEFINED> instruction: 0xf0046818
    7ce4:	stmdavc	r3, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    7ce8:			; <UNDEFINED> instruction: 0xf0012b2d
    7cec:	blls	1283d0 <error@@Base+0x1171f4>
    7cf0:			; <UNDEFINED> instruction: 0xf0046818
    7cf4:	msrlt	CPSR_f, fp, ror r9
    7cf8:			; <UNDEFINED> instruction: 0x07d4f8df
    7cfc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d00:	blx	1b43d2c <error@@Base+0x1b32b50>
    7d04:	andscs	r9, fp, sp, lsl #20
    7d08:			; <UNDEFINED> instruction: 0x17c8f8df
    7d0c:	ldmdavs	r2, {r8, r9, sp}
    7d10:			; <UNDEFINED> instruction: 0xf7ff4479
    7d14:	msrcs	SPSR_sc, #421888	; 0x67000
    7d18:			; <UNDEFINED> instruction: 0xf7ff9300
    7d1c:			; <UNDEFINED> instruction: 0xf00afa95
    7d20:			; <UNDEFINED> instruction: 0xf7fbfe6f
    7d24:			; <UNDEFINED> instruction: 0xf009ff73
    7d28:	blls	545ddc <error@@Base+0x534c00>
    7d2c:	ldmdavs	r8, {r8, sp}
    7d30:	blx	ffec3d60 <error@@Base+0xffeb2b84>
    7d34:			; <UNDEFINED> instruction: 0xf0062100
    7d38:	ldr	pc, [r1, #3617]!	; 0xe21
    7d3c:	cdp2	0, 6, cr15, cr0, cr10, {0}
    7d40:	movwls	r2, #869	; 0x365
    7d44:			; <UNDEFINED> instruction: 0xff62f7fb
    7d48:			; <UNDEFINED> instruction: 0xf81af009
    7d4c:			; <UNDEFINED> instruction: 0xf8df9b0f
    7d50:	cdp	7, 1, cr0, cr8, cr8, {4}
    7d54:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    7d58:			; <UNDEFINED> instruction: 0xf009931c
    7d5c:	ldr	pc, [pc, #2623]	; 87a3 <pclose@plt+0x64bf>
    7d60:			; <UNDEFINED> instruction: 0x1778f8df
    7d64:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    7d68:	bcs	50988 <error@@Base+0x3f7ac>
    7d6c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    7d70:	andcs	fp, r1, #760	; 0x2f8
    7d74:	stmib	r1, {r8, r9, sp}^
    7d78:			; <UNDEFINED> instruction: 0xf00a2306
    7d7c:	msrcs	SPSR_sc, #1040	; 0x410
    7d80:			; <UNDEFINED> instruction: 0xf7fb9300
    7d84:			; <UNDEFINED> instruction: 0xf008ff43
    7d88:			; <UNDEFINED> instruction: 0xf8dffffb
    7d8c:	andcs	r3, r0, #84, 14	; 0x1500000
    7d90:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    7d94:			; <UNDEFINED> instruction: 0xf0036998
    7d98:	str	pc, [r1, #3953]	; 0xf71
    7d9c:			; <UNDEFINED> instruction: 0x1744f8df
    7da0:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    7da4:	bcs	509c4 <error@@Base+0x3f7e8>
    7da8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    7dac:	movwcs	fp, #4030	; 0xfbe
    7db0:	stmib	r1, {r0, r9, sp}^
    7db4:			; <UNDEFINED> instruction: 0xf00a2306
    7db8:			; <UNDEFINED> instruction: 0xf7fbfe23
    7dbc:			; <UNDEFINED> instruction: 0xf008ff27
    7dc0:	blls	187d44 <error@@Base+0x176b68>
    7dc4:	blcs	a1e38 <error@@Base+0x90c5c>
    7dc8:	ldrbhi	pc, [r9, r0]!	; <UNPREDICTABLE>
    7dcc:			; <UNDEFINED> instruction: 0x3718f8df
    7dd0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7dd4:	andcs	r0, r0, #-2147483647	; 0x80000001
    7dd8:	cmncs	r5, #1073741824	; 0x40000000
    7ddc:			; <UNDEFINED> instruction: 0xf0039300
    7de0:	ldrb	pc, [sp, #-3791]	; 0xfffff131	; <UNPREDICTABLE>
    7de4:			; <UNDEFINED> instruction: 0xff7ef7fc
    7de8:	svclt	0x00440703
    7dec:	movwls	r2, #869	; 0x365
    7df0:	cfldr64ge	mvdx15, [r6, #-252]	; 0xffffff04
    7df4:	cdp2	0, 0, cr15, cr4, cr10, {0}
    7df8:	movwls	r2, #869	; 0x365
    7dfc:			; <UNDEFINED> instruction: 0xff06f7fb
    7e00:			; <UNDEFINED> instruction: 0xffbef008
    7e04:	blx	fe943e34 <error@@Base+0xfe932c58>
    7e08:	bne	443674 <error@@Base+0x432498>
    7e0c:			; <UNDEFINED> instruction: 0xf8df901a
    7e10:	ldrbtmi	r0, [r8], #-1756	; 0xfffff924
    7e14:			; <UNDEFINED> instruction: 0xf9e2f009
    7e18:			; <UNDEFINED> instruction: 0xf00ce542
    7e1c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    7e20:	strbhi	pc, [r3, r0, asr #32]!	; <UNPREDICTABLE>
    7e24:			; <UNDEFINED> instruction: 0x56c8f8df
    7e28:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7e2c:	stmdacs	r1, {r1, r2, r8}
    7e30:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    7e34:			; <UNDEFINED> instruction: 0x2001bfbf
    7e38:	movwcs	r2, #513	; 0x201
    7e3c:	movwcs	lr, #27077	; 0x69c5
    7e40:	ldc2	0, cr15, [ip], #-8
    7e44:			; <UNDEFINED> instruction: 0xf0002800
    7e48:			; <UNDEFINED> instruction: 0xf8df87cc
    7e4c:	ldrbtmi	r3, [fp], #-1704	; 0xfffff958
    7e50:	movwcs	lr, #27091	; 0x69d3
    7e54:			; <UNDEFINED> instruction: 0xf1732a02
    7e58:	vsubw.s8	q8, <illegal reg q0.5>, d0
    7e5c:			; <UNDEFINED> instruction: 0xf8df80cb
    7e60:	ldrbtmi	r3, [fp], #-1688	; 0xfffff968
    7e64:			; <UNDEFINED> instruction: 0x0694f8df
    7e68:	bne	4436d4 <error@@Base+0x4324f8>
    7e6c:	tstls	sl, #120, 8	; 0x78000000
    7e70:			; <UNDEFINED> instruction: 0xf9b4f009
    7e74:	movwls	r2, #869	; 0x365
    7e78:	blls	2812c8 <error@@Base+0x2700ec>
    7e7c:	blcs	21ef0 <error@@Base+0x10d14>
    7e80:	cmnhi	r6, r1, asr #32	; <UNPREDICTABLE>
    7e84:	andscs	r9, fp, sp, lsl #20
    7e88:			; <UNDEFINED> instruction: 0x1674f8df
    7e8c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    7e90:			; <UNDEFINED> instruction: 0xf9a8f7ff
    7e94:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    7e98:	blx	1c45e9c <error@@Base+0x1c34cc0>
    7e9c:			; <UNDEFINED> instruction: 0x4604683b
    7ea0:			; <UNDEFINED> instruction: 0xf43f2b00
    7ea4:	cmncs	r5, #7744	; 0x1e40
    7ea8:	ldrbt	r9, [r9], #768	; 0x300
    7eac:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    7eb0:			; <UNDEFINED> instruction: 0xf7fcb123
    7eb4:	smuadeq	r6, r7, pc	; <UNPREDICTABLE>
    7eb8:	rsbshi	pc, r9, r1, lsl #2
    7ebc:	tstlt	r3, r7, lsl fp
    7ec0:			; <UNDEFINED> instruction: 0xf7fa7818
    7ec4:	andcs	pc, r0, r1, ror #24
    7ec8:	movwls	r2, #869	; 0x365
    7ecc:	mrrc2	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    7ed0:			; <UNDEFINED> instruction: 0xf00ae4e6
    7ed4:	msrcs	SPSR_sc, #9536	; 0x2540
    7ed8:			; <UNDEFINED> instruction: 0xf7fb9300
    7edc:			; <UNDEFINED> instruction: 0xf008fe97
    7ee0:	blls	307c24 <error@@Base+0x2f6a48>
    7ee4:	ldrmi	r2, [r1], -r0, lsl #4
    7ee8:			; <UNDEFINED> instruction: 0xf0036818
    7eec:	ldrb	pc, [r7], #3783	; 0xec7	; <UNPREDICTABLE>
    7ef0:	stc2	0, cr15, [r6, #40]	; 0x28
    7ef4:	movwls	r2, #869	; 0x365
    7ef8:	mcr2	7, 4, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    7efc:			; <UNDEFINED> instruction: 0xff40f008
    7f00:	andcs	r9, r0, #11264	; 0x2c00
    7f04:	ldmdavs	r8, {r0, r4, r9, sl, lr}
    7f08:	cdp2	0, 3, cr15, cr10, cr3, {0}
    7f0c:			; <UNDEFINED> instruction: 0xf8dfe4c8
    7f10:	movwcs	r1, #1524	; 0x5f4
    7f14:	eorscs	r4, lr, sl, lsl r6
    7f18:			; <UNDEFINED> instruction: 0xf7ff4479
    7f1c:	blls	c64b0 <error@@Base+0xb52d4>
    7f20:			; <UNDEFINED> instruction: 0xf7ff6818
    7f24:	blls	2067d8 <error@@Base+0x1f55fc>
    7f28:	addmi	r6, r3, #1769472	; 0x1b0000
    7f2c:			; <UNDEFINED> instruction: 0xf0004604
    7f30:			; <UNDEFINED> instruction: 0xf7ff871f
    7f34:	stmdacs	r0, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    7f38:	ldrhi	pc, [r6, -r0, asr #32]
    7f3c:	svclt	0x00182c0d
    7f40:	svclt	0x00042c0a
    7f44:	movwls	r2, #869	; 0x365
    7f48:	cfstrsge	mvf15, [sl], #252	; 0xfc
    7f4c:	cmncs	r5, #32, 12	; 0x2000000
    7f50:			; <UNDEFINED> instruction: 0xf0069300
    7f54:			; <UNDEFINED> instruction: 0xf004fffb
    7f58:	strt	pc, [r1], #3297	; 0xce1
    7f5c:			; <UNDEFINED> instruction: 0xf984f006
    7f60:	bls	22eb80 <error@@Base+0x21d9a4>
    7f64:	movwcs	r6, #4120	; 0x1018
    7f68:	cmncs	r5, #19
    7f6c:	ldr	r9, [r7], #768	; 0x300
    7f70:	movwcs	r9, #2566	; 0xa06
    7f74:	movwcs	r6, #4115	; 0x1013
    7f78:	andsvs	r9, r3, r8, lsl #20
    7f7c:	movwls	r2, #869	; 0x365
    7f80:			; <UNDEFINED> instruction: 0xf00ae48e
    7f84:			; <UNDEFINED> instruction: 0xf7fbfd3d
    7f88:			; <UNDEFINED> instruction: 0xf008fe41
    7f8c:			; <UNDEFINED> instruction: 0xf8dffef9
    7f90:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    7f94:	ldrdeq	lr, [r6, -r3]
    7f98:			; <UNDEFINED> instruction: 0xf1712801
    7f9c:	vsubw.s8	q8, q0, d0
    7fa0:	cmncs	r5, #193986560	; 0xb900000
    7fa4:			; <UNDEFINED> instruction: 0xf0049300
    7fa8:	ldrbt	pc, [r9], #-3149	; 0xfffff3b3	; <UNPREDICTABLE>
    7fac:			; <UNDEFINED> instruction: 0xf7ff2001
    7fb0:	andls	pc, r0, fp, lsl #19
    7fb4:			; <UNDEFINED> instruction: 0xf8dfe474
    7fb8:	vqrshl.s8	<illegal reg q9.5>, q2, q1
    7fbc:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
    7fc0:			; <UNDEFINED> instruction: 0xf7ff609a
    7fc4:	blls	c6070 <error@@Base+0xb4e94>
    7fc8:			; <UNDEFINED> instruction: 0xf7ff6818
    7fcc:	ldmdavs	fp!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    7fd0:	blcs	197e8 <error@@Base+0x860c>
    7fd4:	cfstrdge	mvd15, [r0], #252	; 0xfc
    7fd8:	movwls	r2, #869	; 0x365
    7fdc:			; <UNDEFINED> instruction: 0xf8dfe460
    7fe0:	ldrbtmi	r5, [sp], #-1328	; 0xfffffad0
    7fe4:	ldrdeq	lr, [r6, -r5]
    7fe8:			; <UNDEFINED> instruction: 0xf1712801
    7fec:	svclt	0x00bf0300
    7ff0:	andcs	r2, r1, #1
    7ff4:	stmib	r5, {r8, r9, sp}^
    7ff8:			; <UNDEFINED> instruction: 0xf00c2306
    7ffc:	strmi	pc, [r5], -r7, ror #22
    8000:			; <UNDEFINED> instruction: 0xf0002800
    8004:			; <UNDEFINED> instruction: 0xf00a8704
    8008:			; <UNDEFINED> instruction: 0xf7fbfcfb
    800c:			; <UNDEFINED> instruction: 0xf008fdff
    8010:			; <UNDEFINED> instruction: 0x4628feb7
    8014:	blx	ff044024 <error@@Base+0xff032e48>
    8018:			; <UNDEFINED> instruction: 0xf0002800
    801c:	cmncs	r5, #40632320	; 0x26c0000
    8020:	ldrt	r9, [sp], #-768	; 0xfffffd00
    8024:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8028:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    802c:	stmvs	r8, {r1, r2, r8, r9, sp}
    8030:			; <UNDEFINED> instruction: 0xf1732a01
    8034:	vst2.8	{d16-d19}, [r0], r0
    8038:	addvs	r7, r8, r0
    803c:	movwcs	fp, #4030	; 0xfbe
    8040:	stmib	r1, {r0, r9, sp}^
    8044:			; <UNDEFINED> instruction: 0xf7fe2306
    8048:	msrcs	SPSR_sc, #924	; 0x39c
    804c:			; <UNDEFINED> instruction: 0xf00a9300
    8050:			; <UNDEFINED> instruction: 0xf7fbfcd7
    8054:			; <UNDEFINED> instruction: 0xf008fddb
    8058:			; <UNDEFINED> instruction: 0xf8dffe93
    805c:			; <UNDEFINED> instruction: 0x200034bc
    8060:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    8064:			; <UNDEFINED> instruction: 0xf9d2f7ff
    8068:			; <UNDEFINED> instruction: 0xf8dfe41a
    806c:	ldrbtmi	r1, [r9], #-1200	; 0xfffffb50
    8070:	movwcs	lr, #27089	; 0x69d1
    8074:			; <UNDEFINED> instruction: 0xf1732a01
    8078:	svclt	0x00be0300
    807c:	andcs	r2, r1, #0, 6
    8080:	movwcs	lr, #27073	; 0x69c1
    8084:			; <UNDEFINED> instruction: 0xffc8f7fe
    8088:	movwls	r2, #869	; 0x365
    808c:	ldc2	0, cr15, [r8], #40	; 0x28
    8090:	ldc2	7, cr15, [ip, #1004]!	; 0x3ec
    8094:	cdp2	0, 7, cr15, cr4, cr8, {0}
    8098:	strcc	pc, [r4], #2271	; 0x8df
    809c:	ldrbtmi	r2, [fp], #-0
    80a0:			; <UNDEFINED> instruction: 0xf7ff6999
    80a4:			; <UNDEFINED> instruction: 0xf7fff9b3
    80a8:	blls	17709c <error@@Base+0x165ec0>
    80ac:	blcs	22120 <error@@Base+0x10f44>
    80b0:	strbhi	pc, [r7], -r0, asr #32	; <UNPREDICTABLE>
    80b4:			; <UNDEFINED> instruction: 0xf7ff2000
    80b8:	andls	pc, r0, r7, lsl #18
    80bc:	bllt	ffc460c0 <error@@Base+0xffc34ee4>
    80c0:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    80c4:	andcs	r2, r0, #1073741824	; 0x40000000
    80c8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    80cc:			; <UNDEFINED> instruction: 0xf7ff1203
    80d0:	blls	c619c <error@@Base+0xb4fc0>
    80d4:			; <UNDEFINED> instruction: 0xf7ff6818
    80d8:	ldmdavs	fp!, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    80dc:	blcs	198f4 <error@@Base+0x8718>
    80e0:	cfldrdge	mvd15, [sl], {63}	; 0x3f
    80e4:	movwls	r2, #869	; 0x365
    80e8:	bllt	ff6c60ec <error@@Base+0xff6b4f10>
    80ec:	ldrtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    80f0:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    80f4:	bcs	50d14 <error@@Base+0x3fb38>
    80f8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    80fc:	ldrbthi	pc, [r6], r0, asr #5	; <UNPREDICTABLE>
    8100:	ldc2l	0, cr15, [lr], #-40	; 0xffffffd8
    8104:	stc2	7, cr15, [r2, #1004]	; 0x3ec
    8108:	cdp2	0, 3, cr15, cr10, cr8, {0}
    810c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    8110:			; <UNDEFINED> instruction: 0xf0002b02
    8114:			; <UNDEFINED> instruction: 0xf8df8731
    8118:	rsbcs	r3, r5, r4, lsl r4
    811c:	andls	r2, r0, r0, lsl #4
    8120:	tstcs	r1, fp, ror r4
    8124:			; <UNDEFINED> instruction: 0xf0036998
    8128:			; <UNDEFINED> instruction: 0xf7fffd2b
    812c:			; <UNDEFINED> instruction: 0xf7fcbbb9
    8130:			; <UNDEFINED> instruction: 0x0703fdd9
    8134:	cmncs	r5, #68, 30	; 0x110
    8138:			; <UNDEFINED> instruction: 0xf53f9300
    813c:	blls	133008 <error@@Base+0x121e2c>
    8140:			; <UNDEFINED> instruction: 0x4628681d
    8144:	cdp2	0, 8, cr15, cr4, cr3, {0}
    8148:			; <UNDEFINED> instruction: 0xf0002800
    814c:			; <UNDEFINED> instruction: 0xf0028770
    8150:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
    8154:	ldrbhi	pc, [r2, -r0]	; <UNPREDICTABLE>
    8158:	cmncs	r5, #40, 12	; 0x2800000
    815c:			; <UNDEFINED> instruction: 0xf0029300
    8160:			; <UNDEFINED> instruction: 0xf7fffaf1
    8164:			; <UNDEFINED> instruction: 0xf00abb9d
    8168:			; <UNDEFINED> instruction: 0xf7fbfc4b
    816c:			; <UNDEFINED> instruction: 0xf008fd4f
    8170:	blmi	ffc07994 <error@@Base+0xffbf67b8>
    8174:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8178:	stmdacs	r0, {r1, r2, r8}
    817c:	andeq	pc, r0, #1073741852	; 0x4000001c
    8180:	andcs	sp, r0, r5, lsl #20
    8184:	strmi	r2, [r5], -r0, lsl #2
    8188:	stmib	r3, {r1, r2, r3, r9, sl, lr}^
    818c:	blls	31d9ac <error@@Base+0x30c7d0>
    8190:			; <UNDEFINED> instruction: 0xf004681a
    8194:	msrcs	SPSR_sc, #13056	; 0x3300
    8198:			; <UNDEFINED> instruction: 0xf7ff9300
    819c:	blmi	ff976fa8 <error@@Base+0xff965dcc>
    81a0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    81a4:	stccs	6, cr5, [r1, #-24]	; 0xffffffe8
    81a8:	movweq	pc, #374	; 0x176	; <UNPREDICTABLE>
    81ac:	svclt	0x00a89b0e
    81b0:	ble	36022c <error@@Base+0x34f050>
    81b4:	stmibmi	r0!, {r1, r3, r4, fp, sp, lr}^
    81b8:	ldrbtmi	r2, [r9], #-2560	; 0xfffff600
    81bc:	blls	478140 <error@@Base+0x466f64>
    81c0:	bl	a2230 <error@@Base+0x91054>
    81c4:	ldrsbne	r7, [r2], #-34	; 0xffffffde
    81c8:			; <UNDEFINED> instruction: 0x461517d6
    81cc:	strpl	lr, [r6], -r1, asr #19
    81d0:	tstcs	r1, r6, lsl #20
    81d4:	ldmdavs	r3, {r3, fp, ip, pc}
    81d8:	cmncs	r5, r1
    81dc:	tstls	r0, fp, lsr #8
    81e0:			; <UNDEFINED> instruction: 0xf7ff6013
    81e4:	blmi	ff576f60 <error@@Base+0xff565d84>
    81e8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    81ec:	bcs	50e0c <error@@Base+0x3fc30>
    81f0:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    81f4:	ldrhi	pc, [r4, #704]	; 0x2c0
    81f8:	andvs	r9, sl, lr, lsl #18
    81fc:	stmdavs	sp, {r1, r2, r8, fp, ip, pc}
    8200:	b	13d8c5c <error@@Base+0x13c7a80>
    8204:	strtmi	r7, [r8], -r5, ror #3
    8208:			; <UNDEFINED> instruction: 0x0603eb71
    820c:	vdivmi.f32	s27, s24, s8
    8210:	ldrbtmi	r4, [lr], #-1578	; 0xfffff9d6
    8214:	smlabteq	r6, r6, r9, lr
    8218:	bne	feaae638 <error@@Base+0xfea9d45c>
    821c:	andvs	r2, sl, r1, lsl #6
    8220:	andls	r2, r0, #1342177286	; 0x50000006
    8224:	andsvs	r9, r3, r8, lsl #20
    8228:	bllt	ec622c <error@@Base+0xeb5050>
    822c:	ldrbtmi	r4, [sp], #-3525	; 0xfffff23b
    8230:	ldrdeq	lr, [r6, -r5]
    8234:			; <UNDEFINED> instruction: 0xf1712801
    8238:	svclt	0x00bf0300
    823c:	andcs	r2, r1, #1
    8240:	stmib	r5, {r8, r9, sp}^
    8244:			; <UNDEFINED> instruction: 0xf0022306
    8248:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    824c:	strhi	pc, [r2, #64]	; 0x40
    8250:	movwls	r2, #869	; 0x365
    8254:	bllt	946258 <error@@Base+0x93507c>
    8258:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    825c:			; <UNDEFINED> instruction: 0xf0402b00
    8260:	ldmibmi	r9!, {r0, r2, r4, r5, r6, r8, r9, sl, pc}
    8264:	eorcs	r4, r5, sl, lsl r6
    8268:			; <UNDEFINED> instruction: 0xf7fe4479
    826c:	mcrls	15, 0, pc, cr2, cr11, {5}	; <UNPREDICTABLE>
    8270:			; <UNDEFINED> instruction: 0xf7ff6830
    8274:	blls	206488 <error@@Base+0x1f52ac>
    8278:	addmi	r6, r3, #1769472	; 0x1b0000
    827c:			; <UNDEFINED> instruction: 0xf0004604
    8280:			; <UNDEFINED> instruction: 0xf7fe857b
    8284:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8288:	strhi	pc, [sp, r0, asr #32]
    828c:	svclt	0x00182c0d
    8290:	svclt	0x00082c0a
    8294:	strtmi	r2, [r0], -lr, lsr #8
    8298:	cdp2	0, 0, cr15, cr10, cr6, {0}
    829c:			; <UNDEFINED> instruction: 0xf0402800
    82a0:	bls	36a0c0 <error@@Base+0x358ee4>
    82a4:	stcmi	6, cr4, [r9, #12]!
    82a8:	stmibmi	r9!, {r0, r2, r5, sp}
    82ac:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
    82b0:			; <UNDEFINED> instruction: 0xf8854479
    82b4:			; <UNDEFINED> instruction: 0xf7fe402c
    82b8:	ldmdavs	r0!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    82bc:			; <UNDEFINED> instruction: 0xf85ef7ff
    82c0:			; <UNDEFINED> instruction: 0x4604683b
    82c4:			; <UNDEFINED> instruction: 0xf43f2b00
    82c8:	cmncs	r5, #105472	; 0x19c00
    82cc:			; <UNDEFINED> instruction: 0xf7ff9300
    82d0:			; <UNDEFINED> instruction: 0xf00abae7
    82d4:	msrcs	SPSR_sc, #14080	; 0x3700
    82d8:			; <UNDEFINED> instruction: 0xf7ff9300
    82dc:	blmi	fe776e68 <error@@Base+0xfe765c8c>
    82e0:	ldrbtmi	r4, [fp], #-3741	; 0xfffff163
    82e4:	ldmvs	sp, {r1, r2, r3, r4, r5, r6, sl, lr}
    82e8:	ldmmi	ip, {r3, r5, r6, r7, r8, r9, sl}
    82ec:	tsteq	r3, r5, lsr #32	; <UNPREDICTABLE>
    82f0:	svclt	0x004c4478
    82f4:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    82f8:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    82fc:	movwcs	lr, #27088	; 0x69d0
    8300:	tstvc	r0, r1, asr #8	; <UNPREDICTABLE>
    8304:	bcs	60510 <error@@Base+0x4f334>
    8308:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    830c:	movwcs	fp, #4030	; 0xfbe
    8310:	stmib	r0, {r0, r9, sp}^
    8314:			; <UNDEFINED> instruction: 0xf7fe2306
    8318:			; <UNDEFINED> instruction: 0xf00afe7f
    831c:	msrcs	SPSR_sc, #115712	; 0x1c400
    8320:			; <UNDEFINED> instruction: 0xf7fb9300
    8324:			; <UNDEFINED> instruction: 0xf008fc73
    8328:	ldmibvs	r1!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    832c:			; <UNDEFINED> instruction: 0xf7ff2000
    8330:	adcsvs	pc, r5, sp, ror #16
    8334:	blt	fed46338 <error@@Base+0xfed3515c>
    8338:	stmibmi	sl, {r0, r3, r7, r8, r9, fp, lr}
    833c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8340:	ldmib	r1, {r1, r2, r3, r4, r7, fp, sp, lr}^
    8344:			; <UNDEFINED> instruction: 0xf0262306
    8348:	ldrbeq	r0, [r5, r3]!
    834c:	svclt	0x004c4d86
    8350:	andeq	pc, r2, r0, asr #32
    8354:	andeq	pc, r1, r0, asr #32
    8358:			; <UNDEFINED> instruction: 0xf1732a01
    835c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    8360:	svclt	0x00be6088
    8364:	andcs	r2, r1, #0, 6
    8368:	movwcs	lr, #27073	; 0x69c1
    836c:	mrc2	7, 2, pc, cr4, cr14, {7}
    8370:	blx	11c43a2 <error@@Base+0x11b31c6>
    8374:	movwls	r2, #869	; 0x365
    8378:	mcrr2	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    837c:	stc2	0, cr15, [r0, #-32]	; 0xffffffe0
    8380:	andcs	r6, r0, r9, lsr #19
    8384:			; <UNDEFINED> instruction: 0xf842f7ff
    8388:			; <UNDEFINED> instruction: 0xf7ff60ae
    838c:	vldmdbmi	r7!, {s23-s159}
    8390:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8394:	stmdacs	r1, {r1, r2, r8}
    8398:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    839c:			; <UNDEFINED> instruction: 0x2001bfbf
    83a0:	movwcs	r2, #513	; 0x201
    83a4:	movwcs	lr, #27077	; 0x69c5
    83a8:			; <UNDEFINED> instruction: 0xf96af00c
    83ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    83b0:	ldrhi	pc, [r7, #-0]!
    83b4:	blx	9443e6 <error@@Base+0x93320a>
    83b8:	stc2	7, cr15, [r8], #-1004	; 0xfffffc14
    83bc:	stc2l	0, cr15, [r0], #32
    83c0:			; <UNDEFINED> instruction: 0xf0024628
    83c4:	stmdacs	r0, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    83c8:	ldrhi	pc, [r2, #0]!
    83cc:	movwls	r2, #869	; 0x365
    83d0:	blt	19c63d4 <error@@Base+0x19b51f8>
    83d4:	movwcs	r4, #2406	; 0x966
    83d8:	andscs	r4, r2, sl, lsl r6
    83dc:			; <UNDEFINED> instruction: 0xf7fe4479
    83e0:	blls	c7fec <error@@Base+0xb6e10>
    83e4:			; <UNDEFINED> instruction: 0xf7fe6818
    83e8:	blls	208314 <error@@Base+0x1f7138>
    83ec:	addmi	r6, r3, #1769472	; 0x1b0000
    83f0:			; <UNDEFINED> instruction: 0xf0004604
    83f4:			; <UNDEFINED> instruction: 0xf7fe8508
    83f8:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    83fc:	ldrbthi	pc, [pc], #64	; 8404 <pclose@plt+0x6120>	; <UNPREDICTABLE>
    8400:	svclt	0x00182c0d
    8404:	svclt	0x00042c0a
    8408:	movwls	r2, #869	; 0x365
    840c:	bge	1245510 <error@@Base+0x1234334>
    8410:	blx	ffdc4440 <error@@Base+0xffdb3264>
    8414:	movwls	r2, #869	; 0x365
    8418:	blx	ffe4640e <error@@Base+0xffe35232>
    841c:	ldc2	0, cr15, [r0], #32
    8420:			; <UNDEFINED> instruction: 0xf0064620
    8424:			; <UNDEFINED> instruction: 0xf7fffdf7
    8428:	svclt	0x0000ba3b
    842c:	andeq	r3, r2, r2, lsl #10
    8430:	muleq	r0, ip, r1
    8434:	andeq	r6, r2, ip, ror r4
    8438:	andeq	r0, r0, r0, lsl #4
    843c:	andeq	r0, r0, ip, lsl #4
    8440:	ldrdeq	r3, [r2], -ip
    8444:	ldrdeq	r0, [r0], -ip
    8448:			; <UNDEFINED> instruction: 0x000001bc
    844c:	andeq	r0, r0, r4, asr r1
    8450:	andeq	r0, r0, r8, asr r2
    8454:	andeq	r0, r0, r4, lsl #6
    8458:	andeq	r0, r0, r0, ror #3
    845c:	strdeq	r0, [r0], -ip
    8460:	andeq	r0, r0, r8, ror #2
    8464:	andeq	r0, r0, r0, lsl #5
    8468:	andeq	r0, r0, r0, lsr #4
    846c:	andeq	r0, r0, r8, lsr r2
    8470:	andeq	r0, r0, r4, lsr #5
    8474:	andeq	r0, r0, ip, lsr #5
    8478:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    847c:	andeq	r0, r0, r8, asr #4
    8480:	andeq	r0, r0, ip, lsr #3
    8484:	andeq	r0, r0, r8, lsr #4
    8488:	andeq	r0, r0, r4, lsl #4
    848c:	andeq	r0, r0, r0, lsl r2
    8490:	andeq	r0, r0, ip, ror #4
    8494:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8498:	andeq	r6, r2, r0, lsl #7
    849c:	andeq	r6, r2, r6, ror r3
    84a0:	andeq	r6, r2, r4, asr #6
    84a4:	andeq	r6, r2, r6, lsr #6
    84a8:			; <UNDEFINED> instruction: 0x000262b8
    84ac:	andeq	lr, r0, r4, lsl #8
    84b0:	andeq	r6, r2, r0, lsl #5
    84b4:	andeq	sp, r0, r8, asr #30
    84b8:	andeq	lr, r0, r4, ror r0
    84bc:	andeq	lr, r0, ip
    84c0:	ldrdeq	r5, [r2], -r2
    84c4:	andeq	r5, r2, r6, lsr #31
    84c8:	muleq	r2, r8, pc	; <UNPREDICTABLE>
    84cc:	andeq	r5, r2, r4, ror #30
    84d0:	andeq	sp, r0, lr, lsr lr
    84d4:	andeq	sp, r0, ip, ror sp
    84d8:	andeq	sp, r0, lr, asr sp
    84dc:			; <UNDEFINED> instruction: 0x00025eb8
    84e0:	andeq	r5, r2, sl, lsl #29
    84e4:	andeq	r5, r2, ip, ror lr
    84e8:	andeq	r5, r2, ip, asr #28
    84ec:	strdeq	r2, [r1], -r6
    84f0:	strdeq	r5, [r2], -r4
    84f4:	andeq	r5, r2, lr, asr #27
    84f8:	andeq	sp, r0, sl, asr ip
    84fc:	andeq	sp, r0, r0, lsr sp
    8500:	strdeq	sp, [r0], -lr
    8504:	ldrdeq	sp, [r0], -r0
    8508:	andeq	r5, r2, sl, lsl #25
    850c:	andeq	r5, r2, lr, asr ip
    8510:	andeq	r5, r2, sl, lsr ip
    8514:	strdeq	r5, [r2], -r4
    8518:			; <UNDEFINED> instruction: 0x00025bbc
    851c:	andeq	r5, r2, lr, lsr #23
    8520:	andeq	r5, r2, lr, ror fp
    8524:	andeq	r5, r2, r4, asr fp
    8528:	andeq	r5, r2, ip, lsr #22
    852c:	strdeq	r5, [r2], -ip
    8530:	andeq	r5, r2, r8, lsr #21
    8534:	andeq	r5, r2, ip, ror sl
    8538:	andeq	r5, r2, r2, ror #20
    853c:	andeq	r5, r2, r4, lsr sl
    8540:	andeq	r5, r2, sl, lsl #20
    8544:	andeq	r5, r2, lr, ror #19
    8548:	muleq	r0, ip, r9
    854c:	andeq	r5, r2, r0, ror r9
    8550:	ldrdeq	sp, [r0], -ip
    8554:	andeq	r5, r2, sl, lsr r9
    8558:	andeq	r5, r2, r8, lsr r9
    855c:	andeq	r5, r2, ip, lsr #18
    8560:	andeq	r5, r2, r0, ror #17
    8564:	ldrdeq	r5, [r2], -lr
    8568:			; <UNDEFINED> instruction: 0x000258be
    856c:	andeq	r5, r2, ip, lsl #17
    8570:	andeq	sp, r0, ip, lsl r8
    8574:	mcrrne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    8578:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    857c:	bcs	5119c <error@@Base+0x3ffc0>
    8580:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    8584:	movwcs	fp, #4030	; 0xfbe
    8588:	stmib	r1, {r0, r9, sp}^
    858c:			; <UNDEFINED> instruction: 0xf00a2306
    8590:	msrcs	SPSR_sc, #225280	; 0x37000
    8594:			; <UNDEFINED> instruction: 0xf7fb9300
    8598:			; <UNDEFINED> instruction: 0xf008fb39
    859c:			; <UNDEFINED> instruction: 0xf8dffbf1
    85a0:	ldrbtmi	r3, [fp], #-3112	; 0xfffff3d8
    85a4:	ldrdeq	lr, [r6, -r3]
    85a8:			; <UNDEFINED> instruction: 0xf94cf004
    85ac:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85b0:			; <UNDEFINED> instruction: 0xf8b2f00c
    85b4:			; <UNDEFINED> instruction: 0xf0402800
    85b8:			; <UNDEFINED> instruction: 0xf8df83f8
    85bc:	ldrbtmi	r5, [sp], #-3088	; 0xfffff3f0
    85c0:	ldrdeq	lr, [r6, -r5]
    85c4:			; <UNDEFINED> instruction: 0xf1712801
    85c8:	svclt	0x00bf0300
    85cc:	andcs	r2, r1, #1
    85d0:	stmib	r5, {r8, r9, sp}^
    85d4:			; <UNDEFINED> instruction: 0xf0022306
    85d8:	stmdacs	r0, {r0, r3, r6, fp, ip, sp, lr, pc}
    85dc:	strhi	pc, [sp], #64	; 0x40
    85e0:	movwls	r2, #869	; 0x365
    85e4:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85e8:	blx	1f465e2 <error@@Base+0x1f35406>
    85ec:	streq	pc, [r8, #-16]
    85f0:	cmncs	r5, #28, 30	; 0x70
    85f4:			; <UNDEFINED> instruction: 0xf47f9300
    85f8:			; <UNDEFINED> instruction: 0xf00aa953
    85fc:	msrcs	SPSR_sc, #4096	; 0x1000
    8600:			; <UNDEFINED> instruction: 0xf7fb9300
    8604:			; <UNDEFINED> instruction: 0xf008fb03
    8608:	stmdals	r6, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    860c:			; <UNDEFINED> instruction: 0xf8df9e12
    8610:	stmdavs	r1, {r6, r7, r8, r9, fp, ip, sp}
    8614:	ldrbtmi	r6, [fp], #-2098	; 0xfffff7ce
    8618:			; <UNDEFINED> instruction: 0xf8df6005
    861c:	stmib	r3, {r3, r4, r5, r7, r8, r9, fp}^
    8620:	ldrbtmi	r1, [r8], #-527	; 0xfffffdf1
    8624:			; <UNDEFINED> instruction: 0xf0016035
    8628:			; <UNDEFINED> instruction: 0xf7ffffb7
    862c:			; <UNDEFINED> instruction: 0xf8dfb939
    8630:	ldrbtmi	r3, [fp], #-2984	; 0xfffff458
    8634:	ldrdeq	lr, [r6, -r3]
    8638:			; <UNDEFINED> instruction: 0xf1712800
    863c:	vsubl.s8	q8, d0, d0
    8640:	stmdacs	r5!, {r1, r5, r6, r8, r9, pc}^
    8644:	andeq	pc, r0, #1073741852	; 0x4000001c
    8648:	strthi	pc, [r6], #704	; 0x2c0
    864c:	blcc	fe3469d0 <error@@Base+0xfe3357f4>
    8650:	tstcs	r0, r4, rrx
    8654:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8658:	smlabteq	r6, r3, r9, lr
    865c:			; <UNDEFINED> instruction: 0xf00a639a
    8660:	msrcs	SPSR_sc, #3391488	; 0x33c000
    8664:			; <UNDEFINED> instruction: 0xf7fb9300
    8668:			; <UNDEFINED> instruction: 0xf008fad1
    866c:			; <UNDEFINED> instruction: 0xf8dffb89
    8670:	ldrbtmi	r3, [fp], #-2928	; 0xfffff490
    8674:	ldmibvs	r8, {r0, r3, r4, r7, r8, r9, fp, sp, lr}
    8678:	blx	744690 <error@@Base+0x7334b4>
    867c:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8680:	blne	1846a04 <error@@Base+0x1835828>
    8684:	ldrmi	r2, [sl], -r0, lsl #6
    8688:	ldrbtmi	r2, [r9], #-10
    868c:	stc2	7, cr15, [sl, #1016]!	; 0x3f8
    8690:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    8694:	mrc2	7, 3, pc, cr2, cr14, {7}
    8698:			; <UNDEFINED> instruction: 0x4604683b
    869c:			; <UNDEFINED> instruction: 0xf43f2b00
    86a0:	cmncs	r5, #2015232	; 0x1ec000
    86a4:			; <UNDEFINED> instruction: 0xf7ff9300
    86a8:	blls	276a9c <error@@Base+0x2658c0>
    86ac:	blcs	22720 <error@@Base+0x11544>
    86b0:	ldrbhi	pc, [r5, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    86b4:	andcs	r9, r9, r0, lsl sl
    86b8:	blne	b46a3c <error@@Base+0xb35860>
    86bc:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    86c0:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    86c4:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    86c8:	mrc2	7, 2, pc, cr8, cr14, {7}
    86cc:			; <UNDEFINED> instruction: 0x4604683b
    86d0:			; <UNDEFINED> instruction: 0xf43f2b00
    86d4:	cmncs	r5, #1589248	; 0x184000
    86d8:			; <UNDEFINED> instruction: 0xf7ff9300
    86dc:			; <UNDEFINED> instruction: 0xf8dfb8e1
    86e0:	ldrbtmi	r3, [fp], #-2828	; 0xfffff4f4
    86e4:	movwcs	lr, #27091	; 0x69d3
    86e8:			; <UNDEFINED> instruction: 0xf1732a01
    86ec:	svclt	0x00a40100
    86f0:	andvs	r9, sl, sl, lsl #18
    86f4:			; <UNDEFINED> instruction: 0xf984f00a
    86f8:	blx	fe2466ec <error@@Base+0xfe235510>
    86fc:	blx	1044726 <error@@Base+0x103354a>
    8700:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    8704:			; <UNDEFINED> instruction: 0xf0002b02
    8708:	blls	2a980c <error@@Base+0x298630>
    870c:	ldrmi	r2, [r1], -r0, lsl #4
    8710:	cmncs	r5, #24, 16	; 0x180000
    8714:			; <UNDEFINED> instruction: 0xf0039300
    8718:			; <UNDEFINED> instruction: 0xf7fffa33
    871c:			; <UNDEFINED> instruction: 0xf8dfb8c1
    8720:	ldrdcs	r1, [r2], -r0
    8724:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    8728:	addvs	r2, r8, r6, lsl #6
    872c:			; <UNDEFINED> instruction: 0xf1732a01
    8730:	svclt	0x00be0300
    8734:	andcs	r2, r1, #0, 6
    8738:	movwcs	lr, #27073	; 0x69c1
    873c:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    8740:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    8744:	mrc2	7, 0, pc, cr10, cr14, {7}
    8748:			; <UNDEFINED> instruction: 0x4604683b
    874c:			; <UNDEFINED> instruction: 0xf43f2b00
    8750:	cmncs	r5, #573440	; 0x8c000
    8754:			; <UNDEFINED> instruction: 0xf7ff9300
    8758:			; <UNDEFINED> instruction: 0xf00ab8a3
    875c:			; <UNDEFINED> instruction: 0xf7fbf951
    8760:			; <UNDEFINED> instruction: 0xf008fa55
    8764:			; <UNDEFINED> instruction: 0xf8dffb0d
    8768:	ldrbtmi	r3, [fp], #-2700	; 0xfffff574
    876c:	ldrdeq	lr, [r6, -r3]
    8770:			; <UNDEFINED> instruction: 0xf1712801
    8774:	vsubw.s8	q8, q0, d0
    8778:	cmncs	r5, #192, 4
    877c:			; <UNDEFINED> instruction: 0xf0049300
    8780:			; <UNDEFINED> instruction: 0xf7fff861
    8784:			; <UNDEFINED> instruction: 0xf8dfb88d
    8788:	andcs	r3, r0, #112, 20	; 0x70000
    878c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8790:			; <UNDEFINED> instruction: 0xf7fe2203
    8794:	blls	c7ad8 <error@@Base+0xb68fc>
    8798:			; <UNDEFINED> instruction: 0xf7fe6818
    879c:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    87a0:	blcs	19fb8 <error@@Base+0x8ddc>
    87a4:	ldmge	r8!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    87a8:	movwls	r2, #869	; 0x365
    87ac:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87b0:	bne	1246b34 <error@@Base+0x1235958>
    87b4:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    87b8:	bcs	513d8 <error@@Base+0x401fc>
    87bc:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    87c0:	movwcs	fp, #4030	; 0xfbe
    87c4:	stmib	r1, {r0, r9, sp}^
    87c8:			; <UNDEFINED> instruction: 0xf00a2306
    87cc:			; <UNDEFINED> instruction: 0xf7fbf919
    87d0:			; <UNDEFINED> instruction: 0xf008fa1d
    87d4:	blls	187330 <error@@Base+0x176154>
    87d8:	blcs	a284c <error@@Base+0x91670>
    87dc:	sbcshi	pc, r0, #0
    87e0:	bcc	746b64 <error@@Base+0x735988>
    87e4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    87e8:	andcs	r0, r0, #-2147483647	; 0x80000001
    87ec:	ldrmi	r2, [r1], -r5, ror #6
    87f0:			; <UNDEFINED> instruction: 0xf0039300
    87f4:			; <UNDEFINED> instruction: 0xf7fff9c5
    87f8:			; <UNDEFINED> instruction: 0xf8dfb853
    87fc:	ldrbtmi	r3, [fp], #-2568	; 0xfffff5f8
    8800:	movwcs	lr, #27091	; 0x69d3
    8804:			; <UNDEFINED> instruction: 0xf1732a01
    8808:			; <UNDEFINED> instruction: 0xf6bf0300
    880c:			; <UNDEFINED> instruction: 0xf007aa28
    8810:			; <UNDEFINED> instruction: 0xf8dffba7
    8814:	ldrbtmi	r3, [fp], #-2548	; 0xfffff60c
    8818:	stmib	r3, {r0, r6, r7, r8, r9, sl, ip}^
    881c:			; <UNDEFINED> instruction: 0xf7ff0106
    8820:			; <UNDEFINED> instruction: 0xf8dfba1e
    8824:	andcs	r1, r1, r8, ror #19
    8828:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    882c:	addvs	r2, r8, r6, lsl #6
    8830:			; <UNDEFINED> instruction: 0xf1732a01
    8834:	svclt	0x00be0300
    8838:	andcs	r2, r1, #0, 6
    883c:	movwcs	lr, #27073	; 0x69c1
    8840:	blx	ffac6842 <error@@Base+0xffab5666>
    8844:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    8848:	ldc2	7, cr15, [r8, #1016]	; 0x3f8
    884c:			; <UNDEFINED> instruction: 0x4604683b
    8850:			; <UNDEFINED> instruction: 0xf43f2b00
    8854:	cmncs	r5, #10551296	; 0xa10000
    8858:			; <UNDEFINED> instruction: 0xf7ff9300
    885c:			; <UNDEFINED> instruction: 0xf8dfb821
    8860:	ldrbtmi	r3, [fp], #-2480	; 0xfffff650
    8864:	movwcs	lr, #27091	; 0x69d3
    8868:			; <UNDEFINED> instruction: 0xf1732a01
    886c:			; <UNDEFINED> instruction: 0xf6bf0300
    8870:			; <UNDEFINED> instruction: 0xf007aa13
    8874:			; <UNDEFINED> instruction: 0xf8dffb75
    8878:	ldrbtmi	r3, [fp], #-2460	; 0xfffff664
    887c:	stmib	r3, {r0, r6, r7, r8, r9, sl, ip}^
    8880:			; <UNDEFINED> instruction: 0xf7ff0106
    8884:			; <UNDEFINED> instruction: 0xf8dfba09
    8888:	movwcs	r1, #6544	; 0x1990
    888c:	andcs	r2, r6, r0, lsl #4
    8890:			; <UNDEFINED> instruction: 0xf7fe4479
    8894:	ldmdavs	fp!, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    8898:			; <UNDEFINED> instruction: 0xf43f2b00
    889c:	cmncs	r5, #8192000	; 0x7d0000
    88a0:			; <UNDEFINED> instruction: 0xf7fe9300
    88a4:			; <UNDEFINED> instruction: 0xf8dfbffd
    88a8:	ldrbtmi	r3, [fp], #-2420	; 0xfffff68c
    88ac:	movwcs	lr, #27091	; 0x69d3
    88b0:			; <UNDEFINED> instruction: 0xf1732a01
    88b4:	svclt	0x00a40100
    88b8:	andvs	r9, sl, sl, lsl #18
    88bc:			; <UNDEFINED> instruction: 0xf8a0f00a
    88c0:	movwls	r2, #869	; 0x365
    88c4:			; <UNDEFINED> instruction: 0xf9a2f7fb
    88c8:	blx	16c48f0 <error@@Base+0x16b3714>
    88cc:	andcs	r9, r0, #10240	; 0x2800
    88d0:	ldmdavs	r8, {r0, r4, r9, sl, lr}
    88d4:			; <UNDEFINED> instruction: 0xf9d2f003
    88d8:	svclt	0x00e2f7fe
    88dc:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    88e0:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    88e4:	bcs	51504 <error@@Base+0x40328>
    88e8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    88ec:	andcs	fp, r1, #760	; 0x2f8
    88f0:	stmib	r1, {r8, r9, sp}^
    88f4:			; <UNDEFINED> instruction: 0xf00a2306
    88f8:	msrcs	SPSR_sc, #8585216	; 0x830000
    88fc:			; <UNDEFINED> instruction: 0xf7fb9300
    8900:			; <UNDEFINED> instruction: 0xf008f985
    8904:			; <UNDEFINED> instruction: 0xf8dffa3d
    8908:	andcs	r3, r0, #28, 18	; 0x70000
    890c:			; <UNDEFINED> instruction: 0x4611447b
    8910:			; <UNDEFINED> instruction: 0xf0036998
    8914:			; <UNDEFINED> instruction: 0xf7fef9b3
    8918:			; <UNDEFINED> instruction: 0xf00bbfc3
    891c:	blls	87068 <error@@Base+0x75e8c>
    8920:	blcs	22994 <error@@Base+0x117b8>
    8924:	svcge	0x00d2f43e
    8928:	rscscc	pc, pc, pc, asr #32
    892c:			; <UNDEFINED> instruction: 0xff2cf7f9
    8930:	svclt	0x00ccf7fe
    8934:	cdp2	0, 7, cr15, cr10, cr2, {0}
    8938:			; <UNDEFINED> instruction: 0xf43e2800
    893c:			; <UNDEFINED> instruction: 0xf7fcafe9
    8940:			; <UNDEFINED> instruction: 0x0701f9d1
    8944:	svcge	0x00e4f53e
    8948:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
    894c:	blx	1844960 <error@@Base+0x1833784>
    8950:			; <UNDEFINED> instruction: 0xf47e2800
    8954:			; <UNDEFINED> instruction: 0xf7f9afdd
    8958:			; <UNDEFINED> instruction: 0xf8d9ff17
    895c:	blcs	14964 <error@@Base+0x3788>
    8960:	svcge	0x00dbf47e
    8964:			; <UNDEFINED> instruction: 0xf952f7fb
    8968:	svclt	0x00d7f7fe
    896c:			; <UNDEFINED> instruction: 0xf7fb2008
    8970:	ldrbmi	pc, [r0], -r3, lsr #17	; <UNPREDICTABLE>
    8974:	blx	fecc499c <error@@Base+0xfecb37c0>
    8978:			; <UNDEFINED> instruction: 0xf8f6f7fb
    897c:	svclt	0x00e4f7fe
    8980:	cdp2	0, 2, cr15, cr10, cr2, {0}
    8984:			; <UNDEFINED> instruction: 0xf43e2800
    8988:			; <UNDEFINED> instruction: 0xf7fcafbe
    898c:	streq	pc, [r0, -fp, lsr #19]
    8990:	svcge	0x00b9f53e
    8994:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
    8998:	blx	ec49ac <error@@Base+0xeb37d0>
    899c:			; <UNDEFINED> instruction: 0xf47e2800
    89a0:			; <UNDEFINED> instruction: 0xf7f9afb2
    89a4:			; <UNDEFINED> instruction: 0xf7fefef1
    89a8:	blls	b8868 <error@@Base+0xa768c>
    89ac:			; <UNDEFINED> instruction: 0xf7fe6818
    89b0:	ldmdavs	fp!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    89b4:	blcs	1a1cc <error@@Base+0x8ff0>
    89b8:	svcge	0x00eef43e
    89bc:	svclt	0x0070f7fe
    89c0:	vqrdmlah.s<illegal width 8>	d2, d0, d6
    89c4:	blcs	128e50 <error@@Base+0x117c74>
    89c8:	blcc	17ff00 <error@@Base+0x16ed24>
    89cc:	stmdale	r9, {r0, r4, r8, r9, fp, sp}^
    89d0:			; <UNDEFINED> instruction: 0xf003e8df
    89d4:	stmdami	r8, {r1, r3, r5, r6, r8, fp}^
    89d8:	stmdami	r8, {r3, r6, fp, lr}^
    89dc:	stmdami	sl!, {r3, r6, fp, lr}^
    89e0:	stmdami	r8, {r3, r6, fp, lr}^
    89e4:			; <UNDEFINED> instruction: 0xf1a42d48
    89e8:	stccs	3, cr0, [lr], #-192	; 0xffffff40
    89ec:	blcs	278654 <error@@Base+0x267478>
    89f0:	tstcs	pc, r8, lsr r9	; <UNPREDICTABLE>
    89f4:			; <UNDEFINED> instruction: 0xf0014620
    89f8:	stmdacs	r4!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    89fc:			; <UNDEFINED> instruction: 0xf8dfd132
    8a00:	ldrbtmi	r5, [sp], #-2088	; 0xfffff7d8
    8a04:	eorseq	pc, r8, r5, lsl #2
    8a08:			; <UNDEFINED> instruction: 0xf998f7fe
    8a0c:	stmib	r5, {r0, r1, r3, r5, r6, fp, sp, lr}^
    8a10:	tstlt	fp, r6, lsl #2
    8a14:	rsbvs	r2, fp, r0, lsl #6
    8a18:	mcr2	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    8a1c:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
    8a20:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8a24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8a28:			; <UNDEFINED> instruction: 0xf43e2b00
    8a2c:			; <UNDEFINED> instruction: 0x4620afbc
    8a30:	ldc2l	7, cr15, [r6, #-1012]	; 0xfffffc0c
    8a34:			; <UNDEFINED> instruction: 0xf0002801
    8a38:			; <UNDEFINED> instruction: 0xf7fd8121
    8a3c:	stmdacs	r0, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    8a40:	msrhi	CPSR_, r0
    8a44:			; <UNDEFINED> instruction: 0xf9cef7fe
    8a48:	svclt	0x00b3f7fe
    8a4c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    8a50:	andle	r4, r7, r3, lsr #5
    8a54:			; <UNDEFINED> instruction: 0xf7fe4620
    8a58:	ldmdblt	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8a5c:	blcs	23430 <error@@Base+0x12254>
    8a60:	msrhi	CPSR_sc, r0
    8a64:	svclt	0x00182c0d
    8a68:			; <UNDEFINED> instruction: 0xf0002c0a
    8a6c:	strtmi	r8, [r0], -pc, lsl #2
    8a70:	ldc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    8a74:			; <UNDEFINED> instruction: 0xf0002801
    8a78:			; <UNDEFINED> instruction: 0xf8df8129
    8a7c:	ldrbtmi	r3, [fp], #-1972	; 0xfffff84c
    8a80:	blcc	8e2bf4 <error@@Base+0x8d1a18>
    8a84:	vqdmulh.s<illegal width 8>	d18, d0, d1
    8a88:	blls	a8eac <error@@Base+0x97cd0>
    8a8c:			; <UNDEFINED> instruction: 0xf7fe6818
    8a90:	ldmdavs	fp!, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    8a94:	blcs	1a2ac <error@@Base+0x90d0>
    8a98:	svcge	0x0081f43e
    8a9c:	movwls	r2, #869	; 0x365
    8aa0:	mrclt	7, 7, APSR_nzcv, cr14, cr14, {7}
    8aa4:	bicsle	r2, sp, r7, lsr fp
    8aa8:	stc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
    8aac:	ldclle	8, cr2, [r9], {0}
    8ab0:	blcs	ed0844 <error@@Base+0xebf668>
    8ab4:	andge	sp, r2, #14024704	; 0xd60000
    8ab8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8abc:			; <UNDEFINED> instruction: 0x4710441a
    8ac0:	andeq	r0, r0, r5, lsr r1
    8ac4:	andeq	r0, r0, r1, lsr #2
    8ac8:			; <UNDEFINED> instruction: 0xffffffa5
    8acc:			; <UNDEFINED> instruction: 0xffffffa5
    8ad0:			; <UNDEFINED> instruction: 0xffffffa5
    8ad4:			; <UNDEFINED> instruction: 0xffffffa5
    8ad8:	andeq	r0, r0, sp, lsl #2
    8adc:			; <UNDEFINED> instruction: 0xffffffa5
    8ae0:			; <UNDEFINED> instruction: 0xffffffa5
    8ae4:	andeq	r0, r0, r7, lsl #2
    8ae8:			; <UNDEFINED> instruction: 0xffffffa5
    8aec:			; <UNDEFINED> instruction: 0xffffffa5
    8af0:			; <UNDEFINED> instruction: 0xffffffa5
    8af4:	strdeq	r0, [r0], -r1
    8af8:			; <UNDEFINED> instruction: 0xffffffa5
    8afc:			; <UNDEFINED> instruction: 0xffffffa5
    8b00:			; <UNDEFINED> instruction: 0xffffffa5
    8b04:			; <UNDEFINED> instruction: 0xffffffa5
    8b08:			; <UNDEFINED> instruction: 0xffffffa5
    8b0c:			; <UNDEFINED> instruction: 0xffffffa5
    8b10:			; <UNDEFINED> instruction: 0xffffffa5
    8b14:			; <UNDEFINED> instruction: 0xffffffa5
    8b18:			; <UNDEFINED> instruction: 0xffffffa5
    8b1c:			; <UNDEFINED> instruction: 0xffffffa5
    8b20:			; <UNDEFINED> instruction: 0xffffffa5
    8b24:			; <UNDEFINED> instruction: 0xffffffa5
    8b28:			; <UNDEFINED> instruction: 0xffffffa5
    8b2c:			; <UNDEFINED> instruction: 0xffffffa5
    8b30:	andeq	r0, r0, r7, lsl #2
    8b34:			; <UNDEFINED> instruction: 0xffffffa5
    8b38:			; <UNDEFINED> instruction: 0xffffffa5
    8b3c:			; <UNDEFINED> instruction: 0xffffffa5
    8b40:			; <UNDEFINED> instruction: 0xffffffa5
    8b44:			; <UNDEFINED> instruction: 0xffffffa5
    8b48:			; <UNDEFINED> instruction: 0xffffffa5
    8b4c:			; <UNDEFINED> instruction: 0xffffffa5
    8b50:			; <UNDEFINED> instruction: 0xffffffa5
    8b54:	andeq	r0, r0, r5, lsr r1
    8b58:			; <UNDEFINED> instruction: 0xffffffa5
    8b5c:			; <UNDEFINED> instruction: 0xffffffa5
    8b60:			; <UNDEFINED> instruction: 0xffffffa5
    8b64:			; <UNDEFINED> instruction: 0xffffffa5
    8b68:			; <UNDEFINED> instruction: 0xffffffa5
    8b6c:			; <UNDEFINED> instruction: 0xffffffa5
    8b70:			; <UNDEFINED> instruction: 0xffffffa5
    8b74:			; <UNDEFINED> instruction: 0xffffffa5
    8b78:			; <UNDEFINED> instruction: 0xffffffa5
    8b7c:			; <UNDEFINED> instruction: 0xffffffa5
    8b80:			; <UNDEFINED> instruction: 0xffffffa5
    8b84:			; <UNDEFINED> instruction: 0xffffffa5
    8b88:			; <UNDEFINED> instruction: 0xffffffa5
    8b8c:			; <UNDEFINED> instruction: 0xffffffa5
    8b90:			; <UNDEFINED> instruction: 0xffffffa5
    8b94:			; <UNDEFINED> instruction: 0xffffffa5
    8b98:			; <UNDEFINED> instruction: 0xffffffa5
    8b9c:			; <UNDEFINED> instruction: 0xffffffa5
    8ba0:			; <UNDEFINED> instruction: 0xffffffa5
    8ba4:			; <UNDEFINED> instruction: 0xffffffa5
    8ba8:			; <UNDEFINED> instruction: 0xffffffa5
    8bac:	andeq	r0, r0, r1, lsr #2
    8bb0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8bb4:			; <UNDEFINED> instruction: 0x167cf8df
    8bb8:	stmvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    8bbc:	addvs	r4, fp, r3, asr r0
    8bc0:	blx	ac6bc0 <error@@Base+0xab59e4>
    8bc4:	vst1.16	{d30}, [pc :128], r1
    8bc8:	ldrb	r7, [r3, r0, lsl #7]!
    8bcc:			; <UNDEFINED> instruction: 0x3668f8df
    8bd0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8bd4:	svclt	0x00182b37
    8bd8:			; <UNDEFINED> instruction: 0xf43f2304
    8bdc:	strb	sl, [r9, r8, asr #30]!
    8be0:			; <UNDEFINED> instruction: 0x3658f8df
    8be4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8be8:			; <UNDEFINED> instruction: 0xf43f2b37
    8bec:			; <UNDEFINED> instruction: 0xf44faf3b
    8bf0:	ldrb	r6, [pc, r0, lsl #7]
    8bf4:			; <UNDEFINED> instruction: 0x3648f8df
    8bf8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8bfc:			; <UNDEFINED> instruction: 0xf43f2b37
    8c00:			; <UNDEFINED> instruction: 0xf44faf31
    8c04:	ldrb	r7, [r5, r0, lsl #6]
    8c08:			; <UNDEFINED> instruction: 0xf47f2b2f
    8c0c:	bvs	1af4940 <error@@Base+0x1ae3764>
    8c10:			; <UNDEFINED> instruction: 0xf0002b00
    8c14:			; <UNDEFINED> instruction: 0xf8df8110
    8c18:	ldrbtmi	r6, [lr], #-1580	; 0xfffff9d4
    8c1c:	blcs	230f0 <error@@Base+0x11f14>
    8c20:	svcge	0x0014f43f
    8c24:	svclt	0x00182c0d
    8c28:			; <UNDEFINED> instruction: 0xf8d62c0a
    8c2c:			; <UNDEFINED> instruction: 0xf040a024
    8c30:			; <UNDEFINED> instruction: 0xf1ba81d0
    8c34:			; <UNDEFINED> instruction: 0xf0000f00
    8c38:	movwcs	r8, #512	; 0x200
    8c3c:			; <UNDEFINED> instruction: 0xf7fd6133
    8c40:			; <UNDEFINED> instruction: 0xf8dffb0d
    8c44:	ldrbtmi	r6, [lr], #-1540	; 0xfffff9fc
    8c48:	bvs	1c2301c <error@@Base+0x1c11e40>
    8c4c:	subeq	pc, r0, #35	; 0x23
    8c50:	tstle	r6, r1, lsl #20
    8c54:	blx	ec4c78 <error@@Base+0xeb3a9c>
    8c58:			; <UNDEFINED> instruction: 0xf0402800
    8c5c:	bvs	1c293dc <error@@Base+0x1c18200>
    8c60:			; <UNDEFINED> instruction: 0xf8df68f3
    8c64:	strbcs	r1, [r5, #-1512]!	; 0xfffffa18
    8c68:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8c6c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8c70:	bvs	259e60 <error@@Base+0x248c84>
    8c74:	ldc2	0, cr15, [r6], {7}
    8c78:	mrclt	7, 0, APSR_nzcv, cr2, cr14, {7}
    8c7c:	movwls	r2, #869	; 0x365
    8c80:	mcrlt	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    8c84:	movwls	r2, #869	; 0x365
    8c88:	mcrlt	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    8c8c:	ldc2	7, cr15, [ip], {254}	; 0xfe
    8c90:	movwls	r2, #869	; 0x365
    8c94:	mcrlt	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    8c98:	blx	1dc6c96 <error@@Base+0x1db5aba>
    8c9c:			; <UNDEFINED> instruction: 0xf77f2801
    8ca0:			; <UNDEFINED> instruction: 0xf7feaef4
    8ca4:	msrcs	SPSR_sc, #4352	; 0x1100
    8ca8:			; <UNDEFINED> instruction: 0xf7fe9300
    8cac:			; <UNDEFINED> instruction: 0x4620bdf9
    8cb0:	cdp2	0, 9, cr15, cr14, cr7, {0}
    8cb4:	stmdacs	r0, {r4, r5, r6, r9, sp, lr}
    8cb8:	rsbhi	pc, r7, #0
    8cbc:	msreq	SPSR_c, #164, 2	; 0x29
    8cc0:	svclt	0x008c2b19
    8cc4:	movwcs	r2, #4864	; 0x1300
    8cc8:			; <UNDEFINED> instruction: 0xe7ba6233
    8ccc:	movwls	r2, #869	; 0x365
    8cd0:	stcllt	7, cr15, [r6, #1016]!	; 0x3f8
    8cd4:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8cd8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8cdc:			; <UNDEFINED> instruction: 0xf003010c
    8ce0:			; <UNDEFINED> instruction: 0xf7fefc4d
    8ce4:			; <UNDEFINED> instruction: 0xf8dfbfe4
    8ce8:	tstcs	r0, r0, ror r5
    8cec:			; <UNDEFINED> instruction: 0xf0084478
    8cf0:	msrcs	SPSR_sc, #479232	; 0x75000
    8cf4:			; <UNDEFINED> instruction: 0xf7fe9300
    8cf8:			; <UNDEFINED> instruction: 0xf003bdd3
    8cfc:	msrcs	SPSR_sc, #1008	; 0x3f0
    8d00:			; <UNDEFINED> instruction: 0xf7fe9300
    8d04:	andcs	fp, r0, #13120	; 0x3340
    8d08:	stmib	r3, {r8, sp}^
    8d0c:	andcs	r1, r0, #1610612736	; 0x60000000
    8d10:	strt	r6, [r4], #922	; 0x39a
    8d14:	cdp2	0, 10, cr15, cr6, cr3, {0}
    8d18:	movwls	r2, #869	; 0x365
    8d1c:	stcllt	7, cr15, [r0, #1016]	; 0x3f8
    8d20:			; <UNDEFINED> instruction: 0xf8df9b0e
    8d24:	ldmdavs	sl, {r3, r4, r5, r8, sl, ip}
    8d28:	bcs	19f14 <error@@Base+0x8d38>
    8d2c:	blls	478cb0 <error@@Base+0x467ad4>
    8d30:	bl	a2da0 <error@@Base+0x91bc4>
    8d34:	ldrsbne	r7, [r2], #-34	; 0xffffffde
    8d38:	stmib	r1, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    8d3c:			; <UNDEFINED> instruction: 0xf7ff2306
    8d40:			; <UNDEFINED> instruction: 0xf8dfba5d
    8d44:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
    8d48:	ldrdeq	lr, [ip, -r3]
    8d4c:	ldc2	0, cr15, [r6], {3}
    8d50:	ldmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d54:	streq	pc, [ip, #-2271]	; 0xfffff721
    8d58:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8d5c:	blx	fc4d84 <error@@Base+0xfb3ba8>
    8d60:	movwls	r2, #869	; 0x365
    8d64:	ldclt	7, cr15, [ip, #1016]	; 0x3f8
    8d68:	movwls	r2, #869	; 0x365
    8d6c:	ldclt	7, cr15, [r8, #1016]	; 0x3f8
    8d70:	movwls	r2, #869	; 0x365
    8d74:	ldclt	7, cr15, [r4, #1016]	; 0x3f8
    8d78:	movwls	r2, #869	; 0x365
    8d7c:	ldclt	7, cr15, [r0, #1016]	; 0x3f8
    8d80:	strbtpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8d84:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8d88:	stmdacs	r2, {r1, r2, r8}
    8d8c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    8d90:	stcge	6, cr15, [fp, #-1020]!	; 0xfffffc04
    8d94:	ldrdeq	lr, [ip, -r5]
    8d98:	blx	ffc44dae <error@@Base+0xffc33bd2>
    8d9c:	ldrdeq	lr, [r6, -r5]
    8da0:	cmncs	r5, #146800640	; 0x8c00000
    8da4:			; <UNDEFINED> instruction: 0xf7fe9300
    8da8:			; <UNDEFINED> instruction: 0xf8dfbd7b
    8dac:	smlabtcs	r0, r0, r4, r0
    8db0:			; <UNDEFINED> instruction: 0xf0084478
    8db4:	msrcs	SPSR_sc, #77824	; 0x13000
    8db8:			; <UNDEFINED> instruction: 0xf7fe9300
    8dbc:			; <UNDEFINED> instruction: 0xf8dfbd71
    8dc0:	ldrbtmi	r5, [sp], #-1200	; 0xfffffb50
    8dc4:	ldrdeq	lr, [r6, -r5]
    8dc8:			; <UNDEFINED> instruction: 0xf1712802
    8dcc:			; <UNDEFINED> instruction: 0xf6ff0300
    8dd0:	ldmib	r5, {r1, fp, sp, pc}^
    8dd4:			; <UNDEFINED> instruction: 0xf003010c
    8dd8:	ldmib	r5, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    8ddc:			; <UNDEFINED> instruction: 0xf7fe0106
    8de0:	cmncs	r5, #1000	; 0x3e8
    8de4:			; <UNDEFINED> instruction: 0xf7fe9300
    8de8:			; <UNDEFINED> instruction: 0xf8dfbd5b
    8dec:	smlabbcs	r0, r8, r4, r0
    8df0:			; <UNDEFINED> instruction: 0xf0084478
    8df4:	msrcs	SPSR_sc, #3981312	; 0x3cc000
    8df8:			; <UNDEFINED> instruction: 0xf7fe9300
    8dfc:	cmncs	r5, #5184	; 0x1440
    8e00:			; <UNDEFINED> instruction: 0xf7fe9300
    8e04:	cmncs	r5, #4928	; 0x1340
    8e08:			; <UNDEFINED> instruction: 0xf7fe9300
    8e0c:	strmi	fp, [r1], -r9, asr #26
    8e10:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8e14:			; <UNDEFINED> instruction: 0xf0084478
    8e18:	msrcs	SPSR_sc, #3686400	; 0x384000
    8e1c:			; <UNDEFINED> instruction: 0xf7fe9300
    8e20:			; <UNDEFINED> instruction: 0x4601bd3f
    8e24:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8e28:			; <UNDEFINED> instruction: 0xf0084478
    8e2c:	msrcs	SPSR_sc, #3522560	; 0x35c000
    8e30:			; <UNDEFINED> instruction: 0xf7fe9300
    8e34:			; <UNDEFINED> instruction: 0xf7fdbd35
    8e38:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    8e3c:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    8e40:			; <UNDEFINED> instruction: 0xf03268ea
    8e44:	tstle	sl, r0, asr #2
    8e48:			; <UNDEFINED> instruction: 0xf47f2c5f
    8e4c:			; <UNDEFINED> instruction: 0xf8dfaee4
    8e50:	andcs	r3, r1, #48, 8	; 0x30000000
    8e54:	tstvs	sl, fp, ror r4
    8e58:			; <UNDEFINED> instruction: 0xf96cf7fe
    8e5c:			; <UNDEFINED> instruction: 0xf1a4e615
    8e60:	blcs	749aa8 <error@@Base+0x7388cc>
    8e64:	mrcge	6, 6, APSR_nzcv, cr7, cr15, {1}
    8e68:			; <UNDEFINED> instruction: 0xf850a002
    8e6c:	ldrmi	r3, [r8], #-35	; 0xffffffdd
    8e70:	svclt	0x00004700
    8e74:	andeq	r0, r0, sp, lsr #4
    8e78:			; <UNDEFINED> instruction: 0xfffffda3
    8e7c:			; <UNDEFINED> instruction: 0xfffffda3
    8e80:			; <UNDEFINED> instruction: 0xfffffda3
    8e84:			; <UNDEFINED> instruction: 0xfffffda3
    8e88:			; <UNDEFINED> instruction: 0xfffffda3
    8e8c:			; <UNDEFINED> instruction: 0xfffffda3
    8e90:			; <UNDEFINED> instruction: 0xfffffda3
    8e94:			; <UNDEFINED> instruction: 0xfffffda3
    8e98:			; <UNDEFINED> instruction: 0xfffffda3
    8e9c:			; <UNDEFINED> instruction: 0xfffffda3
    8ea0:			; <UNDEFINED> instruction: 0xfffffda3
    8ea4:			; <UNDEFINED> instruction: 0xfffffda3
    8ea8:			; <UNDEFINED> instruction: 0xfffffda3
    8eac:			; <UNDEFINED> instruction: 0xfffffda3
    8eb0:			; <UNDEFINED> instruction: 0xfffffda3
    8eb4:			; <UNDEFINED> instruction: 0xfffffda3
    8eb8:	andeq	r0, r0, sp, lsr r2
    8ebc:			; <UNDEFINED> instruction: 0xfffffda3
    8ec0:			; <UNDEFINED> instruction: 0xfffffda3
    8ec4:			; <UNDEFINED> instruction: 0xfffffda3
    8ec8:			; <UNDEFINED> instruction: 0xfffffda3
    8ecc:			; <UNDEFINED> instruction: 0xfffffda3
    8ed0:			; <UNDEFINED> instruction: 0xfffffda3
    8ed4:			; <UNDEFINED> instruction: 0xfffffda3
    8ed8:			; <UNDEFINED> instruction: 0xfffffda3
    8edc:			; <UNDEFINED> instruction: 0xfffffda3
    8ee0:	andeq	r0, r0, r1, asr r2
    8ee4:			; <UNDEFINED> instruction: 0xfffffda3
    8ee8:			; <UNDEFINED> instruction: 0xffffffdb
    8eec:			; <UNDEFINED> instruction: 0xf838f007
    8ef0:	stmib	r5, {r0, r6, r7, r8, r9, sl, ip}^
    8ef4:			; <UNDEFINED> instruction: 0xf7ff0106
    8ef8:			; <UNDEFINED> instruction: 0xf007b903
    8efc:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8f00:	sbchi	pc, r0, r0, asr #32
    8f04:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
    8f08:	movwcs	lr, #27091	; 0x69d3
    8f0c:			; <UNDEFINED> instruction: 0xf1732a02
    8f10:	vsubw.s8	q8, q0, d0
    8f14:	blmi	ff72919c <error@@Base+0xff717fc0>
    8f18:	ldmmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8f1c:	bne	444788 <error@@Base+0x4335ac>
    8f20:	tstls	sl, #120, 8	; 0x78000000
    8f24:			; <UNDEFINED> instruction: 0xf95af008
    8f28:	movwls	r2, #869	; 0x365
    8f2c:	ldclt	7, cr15, [r8], #1016	; 0x3f8
    8f30:	blx	ff9c4f64 <error@@Base+0xff9b3d88>
    8f34:	svclt	0x00021c4b
    8f38:	svccc	0x00fff1b0
    8f3c:	movwls	r2, #869	; 0x365
    8f40:	cfstrsge	mvf15, [lr], #248	; 0xf8
    8f44:	ldmdavs	sl, {r2, r3, r8, r9, fp, ip, pc}
    8f48:	movwls	r2, #869	; 0x365
    8f4c:	blx	14c4f62 <error@@Base+0x14b3d86>
    8f50:	stclt	7, cr15, [r6], #1016	; 0x3f8
    8f54:	blx	ff544f88 <error@@Base+0xff533dac>
    8f58:	svclt	0x00021c4b
    8f5c:	svccc	0x00fff1b0
    8f60:	movwls	r2, #869	; 0x365
    8f64:	cfldrsge	mvf15, [ip], {62}	; 0x3e
    8f68:	ldmdavs	sl, {r2, r3, r8, r9, fp, ip, pc}
    8f6c:	movwls	r2, #869	; 0x365
    8f70:	blx	1044f86 <error@@Base+0x1033daa>
    8f74:	ldclt	7, cr15, [r4], {254}	; 0xfe
    8f78:	ldrbtmi	r4, [fp], #-3013	; 0xfffff43b
    8f7c:	ldrdeq	lr, [ip, -r3]
    8f80:	blx	fff44f94 <error@@Base+0xfff33db8>
    8f84:	stmialt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f88:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    8f8c:	ldrdeq	lr, [ip, -r3]
    8f90:	blx	ffd44fa4 <error@@Base+0xffd33dc8>
    8f94:	bllt	fee86f98 <error@@Base+0xfee75dbc>
    8f98:	svclt	0x00082900
    8f9c:			; <UNDEFINED> instruction: 0xf47f2864
    8fa0:	blvs	fe6f3d20 <error@@Base+0xfe6e2b44>
    8fa4:			; <UNDEFINED> instruction: 0xf43f2b00
    8fa8:			; <UNDEFINED> instruction: 0xf7ffab5a
    8fac:	blmi	feeb7cf0 <error@@Base+0xfeea6b14>
    8fb0:	stmdbls	r6, {r0, sp}
    8fb4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8fb8:	andvs	r2, sl, pc, lsl #6
    8fbc:	andsvs	r9, r3, r2, lsl sl
    8fc0:	blx	1f44fce <error@@Base+0x1f33df2>
    8fc4:			; <UNDEFINED> instruction: 0xf47e2800
    8fc8:	cmncs	r5, #484	; 0x1e4
    8fcc:			; <UNDEFINED> instruction: 0xf7fe9300
    8fd0:			; <UNDEFINED> instruction: 0xf1babc67
    8fd4:	rsbsle	r0, pc, r0, lsl #30
    8fd8:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    8fdc:	suble	r4, sp, r3, lsr #5
    8fe0:			; <UNDEFINED> instruction: 0xf7fe4620
    8fe4:	stmdacs	r0, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
    8fe8:	cfstrdge	mvd15, [pc, #-252]	; 8ef4 <pclose@plt+0x6c10>
    8fec:	movwls	r2, #869	; 0x365
    8ff0:	mrrclt	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    8ff4:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    8ff8:	svclt	0x0034f7fe
    8ffc:	cmncs	r5, #40, 12	; 0x2800000
    9000:			; <UNDEFINED> instruction: 0xf0029300
    9004:			; <UNDEFINED> instruction: 0xf7fefebf
    9008:	cmncs	r5, #19200	; 0x4b00
    900c:			; <UNDEFINED> instruction: 0xf7fe9300
    9010:	cmncs	r5, #18176	; 0x4700
    9014:			; <UNDEFINED> instruction: 0xf7fe9300
    9018:	bvs	1c3812c <error@@Base+0x1c26f50>
    901c:			; <UNDEFINED> instruction: 0xf85ef007
    9020:	ldrmi	r2, [sl], -r0, lsl #6
    9024:	eorcs	r4, pc, r1, lsl #12
    9028:			; <UNDEFINED> instruction: 0xf8dcf7fe
    902c:			; <UNDEFINED> instruction: 0xf7fae52d
    9030:	msrcs	SPSR_sc, #832	; 0x340
    9034:			; <UNDEFINED> instruction: 0xf7fe9300
    9038:			; <UNDEFINED> instruction: 0xf7fdbc33
    903c:	mrc	14, 0, APSR_nzcv, cr8, cr3, {6}
    9040:			; <UNDEFINED> instruction: 0x46031a90
    9044:	tstls	ip, #9830400	; 0x960000
    9048:			; <UNDEFINED> instruction: 0xf0084478
    904c:	msrcs	SPSR_sc, #13041664	; 0xc70000
    9050:			; <UNDEFINED> instruction: 0xf7fe9300
    9054:	blmi	fe4f80f0 <error@@Base+0xfe4e6f14>
    9058:			; <UNDEFINED> instruction: 0xe75e447b
    905c:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    9060:	mcrge	4, 2, pc, cr5, cr14, {3}	; <UNPREDICTABLE>
    9064:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    9068:			; <UNDEFINED> instruction: 0xf8b8f008
    906c:	movwls	r2, #869	; 0x365
    9070:	ldclt	7, cr15, [r6], {254}	; 0xfe
    9074:	movwls	r2, #869	; 0x365
    9078:	ldclt	7, cr15, [r2], {254}	; 0xfe
    907c:	movwls	r2, #869	; 0x365
    9080:	stclt	7, cr15, [lr], {254}	; 0xfe
    9084:	blx	fea45094 <error@@Base+0xfea33eb8>
    9088:			; <UNDEFINED> instruction: 0xf43f2800
    908c:			; <UNDEFINED> instruction: 0xf7fbaf3b
    9090:			; <UNDEFINED> instruction: 0xf010fe29
    9094:			; <UNDEFINED> instruction: 0xf47f0008
    9098:			; <UNDEFINED> instruction: 0xf7f9af35
    909c:			; <UNDEFINED> instruction: 0xe731fb75
    90a0:			; <UNDEFINED> instruction: 0xf0824b82
    90a4:	ldrbtmi	r0, [fp], #-576	; 0xfffffdc0
    90a8:			; <UNDEFINED> instruction: 0xf7fe60da
    90ac:	strbt	pc, [ip], #2115	; 0x843	; <UNPREDICTABLE>
    90b0:	stmdbcs	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    90b4:	svclt	0x000c447b
    90b8:	andcs	r2, r3, #268435456	; 0x10000000
    90bc:			; <UNDEFINED> instruction: 0xf7fe60da
    90c0:	strbt	pc, [r2], #2105	; 0x839	; <UNPREDICTABLE>
    90c4:	stmdbcs	r2, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}
    90c8:	svclt	0x000c447b
    90cc:	andcs	r2, r2, #268435456	; 0x10000000
    90d0:			; <UNDEFINED> instruction: 0xf7fe60da
    90d4:	ldrb	pc, [r8], #2095	; 0x82f	; <UNPREDICTABLE>
    90d8:			; <UNDEFINED> instruction: 0xf7fd4620
    90dc:	stmdacs	r1, {r0, r9, fp, ip, sp, lr, pc}
    90e0:			; <UNDEFINED> instruction: 0xf7fdd04f
    90e4:	mrc	14, 0, APSR_nzcv, cr8, cr15, {3}
    90e8:	vmov	r2, s21
    90ec:	andsls	r1, r8, r0, lsl sl
    90f0:	cdp	8, 1, cr7, cr9, cr3, {0}
    90f4:	blcc	184bb3c <error@@Base+0x183a960>
    90f8:	rsbsge	pc, r0, sp, asr #17
    90fc:	svclt	0x008c2b19
    9100:	movwcs	r2, #4864	; 0x1300
    9104:			; <UNDEFINED> instruction: 0xf0076233
    9108:	rsbsvs	pc, r0, #37120	; 0x9100
    910c:	subsle	r2, r2, r0, lsl #16
    9110:			; <UNDEFINED> instruction: 0xf8a4f7fd
    9114:			; <UNDEFINED> instruction: 0xf80ef7fe
    9118:	vmovls.32	r9, d5[0]
    911c:	and	r9, r2, r8, lsl r3
    9120:	movwcc	r9, #6936	; 0x1b18
    9124:	ldmdavc	r8, {r3, r4, r8, r9, ip, pc}
    9128:			; <UNDEFINED> instruction: 0xf43f2800
    912c:	bvs	cf43ec <error@@Base+0xce3210>
    9130:	rsbeq	pc, r1, #160, 2	; 0x28
    9134:	bcs	677588 <error@@Base+0x6663ac>
    9138:	stmdacc	r0!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    913c:			; <UNDEFINED> instruction: 0xf9d0f7fd
    9140:	rscle	r2, sp, r0, lsl #16
    9144:	movwls	r2, #869	; 0x365
    9148:	bllt	feac7148 <error@@Base+0xfeab5f6c>
    914c:	tstcs	r0, sl, asr r8
    9150:			; <UNDEFINED> instruction: 0xf0084478
    9154:	msrcs	SPSR_sc, #4390912	; 0x430000
    9158:			; <UNDEFINED> instruction: 0xf7fe9300
    915c:	ldmdami	r7, {r0, r5, r7, r8, r9, fp, ip, sp, pc}^
    9160:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    9164:			; <UNDEFINED> instruction: 0xf83af008
    9168:	movwls	r2, #869	; 0x365
    916c:	bllt	fe64716c <error@@Base+0xfe635f90>
    9170:	tstcs	r0, r3, asr r8
    9174:			; <UNDEFINED> instruction: 0xf0084478
    9178:	msrcs	SPSR_sc, #3211264	; 0x310000
    917c:			; <UNDEFINED> instruction: 0xf7fe9300
    9180:	cmncs	r5, #146432	; 0x23c00
    9184:			; <UNDEFINED> instruction: 0xf7fe9300
    9188:	strtmi	fp, [r0], -fp, lsl #23
    918c:	movwls	r2, #869	; 0x365
    9190:			; <UNDEFINED> instruction: 0xff86f006
    9194:	bne	fe4449fc <error@@Base+0xfe433820>
    9198:	stmdami	sl, {r2, r3, r4, ip, pc}^
    919c:			; <UNDEFINED> instruction: 0xf0084478
    91a0:			; <UNDEFINED> instruction: 0xf7fef81d
    91a4:	cmncs	r5, #128000	; 0x1f400
    91a8:			; <UNDEFINED> instruction: 0xf7fe9300
    91ac:	cmncs	r5, #123904	; 0x1e400
    91b0:			; <UNDEFINED> instruction: 0xf7fe9300
    91b4:	blls	737f90 <error@@Base+0x726db4>
    91b8:			; <UNDEFINED> instruction: 0xf43f2b01
    91bc:			; <UNDEFINED> instruction: 0xf7faac66
    91c0:	strbt	pc, [r2], #-3141	; 0xfffff3bb	; <UNPREDICTABLE>
    91c4:	andeq	r5, r2, r4, lsr #13
    91c8:	andeq	r5, r2, sl, ror r6
    91cc:	andeq	r5, r2, lr, asr r6
    91d0:	andeq	r5, r2, r6, lsl #12
    91d4:	andeq	ip, r0, r6, lsr fp
    91d8:	andeq	r5, r2, sl, ror #11
    91dc:	andeq	r5, r2, r6, asr #11
    91e0:	andeq	r5, r2, sl, lsr #11
    91e4:	strdeq	sp, [r0], -lr
    91e8:	andeq	sp, r0, lr, lsr r4
    91ec:	andeq	r5, r2, sl, lsr r5
    91f0:	strdeq	r5, [r2], -r8
    91f4:			; <UNDEFINED> instruction: 0x000254b2
    91f8:	muleq	r2, r0, r4
    91fc:	andeq	r5, r2, r8, ror #8
    9200:	andeq	r5, r2, r8, lsr r4
    9204:	andeq	r5, r2, lr, lsl r4
    9208:	andeq	r5, r2, r6, lsl #8
    920c:	strdeq	r5, [r2], -r4
    9210:			; <UNDEFINED> instruction: 0x000253ba
    9214:	andeq	r5, r2, r2, lsr #7
    9218:	andeq	sp, r0, r8, ror #4
    921c:	andeq	r5, r2, r2, ror r3
    9220:	andeq	r5, r2, ip, lsr r3
    9224:	andeq	r5, r2, r0, lsl r3
    9228:	andeq	r5, r2, sl, lsl r2
    922c:	strdeq	r5, [r2], -r8
    9230:	muleq	r2, lr, r1
    9234:	andeq	r5, r2, r4, rrx
    9238:	andeq	r5, r2, ip, asr #32
    923c:	andeq	r5, r2, r8, lsr r0
    9240:	andeq	r5, r2, r4, lsr #32
    9244:	andeq	r5, r2, r2
    9248:	ldrdeq	r4, [r2], -r6
    924c:			; <UNDEFINED> instruction: 0x00024fb0
    9250:	andeq	r0, r1, r4, lsl #15
    9254:	andeq	r4, r2, r4, asr #30
    9258:	andeq	ip, r0, ip, lsl lr
    925c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    9260:	ldrdeq	r4, [r2], -r6
    9264:	andeq	ip, r0, r2, ror lr
    9268:	muleq	r2, r8, lr
    926c:			; <UNDEFINED> instruction: 0x0000cdb8
    9270:	andeq	r4, r2, sl, asr lr
    9274:	muleq	r0, r8, sp
    9278:	andeq	ip, r0, r8, lsr #27
    927c:	andeq	ip, r0, r8, lsl #27
    9280:	andeq	r4, r2, r8, asr #27
    9284:	andeq	r4, r2, r6, lsl sp
    9288:	andeq	ip, r0, r4, lsr #23
    928c:	andeq	ip, r0, r8, asr ip
    9290:	andeq	r4, r2, r2, lsr #25
    9294:	muleq	r2, r2, ip
    9298:	andeq	r4, r2, r8, ror #24
    929c:	strdeq	r0, [r1], -lr
    92a0:	andeq	ip, r0, r0, lsl #21
    92a4:	muleq	r1, ip, r3
    92a8:			; <UNDEFINED> instruction: 0x0000caba
    92ac:	andeq	r4, r2, r6, ror fp
    92b0:	andeq	r4, r2, r8, ror #22
    92b4:	andeq	r4, r2, r4, asr fp
    92b8:			; <UNDEFINED> instruction: 0x0000c9b8
    92bc:	andeq	ip, r0, r6, lsr #19
    92c0:	muleq	r0, r4, r9
    92c4:	andeq	ip, r0, r4, asr #18
    92c8:	bmi	15bee0 <error@@Base+0x14ad04>
    92cc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    92d0:	tstlt	r3, fp, lsl r8
    92d4:	andcc	r0, r1, r0, lsl #1
    92d8:	svclt	0x00004770
    92dc:	andeq	r1, r2, r8, asr #19
    92e0:	andeq	r0, r0, r0, asr r3
    92e4:	addlt	fp, r2, r0, lsl r5
    92e8:	andcs	r9, r4, r1
    92ec:	strtmi	r9, [r1], -r1, lsl #24
    92f0:	blx	fe0c72dc <error@@Base+0xfe0b6100>
    92f4:	andls	r2, r1, r0, lsl #24
    92f8:	bl	40720 <error@@Base+0x2f544>
    92fc:	strmi	r0, [r3], -r4, lsl #3
    9300:	rscscc	pc, pc, #79	; 0x4f
    9304:	blcs	147418 <error@@Base+0x13623c>
    9308:	mvnsle	r4, fp, lsl #5
    930c:	ldclt	0, cr11, [r0, #-8]
    9310:	svcmi	0x00f0e92d
    9314:	stmdbmi	ip!, {r0, r3, r7, r9, sl, lr}^
    9318:	bmi	1b1ad60 <error@@Base+0x1b09b84>
    931c:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
    9320:	stmpl	sl, {r2, r9, sl, lr}
    9324:	andls	r6, r9, #1179648	; 0x120000
    9328:	andeq	pc, r0, #79	; 0x4f
    932c:	movwls	r4, #19048	; 0x4a68
    9330:	andls	r4, r5, #2046820352	; 0x7a000000
    9334:			; <UNDEFINED> instruction: 0xf0002b00
    9338:	ldmdavs	lr, {r0, r2, r3, r5, r7, pc}
    933c:	eorls	pc, r0, sp, asr #17
    9340:	andls	r4, r7, lr, asr #8
    9344:			; <UNDEFINED> instruction: 0xf08045b1
    9348:	blls	529634 <error@@Base+0x518458>
    934c:	bls	51ac88 <error@@Base+0x509aac>
    9350:	beq	84578c <error@@Base+0x8345b0>
    9354:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    9358:	andls	pc, ip, sp, asr #17
    935c:	andeq	pc, r8, #2
    9360:	bls	52db68 <error@@Base+0x51c98c>
    9364:	strtmi	r4, [r7], -r3, lsr #13
    9368:			; <UNDEFINED> instruction: 0xf0024699
    936c:	andls	r0, r1, #268435456	; 0x10000000
    9370:	bl	feb013ac <error@@Base+0xfeaf01d0>
    9374:			; <UNDEFINED> instruction: 0xf8dd0204
    9378:	blls	f53f0 <error@@Base+0xe4214>
    937c:			; <UNDEFINED> instruction: 0xf8481aed
    9380:	ldrbmi	r5, [pc, #-34]	; 9366 <pclose@plt+0x7082>
    9384:	svclt	0x00389d08
    9388:	adcsmi	r4, r5, #99614720	; 0x5f00000
    938c:	tstcs	r1, r4, lsr r2
    9390:			; <UNDEFINED> instruction: 0x46504632
    9394:			; <UNDEFINED> instruction: 0xf83cf7fc
    9398:			; <UNDEFINED> instruction: 0xf1b94601
    939c:	andle	r0, fp, r0, lsl #30
    93a0:			; <UNDEFINED> instruction: 0xf1a09a07
    93a4:	blx	fec093cc <error@@Base+0xfebf81f0>
    93a8:	adcmi	pc, r2, #128	; 0x80
    93ac:	subsne	lr, r0, pc, asr #20
    93b0:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
    93b4:	teqle	r9, r0, lsl #16
    93b8:	tstlt	fp, r0, lsl #22
    93bc:	addeq	pc, r0, #33	; 0x21
    93c0:	subsle	r2, r4, fp, lsl sl
    93c4:	cmplt	fp, r1, lsl #22
    93c8:	tstls	r2, r8, lsl #12
    93cc:	mrc	7, 6, APSR_nzcv, cr10, cr8, {7}
    93d0:	tstlt	r8, r2, lsl #18
    93d4:			; <UNDEFINED> instruction: 0xf7f84608
    93d8:			; <UNDEFINED> instruction: 0x4601edfa
    93dc:			; <UNDEFINED> instruction: 0xf7fba807
    93e0:			; <UNDEFINED> instruction: 0xf1b8ffa7
    93e4:	bicle	r0, r4, r0, lsl #30
    93e8:			; <UNDEFINED> instruction: 0xb01cf8dd
    93ec:	ldrbmi	r9, [pc, #-3336]	; 86ec <pclose@plt+0x6408>
    93f0:	uasxmi	fp, pc, r8	; <UNPREDICTABLE>
    93f4:	bicle	r4, sl, #1342177291	; 0x5000000b
    93f8:	adcsmi	r9, ip, #20, 20	; 0x14000
    93fc:	movwcs	fp, #3884	; 0xf2c
    9400:	b	4d200c <error@@Base+0x4c0e30>
    9404:			; <UNDEFINED> instruction: 0xd1520392
    9408:	eorsvc	r2, fp, r0, lsl #6
    940c:	tstlt	r3, r4, lsl #22
    9410:	blne	f30028 <error@@Base+0xf1ee4c>
    9414:	bmi	be148c <error@@Base+0xbd02b0>
    9418:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    941c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9420:	subsmi	r9, sl, r9, lsl #22
    9424:	andlt	sp, fp, lr, asr #2
    9428:	svchi	0x00f0e8bd
    942c:	blcc	583c <pclose@plt+0x3558>
    9430:	andslt	pc, ip, sp, asr #17
    9434:	adcle	r4, r4, #92, 10	; 0x17000000
    9438:	ldrbmi	r4, [sl], -r7, lsr #18
    943c:	stmdbls	r5, {r0, r1, r3, r9, sl, lr}
    9440:	ldmdavs	sp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9444:	addsmi	lr, r4, #3
    9448:	andls	r4, r7, #154140672	; 0x9300000
    944c:			; <UNDEFINED> instruction: 0x4693d099
    9450:	addsle	r2, r6, r0, lsl #26
    9454:	stmdbcc	r1, {r1, r4, fp, ip, sp, lr, pc}
    9458:	ldrle	r0, [r2, #1561]	; 0x619
    945c:	biceq	pc, r0, r3
    9460:	mvnsle	r2, r0, asr #19
    9464:	mvnseq	pc, #3
    9468:	strdle	r2, [ip], #190	; 0xbe	; <UNPREDICTABLE>
    946c:	blls	243298 <error@@Base+0x2320bc>
    9470:	movwls	r3, #33537	; 0x8301
    9474:	mrrcne	0, 0, lr, sl, cr7
    9478:	ldmdavc	r8, {r3, r9, ip, pc}
    947c:	cdp2	0, 1, cr15, cr12, cr3, {0}
    9480:	adcsle	r2, r1, r0, lsl #16
    9484:	adcsmi	r9, r3, #8, 22	; 0x2000
    9488:	blls	1fe464 <error@@Base+0x1ed288>
    948c:	svclt	0x0038429f
    9490:			; <UNDEFINED> instruction: 0xe7b1461f
    9494:			; <UNDEFINED> instruction: 0xf7f84648
    9498:	stmib	sp, {r2, r6, r9, sl, fp, sp, lr, pc}^
    949c:	bl	25b8c0 <error@@Base+0x24a6e4>
    94a0:	ldrmi	r0, [r1, #1536]!	; 0x600
    94a4:	svcge	0x0051f4ff
    94a8:	eorvc	r9, r3, r4, lsl #22
    94ac:			; <UNDEFINED> instruction: 0xf817e7b3
    94b0:	blcs	3584bc <error@@Base+0x3472e0>
    94b4:			; <UNDEFINED> instruction: 0xf107bf08
    94b8:			; <UNDEFINED> instruction: 0xe7a537ff
    94bc:	strmi	r2, [r7], -r0, lsl #6
    94c0:	str	r7, [r5, r3]!
    94c4:	stc	7, cr15, [r8, #992]!	; 0x3e0
    94c8:	andeq	r1, r2, r6, ror r9
    94cc:	muleq	r0, ip, r1
    94d0:	andeq	r1, r2, r4, ror #18
    94d4:	andeq	r1, r2, sl, ror r8
    94d8:	andeq	r0, r0, r0, asr r3
    94dc:	svcmi	0x00f8e92d
    94e0:	adcsmi	r1, r8, #4653056	; 0x470000
    94e4:			; <UNDEFINED> instruction: 0xf8dfd249
    94e8:			; <UNDEFINED> instruction: 0x460690b8
    94ec:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    94f0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    94f4:	ldclne	8, cr7, [r3], #-200	; 0xffffff38
    94f8:	cmplt	r2, #55574528	; 0x3500000
    94fc:	and	r4, r6, r5, lsr r6
    9500:	strtmi	r3, [fp], -r1, lsl #12
    9504:			; <UNDEFINED> instruction: 0xf8034625
    9508:	ldmdavc	r2!, {r1, r8, r9, fp, sp}
    950c:	bcs	2f613c <error@@Base+0x2e4f60>
    9510:	streq	pc, [r1], #-261	; 0xfffffefb
    9514:	ldmdavc	r0!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9518:	ldc2l	7, cr15, [lr], #-996	; 0xfffffc1c
    951c:	mullt	r2, r6, r8
    9520:	pkhtbmi	r4, r2, lr, asr #8
    9524:	eorsle	r2, r8, r0, lsl #16
    9528:	ldcl	7, cr15, [sl, #992]!	; 0x3e0
    952c:	cfldr32le	mvfx4, [r1], #-352	; 0xfffffea0
    9530:	mulcs	r0, sl, r8
    9534:			; <UNDEFINED> instruction: 0x4650b31a
    9538:	stccs	8, cr15, [r1], {4}
    953c:			; <UNDEFINED> instruction: 0xf810462b
    9540:	strtmi	r2, [r5], -r1, lsl #30
    9544:	bcs	16550 <error@@Base+0x5374>
    9548:	ldmdavc	r2!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    954c:	bcs	1615c <error@@Base+0x4f80>
    9550:	adcsmi	sp, r3, #1073741879	; 0x40000037
    9554:	andeq	pc, r0, #79	; 0x4f
    9558:	ldclne	15, cr11, [r1], #-608	; 0xfffffda0
    955c:	svclt	0x0098702a
    9560:	stmdale	r3, {r0, r1, r2, r3, r4, r5, r6, r9, sp}
    9564:	blcs	87578 <error@@Base+0x7639c>
    9568:			; <UNDEFINED> instruction: 0xd1fb4299
    956c:	mulcc	r1, r6, r9
    9570:	blcs	16d80 <error@@Base+0x5ba4>
    9574:	adcsmi	sp, lr, #5120	; 0x1400
    9578:	pop	{r2, r3, r4, r5, r7, r8, r9, ip, lr, pc}
    957c:	qsub8mi	r8, r3, r8
    9580:			; <UNDEFINED> instruction: 0xf816e7c3
    9584:	blcs	18190 <error@@Base+0x6fb4>
    9588:			; <UNDEFINED> instruction: 0xf816d0f5
    958c:	blcs	18198 <error@@Base+0x6fbc>
    9590:	udf	#27905	; 0x6d01
    9594:	rscscs	r4, pc, #203423744	; 0xc200000
    9598:	strbmi	lr, [sl], sp, asr #15
    959c:			; <UNDEFINED> instruction: 0xe7ca22ff
    95a0:	andeq	ip, r0, r8, lsr #14
    95a4:	andeq	ip, r0, r6, lsr #14
    95a8:	strcs	fp, [r0, #-1528]	; 0xfffffa08
    95ac:	strtmi	r4, [ip], -r7, lsl #12
    95b0:	and	r2, r2, sl, lsl #12
    95b4:	strcs	pc, [r4], #-2822	; 0xfffff4fa
    95b8:			; <UNDEFINED> instruction: 0xf7fe3501
    95bc:	sbclt	pc, r3, #10551296	; 0xa10000
    95c0:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    95c4:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    95c8:	vstrcs.16	s26, [r0, #-488]	; 0xfffffe18	; <UNPREDICTABLE>
    95cc:	svclt	0x0008703b
    95d0:	ldrbtcc	pc, [pc], #79	; 95d8 <pclose@plt+0x72f4>	; <UNPREDICTABLE>
    95d4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    95d8:			; <UNDEFINED> instruction: 0x4605b570
    95dc:	andcs	r4, r1, lr, lsl #12
    95e0:	ldrmi	r2, [r4], -ip, lsl #2
    95e4:	ldc	7, cr15, [r8], {248}	; 0xf8
    95e8:	stmdavs	r9!, {r6, r8, ip, sp, pc}
    95ec:	subvs	r4, r6, r3, lsl #12
    95f0:	andcs	r4, r0, r4, lsr r4
    95f4:	mulsvs	r9, ip, r0
    95f8:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
    95fc:	rscscc	pc, pc, pc, asr #32
    9600:	svclt	0x0000bd70
    9604:	mvnsmi	lr, sp, lsr #18
    9608:	stclmi	0, cr11, [sp], #-520	; 0xfffffdf8
    960c:	ldrbtmi	r4, [ip], #-2925	; 0xfffff493
    9610:			; <UNDEFINED> instruction: 0x81b4f8df
    9614:	ldrbtmi	r5, [r8], #2275	; 0x8e3
    9618:	movwls	r6, #6171	; 0x181b
    961c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9620:	strcs	fp, [r0, -r0, lsl #6]
    9624:			; <UNDEFINED> instruction: 0x3e01e9d0
    9628:	ldrbmi	r6, [r3, #-23]!	; 0xffffffe9
    962c:			; <UNDEFINED> instruction: 0x460cd217
    9630:	stmdavc	r6!, {r0, r2, r3, r4, fp, ip, sp, lr}
    9634:	ldrhtle	r4, [r6], -r5
    9638:	eorsle	r2, r7, r0, lsl #28
    963c:	mrrcne	8, 5, r7, lr, cr12
    9640:			; <UNDEFINED> instruction: 0x2c67bb3d
    9644:	movwcc	sp, #4110	; 0x100e
    9648:			; <UNDEFINED> instruction: 0xf813e001
    964c:	ldclcs	15, cr4, [pc], #-4	; 9650 <pclose@plt+0x736c>
    9650:			; <UNDEFINED> instruction: 0x0624d0fb
    9654:			; <UNDEFINED> instruction: 0x460cd414
    9658:	ldrmi	r3, [lr, #769]	; 0x301
    965c:	stmdavs	r0, {r3, r5, r6, r7, fp, ip, lr, pc}
    9660:	bicsle	r2, pc, r0, lsl #16
    9664:	bmi	16527fc <error@@Base+0x1641620>
    9668:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    966c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9670:	subsmi	r9, sl, r1, lsl #22
    9674:	adchi	pc, r2, r0, asr #32
    9678:	andlt	r4, r2, r0, lsr #12
    967c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9680:	svcmi	0x0001f813
    9684:	rscle	r2, r6, r0, lsl #24
    9688:	svcmi	0x0001f813
    968c:	rscle	r2, r2, r0, lsl #24
    9690:			; <UNDEFINED> instruction: 0x4633e7f6
    9694:	sbcsle	r2, sl, r0, lsl #26
    9698:			; <UNDEFINED> instruction: 0xf8164625
    969c:	ldrtmi	r4, [r3], -r1, lsl #30
    96a0:	sbcsle	r2, r4, r0, lsl #26
    96a4:			; <UNDEFINED> instruction: 0xb11de7f8
    96a8:	ldrb	r3, [r5, r1, lsl #8]
    96ac:	bfi	r2, r6, #8, #19
    96b0:	movwcc	r7, #6236	; 0x185c
    96b4:	tstle	r3, pc, ror ip
    96b8:	svcmi	0x0001f813
    96bc:	rscsle	r2, fp, pc, ror ip
    96c0:	sbcle	r2, pc, r7, ror #24
    96c4:	svclt	0x00420625
    96c8:	streq	pc, [r0], #36	; 0x24
    96cc:	andsvs	r3, r3, r1, lsl #6
    96d0:	andle	r2, r6, r0, asr #24
    96d4:	eorsle	r2, r9, r4, asr #24
    96d8:	sbcle	r2, r0, r4, ror #24
    96dc:	sbcle	r2, r1, r6, ror #24
    96e0:			; <UNDEFINED> instruction: 0xf7fee7c1
    96e4:			; <UNDEFINED> instruction: 0xf1a0f80d
    96e8:			; <UNDEFINED> instruction: 0xf7fe0420
    96ec:			; <UNDEFINED> instruction: 0xf7fef809
    96f0:	mcrrcs	8, 0, pc, r0, cr7	; <UNPREDICTABLE>
    96f4:	mcrrcs	0, 2, sp, r1, cr1
    96f8:	stccs	0, cr13, [r3], {22}
    96fc:	strbtcs	sp, [r5], #-1
    9700:	blmi	d035cc <error@@Base+0xcf23f0>
    9704:	msreq	CPSR_c, r0, lsr #3
    9708:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    970c:	blcc	63780 <error@@Base+0x525a4>
    9710:	ble	ffd1a17c <error@@Base+0xffd08fa0>
    9714:	strbtcs	r2, [r5], #-35	; 0xffffffdd
    9718:	blx	ff4c5736 <error@@Base+0xff4b455a>
    971c:	andcs	r4, r1, #46080	; 0xb400
    9720:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9724:			; <UNDEFINED> instruction: 0xe79e601a
    9728:			; <UNDEFINED> instruction: 0xf8584b2b
    972c:	ldmdavs	fp, {r0, r1, ip, sp}
    9730:	svclt	0x00142b02
    9734:	strbcs	r2, [r3], #-1090	; 0xfffffbbe
    9738:	blmi	a03594 <error@@Base+0x9f23b8>
    973c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9740:	blcs	a37b4 <error@@Base+0x925d8>
    9744:	strbcs	fp, [r3], #-3860	; 0xfffff0ec
    9748:	str	r2, [ip, r2, asr #8]
    974c:	streq	pc, [r3, #-269]	; 0xfffffef3
    9750:			; <UNDEFINED> instruction: 0xf7ff4628
    9754:	cdpne	15, 0, cr15, cr4, cr9, {1}
    9758:			; <UNDEFINED> instruction: 0xf89ddbd1
    975c:	blcs	ed5770 <error@@Base+0xec4594>
    9760:	strtmi	sp, [r8], -sp, asr #3
    9764:			; <UNDEFINED> instruction: 0xff20f7ff
    9768:	stclle	8, cr2, [r8]
    976c:	mulcc	r3, sp, r8
    9770:	bicle	r2, r4, fp, lsr fp
    9774:			; <UNDEFINED> instruction: 0xf7ff4628
    9778:	mcrne	15, 2, pc, cr1, cr7, {0}	; <UNPREDICTABLE>
    977c:	cfstrdcs	mvd13, [r0], {191}	; 0xbf
    9780:	mcrrcs	0, 0, sp, r1, cr9
    9784:	blmi	53dbc8 <error@@Base+0x52c9ec>
    9788:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    978c:	blcs	a3800 <error@@Base+0x92624>
    9790:	strbcs	sp, [r2], #-7
    9794:	blmi	443538 <error@@Base+0x43235c>
    9798:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    979c:	blcs	a3810 <error@@Base+0x92634>
    97a0:	strbcs	sp, [r3], #-247	; 0xffffff09
    97a4:			; <UNDEFINED> instruction: 0xf89de75f
    97a8:	blcs	1b557bc <error@@Base+0x1b445e0>
    97ac:	blmi	23de50 <error@@Base+0x22cc74>
    97b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    97b4:	addsmi	r6, r8, #1769472	; 0x1b0000
    97b8:	str	sp, [fp, r1, lsr #21]!
    97bc:	stc	7, cr15, [ip], #-992	; 0xfffffc20
    97c0:	andeq	r1, r2, r6, lsl #13
    97c4:	muleq	r0, ip, r1
    97c8:	andeq	r1, r2, lr, ror r6
    97cc:	andeq	r1, r2, sl, lsr #12
    97d0:	andeq	r0, r0, r0, lsl #4
    97d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    97d8:	muleq	r0, r8, r1
    97dc:	ldrlt	r4, [r0, #-2840]	; 0xfffff4e8
    97e0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    97e4:	ldmib	r4, {r2, r3, r4, r5, r8, ip, sp, pc}^
    97e8:	bne	249bf4 <error@@Base+0x238a18>
    97ec:	mrc2	7, 3, pc, cr6, cr15, {7}
    97f0:	stccs	8, cr6, [r0], {36}	; 0x24
    97f4:	blmi	4fdfd8 <error@@Base+0x4ecdfc>
    97f8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    97fc:	ldmib	r4, {r2, r3, r4, r5, r8, ip, sp, pc}^
    9800:	bne	249c0c <error@@Base+0x238a30>
    9804:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    9808:	stccs	8, cr6, [r0], {36}	; 0x24
    980c:	blmi	3bdff0 <error@@Base+0x3ace14>
    9810:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9814:	ldmib	r4, {r2, r3, r4, r5, r8, ip, sp, pc}^
    9818:	bne	249c24 <error@@Base+0x238a48>
    981c:	mrc2	7, 2, pc, cr14, cr15, {7}
    9820:	stccs	8, cr6, [r0], {36}	; 0x24
    9824:	blmi	27e008 <error@@Base+0x26ce2c>
    9828:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    982c:	ldmib	r4, {r2, r3, r4, r5, r8, ip, sp, pc}^
    9830:	bne	249c3c <error@@Base+0x238a60>
    9834:	mrc2	7, 2, pc, cr2, cr15, {7}
    9838:	stccs	8, cr6, [r0], {36}	; 0x24
    983c:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
    9840:	andeq	r4, r2, r0, lsl #9
    9844:	andeq	r4, r2, r8, ror #8
    9848:	andeq	r4, r2, r0, asr r4
    984c:	andeq	r4, r2, r8, lsr r4
    9850:	ldrbmi	fp, [r0, -r1, lsl #18]!
    9854:	strmi	r4, [r1], -sl, lsl #12
    9858:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    985c:			; <UNDEFINED> instruction: 0xf7ff4478
    9860:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    9864:	vstrlt	d13, [r8, #-0]
    9868:	tstcs	r0, r4, lsl #16
    986c:			; <UNDEFINED> instruction: 0x4008e8bd
    9870:			; <UNDEFINED> instruction: 0xf0074478
    9874:	svclt	0x0000bcb3
    9878:	andeq	r4, r2, r4, lsl #8
    987c:	andeq	ip, r0, ip, lsr #7
    9880:	ldrbmi	fp, [r0, -r1, lsl #18]!
    9884:	strmi	fp, [sl], -r8, lsl #10
    9888:	strmi	r4, [r1], -r7, lsl #22
    988c:	cfldrsne	mvf4, [r8, #-492]	; 0xfffffe14
    9890:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    9894:	blle	1389c <error@@Base+0x26c0>
    9898:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    989c:	pop	{r8, sp}
    98a0:	ldrbtmi	r4, [r8], #-8
    98a4:	ldclt	0, cr15, [sl], {7}
    98a8:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    98ac:	muleq	r0, sl, r3
    98b0:	mvnsmi	lr, #737280	; 0xb4000
    98b4:	addlt	r4, r3, r8, lsl #13
    98b8:			; <UNDEFINED> instruction: 0xf7f82100
    98bc:			; <UNDEFINED> instruction: 0xf1b0ebf0
    98c0:	svclt	0x00b80900
    98c4:	blle	f518d0 <error@@Base+0xf406f4>
    98c8:	cdp2	0, 3, cr15, cr12, cr1, {0}
    98cc:	strmi	r2, [r6], -r3, lsl #16
    98d0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    98d4:	blle	1a9b118 <error@@Base+0x1a89f3c>
    98d8:	ldrtmi	r2, [r0], -r1, lsl #2
    98dc:	bl	7478c4 <error@@Base+0x7366e8>
    98e0:	stmdacs	r0, {r2, r9, sl, lr}
    98e4:	tstcs	r0, r3, rrx
    98e8:	movwcs	r2, #512	; 0x200
    98ec:	tstls	r0, r8, asr #12
    98f0:	bl	feac78d8 <error@@Base+0xfeab66fc>
    98f4:	svclt	0x00083101
    98f8:	svccc	0x00fff1b0
    98fc:			; <UNDEFINED> instruction: 0x4621d054
    9900:			; <UNDEFINED> instruction: 0x46484632
    9904:	bl	f478ec <error@@Base+0xf36710>
    9908:	strbmi	r4, [r8], -r5, lsl #12
    990c:	ldcl	7, cr15, [r2], {248}	; 0xf8
    9910:	addmi	r1, pc, #61079552	; 0x3a40000
    9914:	adcmi	fp, lr, #8, 30
    9918:	stmdavc	r3!, {r2, r3, r4, r5, r6, r8, ip, lr, pc}
    991c:	stmdavc	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
    9920:	tstle	r2, sp, asr #22
    9924:	blcs	ae7bb8 <error@@Base+0xad69dc>
    9928:	stmibne	r3!, {r0, r1, r2, r3, ip, lr, pc}
    992c:	stccs	8, cr15, [r1], {19}
    9930:			; <UNDEFINED> instruction: 0xf813b11a
    9934:	blcs	18944 <error@@Base+0x7768>
    9938:			; <UNDEFINED> instruction: 0x4620d13c
    993c:			; <UNDEFINED> instruction: 0xf7ff4631
    9940:	andcs	pc, r0, r7, lsl #31
    9944:	pop	{r0, r1, ip, sp, pc}
    9948:	stmiavc	r3!, {r4, r5, r6, r7, r8, r9, pc}^
    994c:	mvnle	r2, r7, asr #22
    9950:			; <UNDEFINED> instruction: 0xf8164426
    9954:	blcs	1158968 <error@@Base+0x114778c>
    9958:			; <UNDEFINED> instruction: 0xf816d12c
    995c:	blcs	1b9896c <error@@Base+0x1b87790>
    9960:			; <UNDEFINED> instruction: 0xf816d128
    9964:	blcs	1918970 <error@@Base+0x1907794>
    9968:	blmi	b7de00 <error@@Base+0xb6cc24>
    996c:	cdpmi	4, 2, cr3, cr13, cr4, {0}
    9970:	ldrbtmi	r2, [fp], #-1344	; 0xfffffac0
    9974:	andeq	pc, ip, #-1073741824	; 0xc0000000
    9978:	ldrbtmi	r3, [lr], #-776	; 0xfffffcf8
    997c:	svceq	0x0000f1b8
    9980:			; <UNDEFINED> instruction: 0x4690bf14
    9984:	stmdavc	r3!, {r3, r4, r7, r9, sl, lr}
    9988:	blcs	55871c <error@@Base+0x547540>
    998c:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9990:	msrne	CPSR_fsx, r3
    9994:	tstne	r1, r3, lsr #2
    9998:	tstne	r1, r1, lsl r1
    999c:	tstne	r1, r1, lsl r1
    99a0:	tstne	r1, r1, lsl r1
    99a4:	ldmdbcc	r1, {r0, r4, sl, ip}
    99a8:			; <UNDEFINED> instruction: 0xf7f84620
    99ac:			; <UNDEFINED> instruction: 0x4648eafe
    99b0:	stc	7, cr15, [r0], {248}	; 0xf8
    99b4:	rscscc	pc, pc, pc, asr #32
    99b8:	stmiavc	r3!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    99bc:	stmdavc	r4!, {r0, r1, r2, r5, r6, r7, sl, fp, ip}^
    99c0:	ldrtmi	r4, [r9], -r0, asr #12
    99c4:	strmi	pc, [r3], #-2837	; 0xfffff4eb
    99c8:	tstlt	ip, r2, lsr #12
    99cc:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    99d0:	blle	6539d8 <error@@Base+0x6427fc>
    99d4:			; <UNDEFINED> instruction: 0xe7d6443c
    99d8:	stclne	8, cr7, [r7], #644	; 0x284
    99dc:	ldrtmi	r7, [r8], -r4, ror #16
    99e0:	strmi	pc, [r1], #-2837	; 0xfffff4eb
    99e4:	ldrtmi	r4, [ip], #-1569	; 0xfffff9df
    99e8:			; <UNDEFINED> instruction: 0xff4af7ff
    99ec:	stmiavc	r1!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    99f0:	stmdavc	r4!, {r0, r1, r2, r5, r6, r7, sl, fp, ip}^
    99f4:	blx	55b2de <error@@Base+0x54a102>
    99f8:	strtmi	r4, [r1], -r1, lsl #8
    99fc:			; <UNDEFINED> instruction: 0xf7ff443c
    9a00:	strb	pc, [r0, r7, lsr #30]	; <UNPREDICTABLE>
    9a04:	ldr	r2, [sp, r0]
    9a08:	ldrtmi	r2, [r0], -r0, lsl #2
    9a0c:	blx	ff9c5a32 <error@@Base+0xff9b4856>
    9a10:			; <UNDEFINED> instruction: 0xe7b8443c
    9a14:			; <UNDEFINED> instruction: 0xf7f84620
    9a18:			; <UNDEFINED> instruction: 0xf04feac8
    9a1c:			; <UNDEFINED> instruction: 0xe79130ff
    9a20:	andeq	r4, r2, lr, ror #5
    9a24:	andeq	ip, r0, sl, ror #5
    9a28:	strmi	r4, [sl], -r2, lsl #22
    9a2c:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    9a30:	strb	r6, [r7, #2072]!	; 0x818
    9a34:	andeq	r4, r2, r2, lsr r2
    9a38:	strmi	r4, [sl], -r2, lsl #22
    9a3c:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    9a40:	ldrb	r6, [pc, #2136]	; a2a0 <pclose@plt+0x7fbc>
    9a44:	andeq	r4, r2, r2, lsr #4
    9a48:			; <UNDEFINED> instruction: 0x4601b530
    9a4c:	ldmdami	r9, {r2, r9, sl, lr}
    9a50:	addlt	r4, r3, r9, lsl sl
    9a54:	blmi	65ac3c <error@@Base+0x649a60>
    9a58:	stmpl	r2, {r0, r2, r3, r5, r6, r9, sl, lr}
    9a5c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    9a60:			; <UNDEFINED> instruction: 0xf04f9201
    9a64:	ldmvs	r8, {r9}
    9a68:			; <UNDEFINED> instruction: 0xf7ff462a
    9a6c:	stmdacs	r1, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9a70:			; <UNDEFINED> instruction: 0x4620d01b
    9a74:	bl	647a5c <error@@Base+0x636880>
    9a78:	mrslt	r9, (UNDEF: 8)
    9a7c:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}^
    9a80:	strtmi	r4, [sl], -pc, lsl #22
    9a84:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    9a88:			; <UNDEFINED> instruction: 0xf7ff68d8
    9a8c:	stmdacs	r1, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9a90:	andcs	fp, r0, r8, lsl pc
    9a94:	bmi	2fdac0 <error@@Base+0x2ec8e4>
    9a98:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9a9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9aa0:	subsmi	r9, sl, r1, lsl #22
    9aa4:	andlt	sp, r3, r3, lsl #2
    9aa8:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    9aac:			; <UNDEFINED> instruction: 0xf7f8e7f3
    9ab0:	svclt	0x0000eab4
    9ab4:	andeq	r1, r2, r0, asr #4
    9ab8:	muleq	r0, ip, r1
    9abc:	andeq	r4, r2, r4, lsl #4
    9ac0:	ldrdeq	r4, [r2], -sl
    9ac4:	strdeq	r1, [r2], -sl
    9ac8:	stmdavc	r0, {r5, r8, ip, sp, pc}
    9acc:			; <UNDEFINED> instruction: 0xf080fab0
    9ad0:	ldrbmi	r0, [r0, -r0, asr #18]!
    9ad4:	ldrbmi	r2, [r0, -r1]!
    9ad8:	bmi	15c6f0 <error@@Base+0x14b514>
    9adc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9ae0:	tstlt	fp, fp, lsl r8
    9ae4:	ldrbmi	r2, [r0, -r1]!
    9ae8:	svclt	0x0000e6e2
    9aec:			; <UNDEFINED> instruction: 0x000211b8
    9af0:	andeq	r0, r0, r8, asr #4
    9af4:			; <UNDEFINED> instruction: 0x4615b570
    9af8:	addlt	r4, r4, sp, lsl sl
    9afc:			; <UNDEFINED> instruction: 0x460c4b1d
    9b00:	mrcmi	4, 0, r4, cr13, cr10, {3}
    9b04:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    9b08:	movwls	r6, #14363	; 0x381b
    9b0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b10:			; <UNDEFINED> instruction: 0xf7ffb1b8
    9b14:	strexdlt	pc, r9, [r0]	; <UNPREDICTABLE>
    9b18:	mrc2	7, 3, pc, cr14, cr8, {7}
    9b1c:	teqlt	r4, r4, lsl #12
    9b20:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    9b24:	orrslt	r6, fp, fp, lsl r8
    9b28:			; <UNDEFINED> instruction: 0xf7f84620
    9b2c:	bmi	54442c <error@@Base+0x533250>
    9b30:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    9b34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b38:	subsmi	r9, sl, r3, lsl #22
    9b3c:	andlt	sp, r4, r5, lsl r1
    9b40:			; <UNDEFINED> instruction: 0x4620bd70
    9b44:	mvnle	r2, r0, lsl #26
    9b48:			; <UNDEFINED> instruction: 0xf892f001
    9b4c:	strb	r4, [r6, r4, lsl #12]!
    9b50:	strtmi	r4, [r0], -r9, lsr #12
    9b54:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9b58:	ble	ff953b60 <error@@Base+0xff942984>
    9b5c:	strbtmi	r4, [r9], -r9, lsl #16
    9b60:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    9b64:	blx	ec5b8a <error@@Base+0xeb49ae>
    9b68:			; <UNDEFINED> instruction: 0xf7f8e7de
    9b6c:	svclt	0x0000ea56
    9b70:	muleq	r2, r4, r1
    9b74:	muleq	r0, ip, r1
    9b78:	andeq	r1, r2, lr, lsl #3
    9b7c:	andeq	r0, r0, r8, asr #4
    9b80:	andeq	r1, r2, r2, ror #2
    9b84:	andeq	ip, r0, r2, asr #2
    9b88:	vqrshl.s8	d27, d0, d0
    9b8c:	ldfmis	f1, [r0], {241}	; 0xf1
    9b90:			; <UNDEFINED> instruction: 0x4620447c
    9b94:	mrc2	7, 2, pc, cr12, cr15, {7}
    9b98:	rscsvc	pc, sl, r4, lsl #10
    9b9c:			; <UNDEFINED> instruction: 0xf7ff21c9
    9ba0:	stmdbmi	ip, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9ba4:	andcs	r2, r0, r1, lsl #4
    9ba8:			; <UNDEFINED> instruction: 0xf7ff4479
    9bac:	stmdbmi	sl, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9bb0:	andcs	r4, r1, #655360	; 0xa0000
    9bb4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9bb8:			; <UNDEFINED> instruction: 0xff9cf7ff
    9bbc:	stmdami	r9, {r3, r8, fp, lr}
    9bc0:	pop	{r9, sp}
    9bc4:	ldrbtmi	r4, [r9], #-16
    9bc8:			; <UNDEFINED> instruction: 0xf7ff4478
    9bcc:	svclt	0x0000bf93
    9bd0:	ldrdeq	r2, [r2], -r0
    9bd4:	andeq	ip, r0, ip, lsl r1
    9bd8:	andeq	ip, r0, r4, lsr #2
    9bdc:	andeq	ip, r0, r2, lsr r1
    9be0:	andeq	ip, r0, r2, lsr r1
    9be4:	andeq	ip, r0, r8, lsr r1
    9be8:	svcmi	0x00f0e92d
    9bec:	ldcmi	0, cr11, [ip], #-548	; 0xfffffddc
    9bf0:	blmi	f1b620 <error@@Base+0xf0a444>
    9bf4:	bmi	f1adec <error@@Base+0xf09c10>
    9bf8:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    9bfc:	ldmdavs	fp, {r0, r1, r3, r4, r5, sl, fp, lr}
    9c00:			; <UNDEFINED> instruction: 0xf04f9307
    9c04:	ldmdbpl	r1, {r8, r9}
    9c08:	addmi	r6, r1, #589824	; 0x90000
    9c0c:	ldmdbmi	r8!, {r3, r4, r6, ip, lr, pc}
    9c10:	ldmdapl	r1, {r0, r1, r9, sl, lr}^
    9c14:	addmi	r6, r1, #589824	; 0x90000
    9c18:	ldmdbmi	r6!, {r1, r4, r6, ip, lr, pc}
    9c1c:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
    9c20:	subsle	r4, r8, r2, lsl #5
    9c24:	mcrge	15, 0, r4, cr2, cr4, {1}
    9c28:			; <UNDEFINED> instruction: 0xf10d2400
    9c2c:	ldrbtmi	r0, [pc], #-2052	; 9c34 <pclose@plt+0x7950>
    9c30:	ldrtmi	r4, [r5], -r1, lsr #13
    9c34:			; <UNDEFINED> instruction: 0xf7fde002
    9c38:	strmi	pc, [r3], -r3, ror #26
    9c3c:	strbmi	r7, [r2], -fp, lsr #32
    9c40:			; <UNDEFINED> instruction: 0x46316878
    9c44:	svcls	0x0001f805
    9c48:			; <UNDEFINED> instruction: 0xf7ff3401
    9c4c:	ldmdacs	r6, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    9c50:	rscsle	r4, r0, r3, lsl #13
    9c54:	svceq	0x0008f01a
    9c58:	movweq	pc, #8202	; 0x200a	; <UNPREDICTABLE>
    9c5c:	movwlt	sp, #12572	; 0x311c
    9c60:	movweq	pc, #53675	; 0xd1ab	; <UNPREDICTABLE>
    9c64:	ldmdale	ip, {r0, r8, r9, fp, sp}
    9c68:	bleq	1945dac <error@@Base+0x1934bd0>
    9c6c:	andle	r2, r7, r1, lsl #24
    9c70:			; <UNDEFINED> instruction: 0x36014434
    9c74:	stceq	8, cr15, [r1, #-80]	; 0xffffffb0
    9c78:			; <UNDEFINED> instruction: 0xf9bef7fd
    9c7c:	mvnsle	r4, r6, lsr #5
    9c80:	blmi	61c500 <error@@Base+0x60b324>
    9c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c88:	blls	1e3cf8 <error@@Base+0x1d2b1c>
    9c8c:	qsuble	r4, sl, r5
    9c90:	andlt	r4, r9, r8, asr r6
    9c94:	svchi	0x00f0e8bd
    9c98:	bcs	517a8 <error@@Base+0x405cc>
    9c9c:	blcs	40434 <error@@Base+0x2f258>
    9ca0:			; <UNDEFINED> instruction: 0xf01ad1de
    9ca4:	tstle	lr, r4, lsl #30
    9ca8:	svceq	0x0001f01a
    9cac:			; <UNDEFINED> instruction: 0xf1bbd1de
    9cb0:	sbcsle	r0, fp, r4, ror #30
    9cb4:	stmdacs	r0, {r0, fp, ip, pc}
    9cb8:			; <UNDEFINED> instruction: 0xf7fdd0e2
    9cbc:	ldrb	pc, [pc, fp, lsr #26]	; <UNPREDICTABLE>
    9cc0:	bleq	85e04 <error@@Base+0x74c28>
    9cc4:			; <UNDEFINED> instruction: 0xf1bbe7dc
    9cc8:	sbcle	r0, sp, pc, lsl #30
    9ccc:	tsteq	r1, #-1073741782	; 0xc000002a	; <UNPREDICTABLE>
    9cd0:	stmible	r9, {r0, r8, r9, fp, sp}^
    9cd4:			; <UNDEFINED> instruction: 0xf04fe7e8
    9cd8:	ldrb	r0, [r1, r2, lsl #22]
    9cdc:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ce0:	andeq	r1, r2, r0, lsr #1
    9ce4:	muleq	r0, ip, r1
    9ce8:	muleq	r2, sl, r0
    9cec:	strdeq	r0, [r0], -ip
    9cf0:	andeq	r0, r0, ip, lsl #5
    9cf4:	andeq	r0, r0, r8, ror #3
    9cf8:	andeq	r4, r2, r2, lsr r0
    9cfc:	andeq	r1, r2, r0, lsl r0
    9d00:	tstcs	r0, sp, lsr #20
    9d04:	ldrblt	r4, [r0, #2861]!	; 0xb2d
    9d08:	addlt	r4, r7, sl, ror r4
    9d0c:	ldmpl	r3, {r2, r3, r5, r8, sl, fp, lr}^
    9d10:	ldrbtmi	r4, [sp], #-1644	; 0xfffff994
    9d14:	ldmdavs	fp, {r5, r9, sl, lr}
    9d18:			; <UNDEFINED> instruction: 0xf04f9305
    9d1c:			; <UNDEFINED> instruction: 0xf0070300
    9d20:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    9d24:	movwcc	r2, #4864	; 0x1300
    9d28:	svclt	0x00044b26
    9d2c:	svccc	0x00fff1b2
    9d30:	andle	r5, r6, ip, ror #17
    9d34:	stmiapl	ip!, {r0, r5, r9, sl, lr}^
    9d38:			; <UNDEFINED> instruction: 0xf0026820
    9d3c:			; <UNDEFINED> instruction: 0xf005f925
    9d40:			; <UNDEFINED> instruction: 0xf7faf923
    9d44:	strmi	pc, [r7], -pc, asr #31
    9d48:			; <UNDEFINED> instruction: 0xff6af7fa
    9d4c:			; <UNDEFINED> instruction: 0xf0026820
    9d50:	strmi	pc, [r6], -sp, asr #18
    9d54:	stmdavs	r0!, {r3, r7, r8, ip, sp, pc}
    9d58:			; <UNDEFINED> instruction: 0xf93cf002
    9d5c:			; <UNDEFINED> instruction: 0xf017b110
    9d60:	eorle	r0, r0, r2, lsl #14
    9d64:			; <UNDEFINED> instruction: 0xf0026820
    9d68:	strmi	pc, [r1], -r9, lsl #18
    9d6c:			; <UNDEFINED> instruction: 0xf0014630
    9d70:	stmdavs	r0!, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    9d74:			; <UNDEFINED> instruction: 0xf0022100
    9d78:	bmi	50823c <error@@Base+0x4f7060>
    9d7c:	blmi	4d2184 <error@@Base+0x4c0fa8>
    9d80:	eorvs	r2, r1, r0
    9d84:	stmiapl	sl!, {r8, sp}
    9d88:	smlabteq	r0, r2, r9, lr
    9d8c:	bmi	420140 <error@@Base+0x40ef64>
    9d90:	smlabteq	r0, r3, r9, lr
    9d94:	blmi	25af84 <error@@Base+0x249da8>
    9d98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d9c:	subsmi	r9, sl, r5, lsl #22
    9da0:	andlt	sp, r7, r8, lsl #2
    9da4:			; <UNDEFINED> instruction: 0xf7f8bdf0
    9da8:	stmdavs	r0!, {r5, r7, r9, fp, sp, lr, pc}
    9dac:			; <UNDEFINED> instruction: 0xf0024639
    9db0:	ldrb	pc, [r7, pc, lsl #18]	; <UNPREDICTABLE>
    9db4:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9db8:	andeq	r0, r2, ip, lsl #31
    9dbc:	muleq	r0, ip, r1
    9dc0:	andeq	r0, r2, r2, lsl #31
    9dc4:	andeq	r0, r0, r4, asr r1
    9dc8:	andeq	r0, r0, r4, lsr r2
    9dcc:	andeq	r0, r0, r8, lsl r2
    9dd0:	andeq	r0, r2, r0, lsl #30
    9dd4:	svcmi	0x00f8e92d
    9dd8:	strmi	r4, [r6], -ip, lsl #12
    9ddc:	cdp2	0, 4, cr15, cr0, cr0, {0}
    9de0:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    9de4:			; <UNDEFINED> instruction: 0x468144f8
    9de8:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dec:	strtmi	r4, [r0], -r5, lsl #12
    9df0:	stc2	7, cr15, [lr], {248}	; 0xf8
    9df4:			; <UNDEFINED> instruction: 0x46076030
    9df8:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dfc:	rsbsvs	r1, r3, fp, lsr r8
    9e00:	svclt	0x008442a3
    9e04:	bcc	6220 <pclose@plt+0x3f3c>
    9e08:	ldmdble	r1, {r8, r9, sl, sp}
    9e0c:	bl	136468 <error@@Base+0x12528c>
    9e10:	ldrmi	r0, [fp, #2821]	; 0xb05
    9e14:	strtmi	sp, [sl], -lr, lsl #4
    9e18:	strtmi	r4, [r0], -r9, asr #12
    9e1c:	b	cc7e04 <error@@Base+0xcb6c28>
    9e20:	ldmdavs	r3!, {r6, r8, fp, ip, sp, pc}^
    9e24:	ldrmi	r4, [fp, #1108]	; 0x454
    9e28:	strcc	sp, [r2], #-514	; 0xfffffdfe
    9e2c:	mvnle	r4, #156, 4	; 0xc0000009
    9e30:	svchi	0x00f8e8bd
    9e34:			; <UNDEFINED> instruction: 0xf8114621
    9e38:	cmplt	r7, r1, lsl #22
    9e3c:	ldmdavs	r3!, {r0, r1, r4, r9, fp, lr}^
    9e40:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9e44:	addmi	r7, r2, #1179648	; 0x120000
    9e48:	addmi	sp, fp, #16
    9e4c:			; <UNDEFINED> instruction: 0x460cd9f0
    9e50:	blmi	403dc8 <error@@Base+0x3f2bec>
    9e54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e58:	addmi	r7, r3, #1769472	; 0x1b0000
    9e5c:	stmdacs	r0!, {r0, r1, r3, ip, lr, pc}
    9e60:	ldmdavs	r3!, {r0, r1, r2, r3, ip, lr, pc}^
    9e64:	rscle	r4, r3, #-1879048183	; 0x90000009
    9e68:	strb	r4, [pc, ip, lsl #12]
    9e6c:	ldmible	pc, {r0, r1, r3, r7, r9, lr}^	; <UNPREDICTABLE>
    9e70:	strcs	r4, [r0, -ip, lsl #12]
    9e74:	ldmdavs	r3!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    9e78:	sbcsle	r4, r9, #-1879048183	; 0x90000009
    9e7c:	strcs	r4, [r1, -ip, lsl #12]
    9e80:	eorvc	lr, r7, r4, asr #15
    9e84:			; <UNDEFINED> instruction: 0xe7e06873
    9e88:			; <UNDEFINED> instruction: 0x00020eb0
    9e8c:	andeq	r0, r0, r4, asr #4
    9e90:	andeq	r0, r0, r4, lsr #4
    9e94:			; <UNDEFINED> instruction: 0x4605b538
    9e98:			; <UNDEFINED> instruction: 0x4608b199
    9e9c:			; <UNDEFINED> instruction: 0xf7f8460c
    9ea0:	strtmi	lr, [r0], #-2368	; 0xfffff6c0
    9ea4:	addmi	r6, r2, #6946816	; 0x6a0000
    9ea8:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
    9eac:	stmdavc	r3, {r3, r8, fp, ip, lr, pc}
    9eb0:			; <UNDEFINED> instruction: 0xf810b933
    9eb4:	blcs	19ac0 <error@@Base+0x88e4>
    9eb8:	addmi	sp, r2, #251	; 0xfb
    9ebc:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
    9ec0:	stmdavs	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9ec4:	svclt	0x0000e7ee
    9ec8:	stmdavs	r4, {r4, sl, ip, sp, pc}
    9ecc:	adcmi	fp, r1, #1073741874	; 0x40000032
    9ed0:			; <UNDEFINED> instruction: 0x1e48d919
    9ed4:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
    9ed8:	stccc	8, cr15, [r1, #-64]	; 0xffffffc0
    9edc:	rscsle	r2, fp, r0, lsl #22
    9ee0:	ldmdble	r0, {r5, r7, r9, lr}
    9ee4:	stccc	8, cr15, [r1], {16}
    9ee8:	sqtnesm	f3, f3
    9eec:	blcc	5b754 <error@@Base+0x4a578>
    9ef0:	stccs	8, cr15, [r1], {16}
    9ef4:	svclt	0x00182a00
    9ef8:	ldmle	r7!, {r5, r7, r9, lr}^
    9efc:	blmi	148078 <error@@Base+0x136e9c>
    9f00:	stmdavs	r0, {r4, r5, r6, r8, r9, sl, lr}^
    9f04:	andcs	lr, r0, r6, ror #15
    9f08:	blmi	148084 <error@@Base+0x136ea8>
    9f0c:	svclt	0x00004770
    9f10:	bmi	19cb2c <error@@Base+0x18b950>
    9f14:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    9f18:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    9f1c:	tstcs	r1, r8, lsl r1
    9f20:			; <UNDEFINED> instruction: 0xf84cf002
    9f24:	ldclt	8, cr6, [r0, #-128]	; 0xffffff80
    9f28:	andeq	r0, r2, r0, lsl #27
    9f2c:	andeq	r0, r0, r4, asr r1
    9f30:			; <UNDEFINED> instruction: 0xf04fb118
    9f34:			; <UNDEFINED> instruction: 0xf00231ff
    9f38:	ldrbmi	fp, [r0, -r1, asr #16]!
    9f3c:	and	fp, r1, r8, lsl #10
    9f40:			; <UNDEFINED> instruction: 0xff4cf006
    9f44:	blx	14c7f36 <error@@Base+0x14b6d5a>
    9f48:	mvnsle	r1, r3, asr #24
    9f4c:			; <UNDEFINED> instruction: 0x4008e8bd
    9f50:	svclt	0x0016f006
    9f54:	blmi	1c5c91c <error@@Base+0x1c4b740>
    9f58:	ldrblt	r4, [r0, #1146]!	; 0x47a
    9f5c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    9f60:	stclmi	6, cr4, [pc, #-16]!	; 9f58 <pclose@plt+0x7c74>
    9f64:	movwls	r6, #22555	; 0x581b
    9f68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f6c:	mrc2	7, 5, pc, cr10, cr10, {7}
    9f70:			; <UNDEFINED> instruction: 0xf010447d
    9f74:	andle	r0, sl, r1, lsl #2
    9f78:	blmi	1a1c928 <error@@Base+0x1a0b74c>
    9f7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9f80:	blls	163ff0 <error@@Base+0x152e14>
    9f84:			; <UNDEFINED> instruction: 0xf040405a
    9f88:	andlt	r8, r7, r4, asr #1
    9f8c:			; <UNDEFINED> instruction: 0x4620bdf0
    9f90:	stm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f94:	ble	2d3f9c <error@@Base+0x2c2dc0>
    9f98:	bicsvc	pc, r2, pc, asr #8
    9f9c:			; <UNDEFINED> instruction: 0xf7f84620
    9fa0:	blmi	1884188 <error@@Base+0x1872fac>
    9fa4:	andsvs	r5, r8, fp, ror #17
    9fa8:	ble	ff953fb0 <error@@Base+0xff942dd4>
    9fac:	adc	sl, r9, r2, lsl #28
    9fb0:	stmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fb4:	stmiapl	fp!, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    9fb8:	blcs	2402c <error@@Base+0x12e50>
    9fbc:	ldmdami	ip, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    9fc0:	svcmi	0x005cae02
    9fc4:			; <UNDEFINED> instruction: 0x46314478
    9fc8:	strls	r4, [r2], #-1151	; 0xfffffb81
    9fcc:			; <UNDEFINED> instruction: 0xf9aef007
    9fd0:	ldmdacs	r0!, {r0, r6, fp, ip, sp}
    9fd4:	movwge	sp, #10345	; 0x2869
    9fd8:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    9fdc:			; <UNDEFINED> instruction: 0x47184413
    9fe0:	strdeq	r0, [r0], -r1
    9fe4:	andeq	r0, r0, fp, asr #1
    9fe8:	andeq	r0, r0, fp, asr #1
    9fec:	ldrdeq	r0, [r0], -r5
    9ff0:	andeq	r0, r0, fp, asr #1
    9ff4:	andeq	r0, r0, fp, asr #1
    9ff8:	andeq	r0, r0, fp, asr #1
    9ffc:	andeq	r0, r0, fp, asr #1
    a000:	andeq	r0, r0, fp, asr #1
    a004:	andeq	r0, r0, fp, asr #1
    a008:	andeq	r0, r0, fp, asr #1
    a00c:	andeq	r0, r0, fp, asr #1
    a010:	andeq	r0, r0, fp, asr #1
    a014:	andeq	r0, r0, fp, asr #1
    a018:			; <UNDEFINED> instruction: 0xffffffb9
    a01c:	andeq	r0, r0, fp, asr #1
    a020:	andeq	r0, r0, fp, asr #1
    a024:	andeq	r0, r0, fp, asr #1
    a028:	andeq	r0, r0, fp, asr #1
    a02c:	andeq	r0, r0, fp, asr #1
    a030:	andeq	r0, r0, fp, asr #1
    a034:	andeq	r0, r0, fp, asr #1
    a038:	andeq	r0, r0, fp, asr #1
    a03c:	andeq	r0, r0, fp, asr #1
    a040:	andeq	r0, r0, fp, asr #1
    a044:	andeq	r0, r0, fp, asr #1
    a048:	andeq	r0, r0, fp, asr #1
    a04c:	andeq	r0, r0, fp, asr #1
    a050:	andeq	r0, r0, fp, asr #1
    a054:	andeq	r0, r0, fp, asr #1
    a058:	andeq	r0, r0, fp, asr #1
    a05c:	andeq	r0, r0, fp, asr #1
    a060:	strdeq	r0, [r0], -r1
    a064:	andeq	r0, r0, fp, asr #1
    a068:	andeq	r0, r0, fp, asr #1
    a06c:	ldrdeq	r0, [r0], -r5
    a070:	andeq	r0, r0, fp, asr #1
    a074:	andeq	r0, r0, fp, asr #1
    a078:	andeq	r0, r0, fp, asr #1
    a07c:	andeq	r0, r0, fp, asr #1
    a080:	andeq	r0, r0, fp, asr #1
    a084:	andeq	r0, r0, fp, asr #1
    a088:	andeq	r0, r0, fp, asr #1
    a08c:	andeq	r0, r0, fp, asr #1
    a090:	andeq	r0, r0, fp, asr #1
    a094:	andeq	r0, r0, fp, asr #1
    a098:			; <UNDEFINED> instruction: 0xffffffb9
    a09c:	andeq	r0, r0, fp, asr #1
    a0a0:	andeq	r0, r0, r5, asr #1
    a0a4:			; <UNDEFINED> instruction: 0xf7f82000
    a0a8:	tstcs	r0, pc, ror #22	; <UNPREDICTABLE>
    a0ac:			; <UNDEFINED> instruction: 0xf0074638
    a0b0:			; <UNDEFINED> instruction: 0xe78df93d
    a0b4:	blmi	65c93c <error@@Base+0x64b760>
    a0b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a0bc:	blls	16412c <error@@Base+0x152f50>
    a0c0:	qsuble	r4, sl, r6
    a0c4:	andlt	r4, r7, r0, lsr #12
    a0c8:	ldrhtmi	lr, [r0], #141	; 0x8d
    a0cc:	svclt	0x006af7f7
    a0d0:	tstmi	r1, r0, asr #4	; <UNPREDICTABLE>
    a0d4:			; <UNDEFINED> instruction: 0xf7f74620
    a0d8:	blmi	506068 <error@@Base+0x4f4e8c>
    a0dc:	andcs	r2, r0, #-2147483648	; 0x80000000
    a0e0:	movwcs	r5, #2285	; 0x8ed
    a0e4:	eorvs	r9, r8, r0, lsl #2
    a0e8:	svc	0x00aef7f7
    a0ec:	svclt	0x00083101
    a0f0:	svccc	0x00fff1b0
    a0f4:			; <UNDEFINED> instruction: 0xf47f6828
    a0f8:			; <UNDEFINED> instruction: 0xf7f8af57
    a0fc:			; <UNDEFINED> instruction: 0xf04fe8dc
    a100:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    a104:	ldrtmi	r4, [r1], -sp, lsl #16
    a108:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    a10c:			; <UNDEFINED> instruction: 0xf866f007
    a110:			; <UNDEFINED> instruction: 0xf7f7e732
    a114:	svclt	0x0000ef82
    a118:	andeq	r0, r2, ip, lsr sp
    a11c:	muleq	r0, ip, r1
    a120:	andeq	r0, r2, r4, lsr #26
    a124:	andeq	r0, r2, r8, lsl sp
    a128:	andeq	r0, r0, r0, ror r1
    a12c:	andeq	r0, r0, r0, asr #4
    a130:	andeq	fp, r0, r4, asr #26
    a134:	andeq	fp, r0, r8, ror sp
    a138:	ldrdeq	r0, [r2], -ip
    a13c:	andeq	fp, r0, r6, ror ip
    a140:	blmi	ffc9cd0c <error@@Base+0xffc8bb30>
    a144:	push	{r1, r3, r4, r5, r6, sl, lr}
    a148:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    a14c:	ldclmi	8, cr5, [r0], #844	; 0x34c
    a150:			; <UNDEFINED> instruction: 0x9321681b
    a154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a158:			; <UNDEFINED> instruction: 0xf7fa9001
    a15c:	blmi	ffb88b10 <error@@Base+0xffb77934>
    a160:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    a164:	stmdacs	r0, {r4, r5, fp, sp, lr}
    a168:	tstcs	r1, r3, ror r0
    a16c:			; <UNDEFINED> instruction: 0xff26f001
    a170:	svccs	0x00006837
    a174:			; <UNDEFINED> instruction: 0xf7fad06d
    a178:	ldmdavs	r3!, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    a17c:	tstlt	fp, r5, lsl #12
    a180:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    a184:			; <UNDEFINED> instruction: 0xf100072b
    a188:	blls	6a4dc <error@@Base+0x59300>
    a18c:			; <UNDEFINED> instruction: 0xf0002b00
    a190:	stmdals	r1, {r0, r5, r6, r7, pc}
    a194:	cdp2	0, 15, cr15, cr2, cr1, {0}
    a198:	blx	fc8182 <error@@Base+0xfb6fa6>
    a19c:	stmdals	r1, {r7, r9, sl, lr}
    a1a0:			; <UNDEFINED> instruction: 0xff18f001
    a1a4:	andls	r4, r3, r5, lsl #12
    a1a8:	rsbsle	r2, r8, r0, lsl #16
    a1ac:			; <UNDEFINED> instruction: 0xf04f9801
    a1b0:	movwls	r3, #9215	; 0x23ff
    a1b4:			; <UNDEFINED> instruction: 0xff1af001
    a1b8:	strmi	r4, [r5], -r1, asr #13
    a1bc:	strmi	r4, [r3], r2, lsl #13
    a1c0:			; <UNDEFINED> instruction: 0xf04fb118
    a1c4:	strmi	r0, [r1], r0, lsl #20
    a1c8:	teqlt	pc, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    a1cc:			; <UNDEFINED> instruction: 0x46384bd2
    a1d0:	mvnscc	pc, pc, asr #32
    a1d4:	andsvs	r5, pc, r3, ror #17
    a1d8:	cdp2	0, 15, cr15, cr0, cr1, {0}
    a1dc:	strtmi	r9, [r9], -r1, lsl #16
    a1e0:			; <UNDEFINED> instruction: 0xf0016030
    a1e4:	stmdbls	r3, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a1e8:			; <UNDEFINED> instruction: 0xf0016830
    a1ec:	ldmdavs	r0!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a1f0:	cdp2	0, 13, cr15, cr14, cr1, {0}
    a1f4:	ldmdavs	r0!, {r0, r3, r6, r7, r8, r9, fp, lr}
    a1f8:			; <UNDEFINED> instruction: 0xf00158e1
    a1fc:	blmi	ff249d40 <error@@Base+0xff238b64>
    a200:	ldrbmi	r9, [r9], -r2, lsl #16
    a204:	stmiapl	r3!, {r0, r9, sp}^
    a208:			; <UNDEFINED> instruction: 0xf7fa601a
    a20c:			; <UNDEFINED> instruction: 0xf1bafc93
    a210:	eorle	r0, r5, r0, lsl #30
    a214:	stmiapl	r5!, {r0, r1, r6, r7, r8, r9, fp, lr}^
    a218:	strcs	r4, [r1, -r3, asr #23]
    a21c:			; <UNDEFINED> instruction: 0xf8d658e6
    a220:			; <UNDEFINED> instruction: 0xf0069000
    a224:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    a228:	blcs	2230c <error@@Base+0x11130>
    a22c:			; <UNDEFINED> instruction: 0x4640d15d
    a230:	mrc	7, 5, APSR_nzcv, cr10, cr7, {7}
    a234:	movwls	r2, #4864	; 0x1300
    a238:	blmi	fed1cd30 <error@@Base+0xfed0bb54>
    a23c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a240:	blls	8642b0 <error@@Base+0x8530d4>
    a244:			; <UNDEFINED> instruction: 0xf040405a
    a248:	stmdals	r1, {r0, r1, r2, r3, r6, r8, pc}
    a24c:	pop	{r0, r1, r5, ip, sp, pc}
    a250:	blls	6e218 <error@@Base+0x5d03c>
    a254:	blcs	13e5c <error@@Base+0x2c80>
    a258:	movwcs	sp, #411	; 0x19b
    a25c:	strb	r9, [fp, r1, lsl #6]!
    a260:	stmiapl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
    a264:	blmi	febe42cc <error@@Base+0xfebd30f0>
    a268:	tstlt	r8, r5, ror #17
    a26c:	blcs	24320 <error@@Base+0x13144>
    a270:	adchi	pc, r3, r0, asr #32
    a274:	mulcc	r0, r9, r8
    a278:	cmnle	r3, sp, lsr #22
    a27c:	mulcc	r1, r9, r8
    a280:	cmnle	pc, r0, lsl #22
    a284:	stmiapl	r6!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
    a288:	blcs	2435c <error@@Base+0x13180>
    a28c:			; <UNDEFINED> instruction: 0xf04fd0c4
    a290:			; <UNDEFINED> instruction: 0xf7fc4080
    a294:	ldmdavs	r0!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a298:	blx	f48294 <error@@Base+0xf370b8>
    a29c:	stmibmi	r6!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a2a0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a2a4:	mrc	7, 2, APSR_nzcv, cr8, cr7, {7}
    a2a8:	cmnle	pc, r0, lsl #16
    a2ac:	stmibmi	r3!, {r0, r6, r7, r9, sl, lr}
    a2b0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a2b4:	mrc	7, 2, APSR_nzcv, cr0, cr7, {7}
    a2b8:	rsbsle	r2, r5, r0, lsl #16
    a2bc:	strbmi	r4, [r8], -r0, lsr #19
    a2c0:			; <UNDEFINED> instruction: 0xf7f74479
    a2c4:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    a2c8:	addshi	pc, r9, r0
    a2cc:			; <UNDEFINED> instruction: 0x4648499d
    a2d0:			; <UNDEFINED> instruction: 0xf7f74479
    a2d4:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    a2d8:	adchi	pc, ip, r0, asr #32
    a2dc:	beq	246420 <error@@Base+0x235244>
    a2e0:	mvnscc	pc, #79	; 0x4f
    a2e4:	movwls	r4, #9939	; 0x26d3
    a2e8:			; <UNDEFINED> instruction: 0xf007e76f
    a2ec:			; <UNDEFINED> instruction: 0xf004fa07
    a2f0:			; <UNDEFINED> instruction: 0xf008f823
    a2f4:	ldmibmi	r4, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    a2f8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a2fc:	mcr	7, 1, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a300:	ldmibmi	r2, {r4, r5, r8, ip, sp, pc}
    a304:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a308:	mcr	7, 1, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a30c:	cmnle	lr, r0, lsl #16
    a310:	svceq	0x0000f1b9
    a314:	blmi	fe3be948 <error@@Base+0xfe3ad76c>
    a318:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    a31c:	vstrle	d2, [r6]
    a320:	stmdbge	r4, {r2, r3, r7, fp, lr}
    a324:	andshi	pc, r0, sp, asr #17
    a328:			; <UNDEFINED> instruction: 0xf0064478
    a32c:			; <UNDEFINED> instruction: 0xe77eff57
    a330:			; <UNDEFINED> instruction: 0xf0014638
    a334:	stmdacs	r1, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    a338:	svcge	0x0027f73f
    a33c:			; <UNDEFINED> instruction: 0xf0014638
    a340:	blmi	1d897cc <error@@Base+0x1d785f0>
    a344:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    a348:	blcs	30f54 <error@@Base+0x1fd78>
    a34c:	svcge	0x0021f47f
    a350:	addle	r2, r2, r0, lsl #30
    a354:			; <UNDEFINED> instruction: 0xf04f4638
    a358:			; <UNDEFINED> instruction: 0xf00131ff
    a35c:	movwcs	pc, #3631	; 0xe2f	; <UNPREDICTABLE>
    a360:	strb	r9, [r9, -r1, lsl #6]!
    a364:	strbmi	sl, [r9], -r6, lsl #20
    a368:			; <UNDEFINED> instruction: 0xf7f72003
    a36c:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    a370:	blmi	1e7e998 <error@@Base+0x1e6d7bc>
    a374:			; <UNDEFINED> instruction: 0x671ee9dd
    a378:	stmiapl	r0!, {r3, r4, r5, r6, r8, fp, lr}^
    a37c:	movwcs	lr, #27101	; 0x69dd
    a380:	strvs	lr, [r0, -r0, asr #19]
    a384:	stmib	r1, {r0, r5, r6, fp, ip, lr}^
    a388:	ldrb	r2, [fp, -r0, lsl #6]!
    a38c:			; <UNDEFINED> instruction: 0x46404974
    a390:			; <UNDEFINED> instruction: 0xf7f74479
    a394:	ldmiblt	r8, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    a398:	mulcc	r0, r8, r8
    a39c:	blcs	b5bea8 <error@@Base+0xb4accc>
    a3a0:			; <UNDEFINED> instruction: 0xf898d12d
    a3a4:	bllt	14d63b0 <error@@Base+0x14c51d4>
    a3a8:			; <UNDEFINED> instruction: 0xf04f4b6e
    a3ac:			; <UNDEFINED> instruction: 0xf04f0a00
    a3b0:	ldrbtmi	r0, [fp], #-2818	; 0xfffff4fe
    a3b4:	movwls	r6, #10267	; 0x281b
    a3b8:			; <UNDEFINED> instruction: 0xf7ffe707
    a3bc:	ldrb	pc, [r9, -fp, asr #27]	; <UNPREDICTABLE>
    a3c0:	stmdbge	r2, {r0, r1, r9, fp, sp, pc}
    a3c4:			; <UNDEFINED> instruction: 0xf0004640
    a3c8:			; <UNDEFINED> instruction: 0xf898fecf
    a3cc:	blls	f23d4 <error@@Base+0xe11f8>
    a3d0:	svclt	0x00141e05
    a3d4:	strbmi	r4, [r1], r9, lsr #13
    a3d8:	beq	b86ac8 <error@@Base+0xb758ec>
    a3dc:			; <UNDEFINED> instruction: 0xf898bf08
    a3e0:	blcs	323ec <error@@Base+0x21210>
    a3e4:	svcge	0x0063f43f
    a3e8:	bleq	1c652c <error@@Base+0x1b5350>
    a3ec:	svceq	0x0000f1ba
    a3f0:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    a3f4:	beq	46538 <error@@Base+0x3535c>
    a3f8:	bleq	14653c <error@@Base+0x135360>
    a3fc:			; <UNDEFINED> instruction: 0xf04fe6e5
    a400:			; <UNDEFINED> instruction: 0xf04f33ff
    a404:			; <UNDEFINED> instruction: 0xf04f0a00
    a408:	movwls	r0, #11024	; 0x2b10
    a40c:			; <UNDEFINED> instruction: 0x4640e6dd
    a410:	blx	d4641a <error@@Base+0xd3523e>
    a414:			; <UNDEFINED> instruction: 0x463a4b54
    a418:	strmi	r5, [r5], -r3, ror #17
    a41c:	ldmdavs	r8, {r0, r9, sl, lr}
    a420:			; <UNDEFINED> instruction: 0xfff2f7fb
    a424:			; <UNDEFINED> instruction: 0xf7f74628
    a428:			; <UNDEFINED> instruction: 0xf1b9edc0
    a42c:			; <UNDEFINED> instruction: 0xf47f0f00
    a430:			; <UNDEFINED> instruction: 0xe770aefe
    a434:			; <UNDEFINED> instruction: 0xf0014648
    a438:	pkhbtmi	pc, r3, sp, lsl #16	; <UNPREDICTABLE>
    a43c:	tstlt	r0, #4
    a440:	stmdbge	r4, {r1, r3, r6, fp, lr}
    a444:			; <UNDEFINED> instruction: 0xf0064478
    a448:	stmdals	r4, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a44c:	stc	7, cr15, [ip, #988]!	; 0x3dc
    a450:	stmdals	r3, {r0, r2, r4, r6, r8, ip, sp, pc}
    a454:			; <UNDEFINED> instruction: 0xf7f7b108
    a458:	strtmi	lr, [r8], -r8, asr #30
    a45c:			; <UNDEFINED> instruction: 0xf0004641
    a460:	strtmi	pc, [r8], -fp, ror #30
    a464:	stc	7, cr15, [r0, #988]!	; 0x3dc
    a468:			; <UNDEFINED> instruction: 0xf0019801
    a46c:	strbmi	pc, [r0], -fp, lsl #25	; <UNPREDICTABLE>
    a470:	ldc	7, cr15, [sl, #988]	; 0x3dc
    a474:	adcsmi	r9, fp, #1024	; 0x400
    a478:			; <UNDEFINED> instruction: 0x4638d032
    a47c:			; <UNDEFINED> instruction: 0xf962f000
    a480:	movwls	r2, #4865	; 0x1301
    a484:			; <UNDEFINED> instruction: 0x4601e6d8
    a488:			; <UNDEFINED> instruction: 0xf7f74648
    a48c:	stmdacs	r0, {r3, r9, sl, fp, sp, lr, pc}
    a490:	blle	aee4a0 <error@@Base+0xadd2c4>
    a494:	stmiapl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
    a498:	ldrdge	pc, [r0], -r3
    a49c:	svceq	0x0000f1ba
    a4a0:	ldrbmi	sp, [sl], r3
    a4a4:	bleq	865e8 <error@@Base+0x7540c>
    a4a8:	stmdals	r1, {r0, r1, r2, r3, r7, r9, sl, sp, lr, pc}
    a4ac:	stc2	0, cr15, [r4, #4]
    a4b0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a4b4:	stmdals	r2, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a4b8:	stc2	0, cr15, [ip]
    a4bc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a4c0:	stmdami	ip!, {r4, r5, r6, r7, ip, lr, pc}
    a4c4:			; <UNDEFINED> instruction: 0xf8cda904
    a4c8:	ldrbtmi	r8, [r8], #-16
    a4cc:			; <UNDEFINED> instruction: 0xff2ef006
    a4d0:	eoreq	pc, r0, r0, lsr #32
    a4d4:	rscle	r2, r4, r9, asr r8
    a4d8:			; <UNDEFINED> instruction: 0xf7f79802
    a4dc:	ldr	lr, [r7, ip, ror #29]!
    a4e0:			; <UNDEFINED> instruction: 0xf7f82001
    a4e4:			; <UNDEFINED> instruction: 0xe7c8f951
    a4e8:	ldc	7, cr15, [r6, #988]	; 0x3dc
    a4ec:			; <UNDEFINED> instruction: 0xf0064640
    a4f0:	stmdbge	r4, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a4f4:	stmdami	r0!, {r0, r1, r9, sl, lr}
    a4f8:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    a4fc:	cdp2	0, 6, cr15, cr14, cr6, {0}
    a500:			; <UNDEFINED> instruction: 0xf7f79804
    a504:	sbfx	lr, r2, #26, #4
    a508:	andeq	r0, r2, r0, asr fp
    a50c:	muleq	r0, ip, r1
    a510:	andeq	r0, r2, r4, lsr fp
    a514:	andeq	r0, r0, r4, asr r1
    a518:	andeq	r0, r0, r0, ror r2
    a51c:	andeq	r0, r0, r4, lsr #3
    a520:	andeq	r0, r0, r4, ror #4
    a524:	andeq	r0, r0, r4, ror #3
    a528:	andeq	r0, r0, r0, asr #3
    a52c:	andeq	r0, r2, r8, asr sl
    a530:	andeq	r0, r0, ip, asr #4
    a534:	andeq	r0, r0, r0, lsr #5
    a538:			; <UNDEFINED> instruction: 0x0000aeb6
    a53c:	andeq	sl, r0, sl, ror #29
    a540:	ldrdeq	fp, [r0], -r8
    a544:	andeq	sl, r0, r8, lsl #29
    a548:	andeq	sl, r0, lr, asr lr
    a54c:	muleq	r0, r2, sl
    a550:	andeq	r0, r0, ip, lsr r2
    a554:	andeq	r0, r1, r0, ror #1
    a558:	andeq	r0, r0, r8, lsl r2
    a55c:	andeq	r0, r0, r4, lsr r2
    a560:	andeq	fp, r0, r8, lsl #20
    a564:			; <UNDEFINED> instruction: 0x000238be
    a568:	andeq	r0, r0, ip, lsr #3
    a56c:	andeq	pc, r0, r4, asr #31
    a570:	andeq	r0, r0, r0, asr r2
    a574:	andeq	fp, r0, r6, ror #17
    a578:	andeq	pc, r0, lr, lsl #30
    a57c:	bmi	15d194 <error@@Base+0x14bfb8>
    a580:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a584:	addmi	r6, r3, #1769472	; 0x1b0000
    a588:	ldrb	sp, [r9]
    a58c:	ldrbmi	r2, [r0, -r0]!
    a590:	andeq	r0, r2, r4, lsl r7
    a594:	andeq	r0, r0, r4, asr r1
    a598:	bmi	29d1c4 <error@@Base+0x28bfe8>
    a59c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    a5a0:	stmdavs	r1!, {r2, r3, r4, r7, fp, ip, lr}
    a5a4:			; <UNDEFINED> instruction: 0xf001b138
    a5a8:	stmdavs	r3!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    a5ac:	andle	r4, r4, r3, lsl #5
    a5b0:			; <UNDEFINED> instruction: 0x4010e8bd
    a5b4:	stmdbcs	r0, {r2, r6, r7, r8, sl, sp, lr, pc}
    a5b8:	strdcs	sp, [r0], -sl
    a5bc:	svclt	0x0000bd10
    a5c0:	strdeq	r0, [r2], -r8
    a5c4:	andeq	r0, r0, r4, asr r1
    a5c8:	blmi	2b79f0 <error@@Base+0x2a6814>
    a5cc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a5d0:	mcr	7, 2, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a5d4:	stmdami	r8, {r3, r5, r8, fp, ip, sp, pc}
    a5d8:			; <UNDEFINED> instruction: 0x4008e8bd
    a5dc:			; <UNDEFINED> instruction: 0xf7ff4478
    a5e0:	stmdami	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    a5e4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    a5e8:	ldc2l	0, cr15, [r8, #24]!
    a5ec:			; <UNDEFINED> instruction: 0xf7f82000
    a5f0:	ldrb	pc, [r0, fp, asr #17]!	; <UNPREDICTABLE>
    a5f4:	andeq	r3, r2, r4, lsr #13
    a5f8:	andeq	sl, r0, r0, asr #23
    a5fc:	strdeq	fp, [r0], -r6
    a600:	mvnsmi	lr, sp, lsr #18
    a604:			; <UNDEFINED> instruction: 0xf8df4605
    a608:			; <UNDEFINED> instruction: 0x460e8058
    a60c:	ldrbtmi	r4, [r8], #1559	; 0x617
    a610:			; <UNDEFINED> instruction: 0xf001e00d
    a614:	vmovcc.16	d17[1], pc
    a618:			; <UNDEFINED> instruction: 0x46044b12
    a61c:	blmi	4bf664 <error@@Base+0x4ae488>
    a620:			; <UNDEFINED> instruction: 0xf858b1dc
    a624:	strtmi	r3, [r5], -r3
    a628:			; <UNDEFINED> instruction: 0x079b681b
    a62c:	svccs	0x0001d115
    a630:	rscle	r4, lr, r8, lsr #12
    a634:	blx	fff46642 <error@@Base+0xfff35466>
    a638:	blmi	299e44 <error@@Base+0x288c68>
    a63c:	strble	r4, [lr, #1540]!	; 0x604
    a640:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a644:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    a648:	mulle	r3, sp, r2
    a64c:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    a650:	mvnle	r2, r0, lsl #16
    a654:	ldmfd	sp!, {sp}
    a658:	strdcs	r8, [r1], -r0
    a65c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a660:	andeq	r0, r2, r6, lsl #13
    a664:	andeq	r0, r0, r4, asr r1
    a668:			; <UNDEFINED> instruction: 0x000001bc
    a66c:	strmi	r4, [r1], -r5, lsl #22
    a670:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    a674:	andcs	r4, r1, #4, 24	; 0x400
    a678:			; <UNDEFINED> instruction: 0xf85d591b
    a67c:	ldmdavs	r8, {r2, r8, r9, fp, lr}
    a680:	svclt	0x0000e7be
    a684:	andeq	r0, r2, r2, lsr #12
    a688:	andeq	r0, r0, r4, asr r1
    a68c:			; <UNDEFINED> instruction: 0xf001b510
    a690:	blmi	249674 <error@@Base+0x238498>
    a694:	hvclt	1099	; 0x44b
    a698:	andcs	r4, r1, #1792	; 0x700
    a69c:	ldrmi	r2, [r1], -r0
    a6a0:	pop	{r0, r1, r3, r4, r8, fp, ip, lr}
    a6a4:	andsvs	r4, r8, r0, lsl r0
    a6a8:	pop	{r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a6ac:			; <UNDEFINED> instruction: 0xf7ff4010
    a6b0:	svclt	0x0000bf8b
    a6b4:	andeq	r0, r2, r0, lsl #12
    a6b8:	andeq	r0, r0, r4, asr r1
    a6bc:	strmi	r4, [r1], -r5, lsl #22
    a6c0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    a6c4:			; <UNDEFINED> instruction: 0xf04f4c04
    a6c8:	ldmdbpl	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    a6cc:	blmi	148848 <error@@Base+0x13766c>
    a6d0:			; <UNDEFINED> instruction: 0xe7956818
    a6d4:	ldrdeq	r0, [r2], -r2
    a6d8:	andeq	r0, r0, r4, asr r1
    a6dc:	andcs	r4, r0, r6, lsl #22
    a6e0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    a6e4:			; <UNDEFINED> instruction: 0xf04f4c05
    a6e8:	strdcs	r3, [r1, -pc]
    a6ec:			; <UNDEFINED> instruction: 0xf85d591b
    a6f0:	andsvs	r4, r8, r4, lsl #22
    a6f4:	svclt	0x0000e784
    a6f8:			; <UNDEFINED> instruction: 0x000205b2
    a6fc:	andeq	r0, r0, r4, asr r1
    a700:	strcs	fp, [r0], #-1392	; 0xfffffa90
    a704:	strmi	r4, [r5], -sp, lsl #28
    a708:	and	r4, r3, lr, ror r4
    a70c:	ldc2	0, cr15, [sl], #-4
    a710:	andle	r4, r7, r8, lsr #5
    a714:			; <UNDEFINED> instruction: 0xf0014620
    a718:			; <UNDEFINED> instruction: 0x4604fb7b
    a71c:	mvnsle	r2, r0, lsl #16
    a720:	ldcllt	0, cr2, [r0, #-4]!
    a724:	ldmpl	r3!, {r1, r2, r8, r9, fp, lr}^
    a728:	addsmi	r6, ip, #1769472	; 0x1b0000
    a72c:	strtmi	sp, [r0], -r3
    a730:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a734:	andcs	lr, r0, r4, lsl #10
    a738:	svclt	0x0000bd70
    a73c:	andeq	r0, r2, ip, lsl #11
    a740:	andeq	r0, r0, r4, asr r1
    a744:			; <UNDEFINED> instruction: 0x4604b5f8
    a748:	ldrbtmi	r4, [pc], #-3862	; a750 <pclose@plt+0x846c>
    a74c:			; <UNDEFINED> instruction: 0xf04fb118
    a750:			; <UNDEFINED> instruction: 0xf00131ff
    a754:			; <UNDEFINED> instruction: 0x4620fc33
    a758:	blx	16c6766 <error@@Base+0x16b558a>
    a75c:	strtmi	r4, [r0], -r5, lsl #12
    a760:	blx	19c676e <error@@Base+0x19b5592>
    a764:	ldmpl	fp!, {r4, r8, r9, fp, lr}^
    a768:	addsmi	r6, ip, #1769472	; 0x1b0000
    a76c:	andsle	r4, r7, r6, lsl #12
    a770:			; <UNDEFINED> instruction: 0xf7ff4620
    a774:	orrslt	pc, r8, r5, ror #25
    a778:	strtmi	fp, [r8], -sp, lsr #2
    a77c:	tstcs	r0, r1, lsl #4
    a780:			; <UNDEFINED> instruction: 0xff3ef7ff
    a784:	teqlt	r6, r0, ror #2
    a788:			; <UNDEFINED> instruction: 0xf04f4630
    a78c:	strdcs	r3, [r0, -pc]
    a790:			; <UNDEFINED> instruction: 0xff36f7ff
    a794:	pop	{r5, r8, ip, sp, pc}
    a798:	strdcs	r4, [r1], -r8
    a79c:	svclt	0x00f4f7f7
    a7a0:	svclt	0x0000bdf8
    a7a4:	andeq	r0, r2, sl, asr #10
    a7a8:	andeq	r0, r0, r4, asr r1
    a7ac:	bmi	111ccc0 <error@@Base+0x110bae4>
    a7b0:	blmi	111b99c <error@@Base+0x110a7c0>
    a7b4:	svcmi	0x00f0e92d
    a7b8:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
    a7bc:			; <UNDEFINED> instruction: 0x4604447b
    a7c0:	andls	r6, r7, #1179648	; 0x120000
    a7c4:	andeq	pc, r0, #79	; 0x4f
    a7c8:			; <UNDEFINED> instruction: 0xf8534a3f
    a7cc:			; <UNDEFINED> instruction: 0xf8daa002
    a7d0:	movwls	r3, #4096	; 0x1000
    a7d4:			; <UNDEFINED> instruction: 0x4618b133
    a7d8:			; <UNDEFINED> instruction: 0xf0012101
    a7dc:			; <UNDEFINED> instruction: 0xf8dafbef
    a7e0:	movwls	r3, #4096	; 0x1000
    a7e4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    a7e8:	strtmi	r2, [r1], -r0, lsl #14
    a7ec:			; <UNDEFINED> instruction: 0x4648463d
    a7f0:			; <UNDEFINED> instruction: 0xf7ffae05
    a7f4:	ldrtmi	pc, [r9], -pc, ror #21	; <UNPREDICTABLE>
    a7f8:			; <UNDEFINED> instruction: 0xf7ff4648
    a7fc:	strmi	pc, [r7], -fp, asr #22
    a800:			; <UNDEFINED> instruction: 0xf000b320
    a804:	strcs	pc, [r0], #-2951	; 0xfffff479
    a808:	ldrtmi	r4, [r0], -r0, lsl #13
    a80c:			; <UNDEFINED> instruction: 0xf7ff4641
    a810:	and	pc, sl, r1, ror #21
    a814:			; <UNDEFINED> instruction: 0xf8c2f000
    a818:			; <UNDEFINED> instruction: 0xf7ff4683
    a81c:	b	158a318 <error@@Base+0x157913c>
    a820:	eorle	r0, lr, r0, lsl #6
    a824:			; <UNDEFINED> instruction: 0xf7f74658
    a828:	strtmi	lr, [r1], -r0, asr #23
    a82c:			; <UNDEFINED> instruction: 0xf7ff4630
    a830:			; <UNDEFINED> instruction: 0x4604fb31
    a834:	mvnle	r2, r0, lsl #16
    a838:			; <UNDEFINED> instruction: 0xf7f74640
    a83c:			; <UNDEFINED> instruction: 0x4639ebb6
    a840:			; <UNDEFINED> instruction: 0xf7ff4648
    a844:	strmi	pc, [r7], -r7, lsr #22
    a848:	bicsle	r2, sl, r0, lsl #16
    a84c:			; <UNDEFINED> instruction: 0xf8dab335
    a850:	strtmi	r1, [r8], -r0
    a854:	blx	6c6862 <error@@Base+0x6b5686>
    a858:	ldrdcc	pc, [r0], -sl
    a85c:	stmdals	r1, {r0, r1, r7, r9, lr}
    a860:			; <UNDEFINED> instruction: 0xf7ffd015
    a864:	strtmi	pc, [r8], -pc, ror #30
    a868:	mrc2	7, 4, pc, cr6, cr15, {7}
    a86c:	blmi	51d0d0 <error@@Base+0x50bef4>
    a870:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a874:	blls	1e48e4 <error@@Base+0x1d3708>
    a878:	tstle	ip, sl, asr r0
    a87c:	pop	{r0, r3, ip, sp, pc}
    a880:			; <UNDEFINED> instruction: 0xf8da8ff0
    a884:			; <UNDEFINED> instruction: 0xf0010000
    a888:			; <UNDEFINED> instruction: 0x4605fb79
    a88c:	orrlt	lr, r0, sl, asr #15
    a890:	mvnscc	pc, pc, asr #32
    a894:	blx	fe4c68a2 <error@@Base+0xfe4b56c6>
    a898:			; <UNDEFINED> instruction: 0xe7e74638
    a89c:	andcs	r9, r1, r1, lsl #22
    a8a0:	rscle	r2, r3, r0, lsl #22
    a8a4:			; <UNDEFINED> instruction: 0xf04f4618
    a8a8:			; <UNDEFINED> instruction: 0xf00131ff
    a8ac:	andcs	pc, r1, r7, lsl #23
    a8b0:	stmdals	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a8b4:			; <UNDEFINED> instruction: 0xf7f7e7da
    a8b8:	svclt	0x0000ebb0
    a8bc:	andeq	r0, r2, r4, ror #9
    a8c0:	muleq	r0, ip, r1
    a8c4:	ldrdeq	r0, [r2], -r8
    a8c8:	andeq	r0, r0, r4, asr r1
    a8cc:	andeq	r0, r2, r4, lsr #8
    a8d0:	blmi	277db8 <error@@Base+0x266bdc>
    a8d4:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
    a8d8:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
    a8dc:			; <UNDEFINED> instruction: 0x4620b13c
    a8e0:			; <UNDEFINED> instruction: 0xf0012101
    a8e4:	stmdavs	ip!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    a8e8:			; <UNDEFINED> instruction: 0xf7ffb10c
    a8ec:	strtmi	pc, [r0], -r9, lsl #20
    a8f0:	ldrhtmi	lr, [r8], -sp
    a8f4:	svclt	0x0026f7ff
    a8f8:			; <UNDEFINED> instruction: 0x000203be
    a8fc:	andeq	r0, r0, r4, asr r1
    a900:	cfstr32mi	mvfx11, [r8], {16}
    a904:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    a908:	ldfltd	f3, [r0, #-0]
    a90c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    a910:			; <UNDEFINED> instruction: 0xf89af7ff
    a914:	eorvs	fp, r0, r8, lsl #2
    a918:	blmi	139d60 <error@@Base+0x128b84>
    a91c:	eorvs	r4, r3, fp, ror r4
    a920:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    a924:	andeq	r3, r2, r0, ror r3
    a928:	andeq	fp, r0, r6, lsl r5
    a92c:	andeq	fp, r0, ip, ror #9
    a930:	mvnsmi	lr, #737280	; 0xb4000
    a934:	strmi	r2, [r0], r1, lsl #2
    a938:			; <UNDEFINED> instruction: 0xf7f72064
    a93c:			; <UNDEFINED> instruction: 0x2764ff5d
    a940:	strmi	r4, [r6], -r5, lsl #12
    a944:			; <UNDEFINED> instruction: 0xf805e001
    a948:	strbmi	r4, [r0], -r1, lsl #22
    a94c:	stc	7, cr15, [ip], #988	; 0x3dc
    a950:	vaddne.f64	d17, d27, d26
    a954:	svccc	0x00fff1b0
    a958:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a95c:	svclt	0x000c4604
    a960:	tstcs	r0, r1, lsl #2
    a964:	addsmi	sp, sl, #21
    a968:	rsbseq	sp, pc, sp, ror #23
    a96c:	tstcs	r1, r9, lsr #32
    a970:			; <UNDEFINED> instruction: 0xf7f74638
    a974:	ldrtmi	pc, [r1], -r1, asr #30	; <UNPREDICTABLE>
    a978:			; <UNDEFINED> instruction: 0xf7f74681
    a97c:			; <UNDEFINED> instruction: 0x4630eb7e
    a980:			; <UNDEFINED> instruction: 0xf7f7464e
    a984:			; <UNDEFINED> instruction: 0x4648eb12
    a988:	bl	ff2c896c <error@@Base+0xff2b7790>
    a98c:	streq	lr, [r0, #-2825]	; 0xfffff4f7
    a990:	movwcs	lr, #2009	; 0x7d9
    a994:	eorvc	r4, fp, r0, lsr r6
    a998:	mvnshi	lr, #12386304	; 0xbd0000
    a99c:	mvnsmi	lr, sp, lsr #18
    a9a0:			; <UNDEFINED> instruction: 0xf7f74604
    a9a4:			; <UNDEFINED> instruction: 0x2101ebbe
    a9a8:	ldrbtmi	r4, [pc], #-3880	; a9b0 <pclose@plt+0x86cc>
    a9ac:			; <UNDEFINED> instruction: 0xf7f74408
    a9b0:	blmi	a0a644 <error@@Base+0x9f9468>
    a9b4:	ldmpl	fp!, {r1, r5, fp, ip, sp, lr}^
    a9b8:	addsmi	r7, sl, #1769472	; 0x1b0000
    a9bc:	tstle	sl, r6, lsl #12
    a9c0:	strcc	r7, [r1], #-2147	; 0xfffff79d
    a9c4:	eorsle	r2, pc, r0, lsl #22
    a9c8:	strmi	r4, [r5], -r2, lsr #20
    a9cc:			; <UNDEFINED> instruction: 0xe00558b8
    a9d0:			; <UNDEFINED> instruction: 0xf8057821
    a9d4:	mrrcne	11, 0, r1, r4, cr1
    a9d8:	teqlt	fp, r3, asr r8
    a9dc:	strtmi	r7, [r2], -r1, lsl #16
    a9e0:			; <UNDEFINED> instruction: 0xd1f54299
    a9e4:	stclne	8, cr7, [r2], #-388	; 0xfffffe7c
    a9e8:	rscsle	r4, r2, fp, lsl #5
    a9ec:	ldrtmi	r2, [r0], -r0, lsl #6
    a9f0:	pop	{r0, r1, r3, r5, ip, sp, lr}
    a9f4:	ldmdami	r8, {r4, r5, r6, r7, r8, pc}
    a9f8:			; <UNDEFINED> instruction: 0xf7ff4478
    a9fc:	strmi	pc, [r0], r5, lsr #16
    aa00:			; <UNDEFINED> instruction: 0xf7f7b1e8
    aa04:	strmi	lr, [r7], -lr, lsl #23
    aa08:	ldrtmi	r7, [r5], -r3, lsr #16
    aa0c:	rscle	r2, sp, r0, lsl #22
    aa10:	ldrtmi	r4, [sl], -r0, lsr #12
    aa14:	strtmi	r4, [r3], -r1, asr #12
    aa18:			; <UNDEFINED> instruction: 0xf7f7b127
    aa1c:			; <UNDEFINED> instruction: 0x4623ec34
    aa20:	stmibne	r3!, {r8, fp, ip, sp, pc}^
    aa24:			; <UNDEFINED> instruction: 0xf814461c
    aa28:			; <UNDEFINED> instruction: 0xf8052b01
    aa2c:	ldmdavc	fp, {r0, r8, r9, fp, sp}^
    aa30:	mvnle	r2, r0, lsl #22
    aa34:	ldrtmi	r2, [r0], -r0, lsl #6
    aa38:	pop	{r0, r1, r3, r5, ip, sp, lr}
    aa3c:			; <UNDEFINED> instruction: 0xf8df81f0
    aa40:	smladcs	r1, ip, r0, r8
    aa44:			; <UNDEFINED> instruction: 0xe7df44f8
    aa48:	strb	r4, [pc, r5, lsl #12]
    aa4c:	andeq	r0, r2, sl, ror #5
    aa50:	andeq	r0, r0, r4, lsr #4
    aa54:	andeq	r0, r0, r4, asr #4
    aa58:	andeq	fp, r0, r0, asr #8
    aa5c:	strdeq	fp, [r0], -r0
    aa60:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    aa64:			; <UNDEFINED> instruction: 0xf7fe4478
    aa68:	smlattlt	r0, pc, pc, pc	; <UNPREDICTABLE>
    aa6c:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    aa70:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    aa74:	ldrdeq	fp, [r0], -r4
    aa78:	andeq	fp, r0, r4, asr #7
    aa7c:	svcmi	0x00f0e92d
    aa80:	stmdami	r9, {r2, r9, sl, lr}^
    aa84:			; <UNDEFINED> instruction: 0xf8dfb089
    aa88:	ldrbtmi	r9, [r8], #-292	; 0xfffffedc
    aa8c:			; <UNDEFINED> instruction: 0xffdcf7fe
    aa90:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    aa94:	addhi	pc, r1, r0
    aa98:			; <UNDEFINED> instruction: 0xf7f74680
    aa9c:	strmi	lr, [r6], -r2, asr #22
    aaa0:			; <UNDEFINED> instruction: 0xf8949007
    aaa4:			; <UNDEFINED> instruction: 0xf1baa000
    aaa8:	subsle	r0, r2, r0, lsl #30
    aaac:	strcs	r4, [r0, #-2112]	; 0xfffff7c0
    aab0:	strtmi	r9, [r7], -r6, lsl #10
    aab4:	bleq	86bf8 <error@@Base+0x75a1c>
    aab8:	andcc	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    aabc:	and	r9, r6, r5, lsl #6
    aac0:	ldrmi	r9, [fp], #2823	; 0xb07
    aac4:	svcge	0x0001f817
    aac8:	svceq	0x0000f1ba
    aacc:	blls	17eb50 <error@@Base+0x16d974>
    aad0:	bleq	86f04 <error@@Base+0x75d28>
    aad4:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    aad8:	ldrbmi	r7, [r0, #-2072]	; 0xfffff7e8
    aadc:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    aae0:			; <UNDEFINED> instruction: 0xf859d005
    aae4:	stmdavc	r0, {r2, r3}
    aae8:	svclt	0x00084550
    aaec:			; <UNDEFINED> instruction: 0xf7ff2501
    aaf0:	ldrbmi	pc, [r1], -r7, lsl #30	; <UNPREDICTABLE>
    aaf4:	bl	6c8ad8 <error@@Base+0x6b78fc>
    aaf8:	rscle	r2, r3, r0, lsl #16
    aafc:	bicsle	r2, pc, r0, lsl #28
    ab00:	svcge	0x0001f817
    ab04:	movwls	r2, #25345	; 0x6301
    ab08:	svceq	0x0000f1ba
    ab0c:	blls	1bf290 <error@@Base+0x1ae0b4>
    ab10:	ldmiblt	r5, {r0, r1, r3, r8, r9, ip, sp, pc}^
    ab14:			; <UNDEFINED> instruction: 0xf7f74620
    ab18:	tstcs	r1, r4, lsl #22
    ab1c:	strtmi	r1, [r8], -r5, asr #25
    ab20:	mcr2	7, 3, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    ab24:	strtmi	r4, [r9], -r3, lsr #22
    ab28:			; <UNDEFINED> instruction: 0xf8594d23
    ab2c:	ldrbtmi	r2, [sp], #-3
    ab30:			; <UNDEFINED> instruction: 0xf04f9402
    ab34:	ldmdavc	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    ab38:	strls	r2, [r3], #-513	; 0xfffffdff
    ab3c:	stmdavc	r6!, {r0, r2, sl, fp, ip, pc}
    ab40:	strpl	lr, [r0], -sp, asr #19
    ab44:			; <UNDEFINED> instruction: 0xf7f74682
    ab48:			; <UNDEFINED> instruction: 0x4650ebbc
    ab4c:	pop	{r0, r3, ip, sp, pc}
    ab50:			; <UNDEFINED> instruction: 0xf04f8ff0
    ab54:	ldrbmi	r0, [r8], -r1, lsl #22
    ab58:			; <UNDEFINED> instruction: 0xf7f72101
    ab5c:	stmdavc	r7!, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    ab60:	strmi	r4, [r5], -r2, lsl #13
    ab64:			; <UNDEFINED> instruction: 0xf7ffb19f
    ab68:	ldrtmi	pc, [r9], -fp, asr #29	; <UNPREDICTABLE>
    ab6c:	b	ff7c8b50 <error@@Base+0xff7b7974>
    ab70:	strmi	r4, [r3], -r1, asr #12
    ab74:	tstlt	r3, r8, lsr #12
    ab78:	b	1fc8b5c <error@@Base+0x1fb7980>
    ab7c:			; <UNDEFINED> instruction: 0xf81419a8
    ab80:	strmi	r3, [r5], -r1, lsl #22
    ab84:	blcc	88ba0 <error@@Base+0x779c4>
    ab88:	svccs	0x00007827
    ab8c:	movwcs	sp, #491	; 0x1eb
    ab90:	eorvc	r4, fp, r0, asr r6
    ab94:	pop	{r0, r3, ip, sp, pc}
    ab98:			; <UNDEFINED> instruction: 0xf8df8ff0
    ab9c:	movwcs	r8, #4128	; 0x1020
    aba0:	movwls	r4, #30238	; 0x761e
    aba4:			; <UNDEFINED> instruction: 0xe77c44f8
    aba8:	andeq	fp, r0, lr, lsr #7
    abac:	andeq	r0, r2, r4, lsl #4
    abb0:	andeq	r0, r0, r4, lsr #4
    abb4:	andeq	r0, r0, r4, asr #4
    abb8:	andeq	fp, r0, sl, lsl r3
    abbc:	muleq	r0, r0, r2
    abc0:			; <UNDEFINED> instruction: 0x4604b5f0
    abc4:	addlt	r4, r5, r4, lsr #16
    abc8:			; <UNDEFINED> instruction: 0xf7fe4478
    abcc:			; <UNDEFINED> instruction: 0x4606ff3d
    abd0:			; <UNDEFINED> instruction: 0xff7af7fe
    abd4:	strtmi	fp, [r0], -r0, lsl #23
    abd8:			; <UNDEFINED> instruction: 0xff50f7ff
    abdc:	orrslt	r4, r8, #5242880	; 0x500000
    abe0:	svcmi	0x001e4630
    abe4:	b	fe748bc8 <error@@Base+0xfe7379ec>
    abe8:			; <UNDEFINED> instruction: 0x4604447f
    abec:			; <UNDEFINED> instruction: 0xf7f74628
    abf0:			; <UNDEFINED> instruction: 0x2101ea98
    abf4:	strcc	r4, [r5], #-1028	; 0xfffffbfc
    abf8:			; <UNDEFINED> instruction: 0xf7f74620
    abfc:	bmi	64a3f8 <error@@Base+0x63921c>
    ac00:			; <UNDEFINED> instruction: 0xf04f4621
    ac04:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    ac08:	andls	r9, r2, #12582912	; 0xc00000
    ac0c:	strls	r2, [r1], -r1, lsl #4
    ac10:	strmi	r9, [r4], -r0, lsl #14
    ac14:	bl	1548bf8 <error@@Base+0x1537a1c>
    ac18:			; <UNDEFINED> instruction: 0xf7f74628
    ac1c:	ldmdbmi	r1, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    ac20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ac24:	b	fffc8c08 <error@@Base+0xfffb7a2c>
    ac28:	strtmi	r4, [r0], -r3, lsl #12
    ac2c:			; <UNDEFINED> instruction: 0xf7f7461c
    ac30:			; <UNDEFINED> instruction: 0x4620e9bc
    ac34:	ldcllt	0, cr11, [r0, #20]!
    ac38:	strtmi	r4, [r0], -fp, lsl #18
    ac3c:	andlt	r4, r5, r9, ror r4
    ac40:	ldrhtmi	lr, [r0], #141	; 0x8d
    ac44:	blt	ffb48c28 <error@@Base+0xffb37a4c>
    ac48:	strtmi	r4, [r0], -r8, lsl #18
    ac4c:	andlt	r4, r5, r9, ror r4
    ac50:	ldrhtmi	lr, [r0], #141	; 0x8d
    ac54:	blt	ff948c38 <error@@Base+0xff937a5c>
    ac58:	andeq	fp, r0, r8, lsl #5
    ac5c:	andeq	fp, r0, r4, ror r2
    ac60:	andeq	fp, r0, r2, asr r2
    ac64:	andeq	lr, r0, r2, lsl r7
    ac68:	strdeq	lr, [r0], -r8
    ac6c:	andeq	lr, r0, r8, ror #13
    ac70:			; <UNDEFINED> instruction: 0x4606b5f0
    ac74:	addlt	r4, r5, sp, lsl r8
    ac78:			; <UNDEFINED> instruction: 0xf7fe4478
    ac7c:	movtlt	pc, #36581	; 0x8ee5	; <UNPREDICTABLE>
    ac80:	strmi	r7, [r5], -r3, lsl #16
    ac84:			; <UNDEFINED> instruction: 0xf7f7b333
    ac88:	strmi	lr, [r4], -ip, asr #20
    ac8c:			; <UNDEFINED> instruction: 0xf7f74630
    ac90:	tstcs	r1, r8, asr #20
    ac94:	strcc	r4, [r2], #-1028	; 0xfffffbfc
    ac98:			; <UNDEFINED> instruction: 0xf7f74620
    ac9c:			; <UNDEFINED> instruction: 0x4607e93e
    aca0:	strtmi	fp, [r1], -r0, asr #3
    aca4:			; <UNDEFINED> instruction: 0x4c134a12
    aca8:	mvnscc	pc, #79	; 0x4f
    acac:			; <UNDEFINED> instruction: 0x9603447a
    acb0:	ldrbtmi	r9, [ip], #-514	; 0xfffffdfe
    acb4:	strls	r2, [r1, #-513]	; 0xfffffdff
    acb8:			; <UNDEFINED> instruction: 0xf7f79400
    acbc:	tstcs	r0, r2, lsl #22
    acc0:			; <UNDEFINED> instruction: 0xf7f74638
    acc4:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    acc8:			; <UNDEFINED> instruction: 0xf7f7db08
    accc:			; <UNDEFINED> instruction: 0x4638eaf4
    acd0:	ldcllt	0, cr11, [r0, #20]!
    acd4:	ldrtmi	r2, [r8], -r0, lsl #14
    acd8:	ldcllt	0, cr11, [r0, #20]!
    acdc:	smladxcs	r0, r8, r6, r4
    ace0:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ace4:	andlt	r4, r5, r8, lsr r6
    ace8:	svclt	0x0000bdf0
    acec:	andeq	sl, r0, r4, asr sp
    acf0:	andeq	sl, r0, ip, ror #26
    acf4:			; <UNDEFINED> instruction: 0x0000b1b6
    acf8:			; <UNDEFINED> instruction: 0x4606b5f0
    acfc:	addlt	r7, r3, r3, lsl #16
    ad00:	ldrbtmi	r4, [pc], #-3905	; ad08 <pclose@plt+0x8a24>
    ad04:	rsbsle	r2, ip, r0, lsl #22
    ad08:	eoreq	pc, r3, r3, lsr #3
    ad0c:			; <UNDEFINED> instruction: 0xf0104632
    ad10:	ldmdavc	r1, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
    ad14:	streq	pc, [r1], #-258	; 0xfffffefe
    ad18:	streq	pc, [r0, #-79]	; 0xffffffb1
    ad1c:	strmi	sp, [fp], -fp
    ad20:	movwlt	r3, #46337	; 0xb501
    ad24:	eoreq	pc, r3, r3, lsr #3
    ad28:	svceq	0x00fdf010
    ad2c:	ldmdavc	r1, {r1, r5, r9, sl, lr}^
    ad30:	streq	pc, [r1], #-258	; 0xfffffefe
    ad34:	addsmi	sp, r6, #-1073741764	; 0xc000003c
    ad38:			; <UNDEFINED> instruction: 0xf814d203
    ad3c:	addsmi	r2, sl, #512	; 0x200
    ad40:	addsmi	sp, r9, #237	; 0xed
    ad44:	blcs	97f10c <error@@Base+0x96df30>
    ad48:	blcs	8fee94 <error@@Base+0x8edcb8>
    ad4c:	blmi	bff4f0 <error@@Base+0xbee314>
    ad50:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ad54:	rscle	r2, r2, r0, lsl #16
    ad58:			; <UNDEFINED> instruction: 0xf910f001
    ad5c:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad60:	strmi	r7, [r5], #-2083	; 0xfffff7dd
    ad64:	bicsle	r2, sp, r0, lsl #22
    ad68:	tstcs	r1, r8, ror #24
    ad6c:	stc2l	7, cr15, [r4, #-988]	; 0xfffffc24
    ad70:	andls	r7, r0, r3, lsr r8
    ad74:	eorsle	r2, lr, r0, lsl #22
    ad78:	msreq	CPSR_xc, r3, lsr #3
    ad7c:	ldrtmi	r4, [r4], -r2, lsl #12
    ad80:	svceq	0x00fdf011
    ad84:			; <UNDEFINED> instruction: 0xf802d009
    ad88:	strcc	r3, [r1], #-2817	; 0xfffff4ff
    ad8c:	tstlt	fp, #2293760	; 0x230000
    ad90:	msreq	CPSR_xc, r3, lsr #3
    ad94:	svceq	0x00fdf011
    ad98:	adcmi	sp, r6, #1073741885	; 0x4000003d
    ad9c:			; <UNDEFINED> instruction: 0xf814d203
    ada0:	addsmi	r0, r8, #256	; 0x100
    ada4:	stmdavc	r0!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}^
    ada8:	mulsle	sl, r8, r2
    adac:	andsle	r2, sl, r5, lsr #22
    adb0:	mvnle	r2, r3, lsr #22
    adb4:	ldmdapl	r9!, {r0, r2, r4, r8, fp, lr}^
    adb8:	stmdacs	r0, {r3, fp, sp, lr}
    adbc:	andls	sp, r1, #227	; 0xe3
    adc0:			; <UNDEFINED> instruction: 0xf8dcf001
    adc4:	strcc	r9, [r1], #-2561	; 0xfffff5ff
    adc8:	ldrmi	r4, [r0], -r1, lsl #12
    adcc:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    add0:	strmi	r7, [r2], -r3, lsr #16
    add4:	bicsle	r2, fp, r0, lsl #22
    add8:	movwcs	r9, #2048	; 0x800
    addc:	andlt	r7, r3, r3, lsl r0
    ade0:	strcc	fp, [r1], #-3568	; 0xfffff210
    ade4:	stmdbmi	sl, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    ade8:	stmdavs	r8, {r0, r3, r4, r5, r6, fp, ip, lr}
    adec:	blmi	244d88 <error@@Base+0x233bac>
    adf0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    adf4:	bls	44cb4 <error@@Base+0x33ad8>
    adf8:	stmdals	r0, {r8, r9, sp}
    adfc:	andlt	r7, r3, r3, lsl r0
    ae00:	strdcs	fp, [r1], -r0
    ae04:	svclt	0x0000e7b1
    ae08:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    ae0c:	andeq	r0, r0, r0, ror r2
    ae10:	andeq	r0, r0, r4, asr r1
    ae14:	blmi	e9d700 <error@@Base+0xe8c524>
    ae18:	push	{r1, r3, r4, r5, r6, sl, lr}
    ae1c:	strdlt	r4, [r5], #48	; 0x30
    ae20:			; <UNDEFINED> instruction: 0x460558d3
    ae24:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, r9, sl, fp, lr}
    ae28:			; <UNDEFINED> instruction: 0xf04f9343
    ae2c:			; <UNDEFINED> instruction: 0xf7f90300
    ae30:	ldrbtmi	pc, [pc], #-3685	; ae38 <pclose@plt+0x8b54>	; <UNPREDICTABLE>
    ae34:	andcs	fp, r0, r8, asr r9
    ae38:	blmi	c5d70c <error@@Base+0xc4c530>
    ae3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae40:	blls	10e4eb0 <error@@Base+0x10d3cd4>
    ae44:	cmple	r7, sl, asr r0
    ae48:	pop	{r0, r2, r6, ip, sp, pc}
    ae4c:	strcs	r8, [r0], #-1008	; 0xfffffc10
    ae50:	movwcs	r2, #512	; 0x200
    ae54:	strls	r4, [r0], #-1576	; 0xfffff9d8
    ae58:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae5c:	svclt	0x00083101
    ae60:	svccc	0x00fff1b0
    ae64:			; <UNDEFINED> instruction: 0xf10dd0e7
    ae68:	strtmi	r0, [r8], -ip, lsl #18
    ae6c:	addvc	pc, r0, #1325400064	; 0x4f000000
    ae70:			; <UNDEFINED> instruction: 0xf7f74649
    ae74:			; <UNDEFINED> instruction: 0xf1b0e886
    ae78:	ldclle	8, cr0, [ip]
    ae7c:	streq	lr, [r8, #-2825]	; 0xfffff4f7
    ae80:	strbmi	sl, [sp, #-3586]	; 0xfffff1fe
    ae84:	andls	pc, r0, r6, asr #17
    ae88:	blmi	841360 <error@@Base+0x830184>
    ae8c:			; <UNDEFINED> instruction: 0xf8574648
    ae90:	ands	r9, r4, r3
    ae94:	tstcs	r1, sl, lsr #12
    ae98:			; <UNDEFINED> instruction: 0xf7fa4630
    ae9c:	blmi	749988 <error@@Base+0x7387ac>
    aea0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    aea4:	tstle	r3, r2, lsl #22
    aea8:	orreq	pc, r0, #32
    aeac:	andsle	r2, ip, fp, lsl fp
    aeb0:	blx	fe3c8ea2 <error@@Base+0xfe3b7cc6>
    aeb4:	strcc	fp, [r1], #-256	; 0xffffff00
    aeb8:	adcmi	r6, r8, #48, 16	; 0x300000
    aebc:			; <UNDEFINED> instruction: 0xf8d9d210
    aec0:	blcs	16ec8 <error@@Base+0x5cec>
    aec4:	strbmi	sp, [r1], -r6, ror #1
    aec8:			; <UNDEFINED> instruction: 0xf97af7fa
    aecc:	mvnle	r2, r0, lsl #16
    aed0:			; <UNDEFINED> instruction: 0x46294630
    aed4:			; <UNDEFINED> instruction: 0xf9aaf7fa
    aed8:	strcc	r6, [r1], #-2096	; 0xfffff7d0
    aedc:	mvnle	r4, #168, 4	; 0x8000000a
    aee0:	svclt	0x00d42c05
    aee4:	andcs	r2, r1, r0
    aee8:	strtmi	lr, [r9], -r6, lsr #15
    aeec:			; <UNDEFINED> instruction: 0xf0024630
    aef0:	strb	pc, [r1, r7, ror #28]!	; <UNPREDICTABLE>
    aef4:	ldr	r4, [pc, r0, lsr #12]
    aef8:	stm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aefc:	andeq	pc, r1, ip, ror lr	; <UNPREDICTABLE>
    af00:	muleq	r0, ip, r1
    af04:	andeq	pc, r1, r2, ror #28
    af08:	andeq	pc, r1, r8, asr lr	; <UNPREDICTABLE>
    af0c:	andeq	r0, r0, r0, asr r3
    af10:	ldrdeq	r0, [r0], -r4
    af14:	mvnsmi	lr, #737280	; 0xb4000
    af18:			; <UNDEFINED> instruction: 0xf7ffb087
    af1c:	mcrrmi	14, 14, pc, sp, cr13	; <UNPREDICTABLE>
    af20:	ldrbtmi	r4, [ip], #-2893	; 0xfffff4b3
    af24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    af28:	tstlt	fp, r7, lsl #12
    af2c:	andlt	r4, r7, r8, lsr r6
    af30:	mvnshi	lr, #12386304	; 0xbd0000
    af34:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    af38:	stc2	7, cr15, [r6, #1016]	; 0x3f8
    af3c:			; <UNDEFINED> instruction: 0xf0002800
    af40:	stmdavc	r3, {r0, r7, pc}
    af44:	stmdami	r6, {r0, r1, r3, r8, fp, ip, sp, pc}^
    af48:			; <UNDEFINED> instruction: 0xf7ff4478
    af4c:	pkhbtmi	pc, r0, r7, lsl #27	; <UNPREDICTABLE>
    af50:	rscle	r2, fp, r0, lsl #16
    af54:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    af58:	ldc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
    af5c:			; <UNDEFINED> instruction: 0xf7fe4681
    af60:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    af64:	strbmi	sp, [r8], -r9, ror #2
    af68:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af6c:	ldrtmi	r4, [r8], -r5, lsl #12
    af70:	ldm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af74:			; <UNDEFINED> instruction: 0xf7ff4405
    af78:			; <UNDEFINED> instruction: 0xf7f7fcc3
    af7c:	ldrcc	lr, [r8, #-2258]	; 0xfffff72e
    af80:	bl	ff01338c <error@@Base+0xff0021b0>
    af84:	strtmi	r0, [lr], #-1728	; 0xfffff940
    af88:			; <UNDEFINED> instruction: 0xf7f74630
    af8c:	blmi	dca068 <error@@Base+0xdb8e8c>
    af90:	andshi	pc, r0, sp, asr #17
    af94:	bmi	d5c860 <error@@Base+0xd4b684>
    af98:	ldmdavc	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    af9c:	mvnscc	pc, #79	; 0x4f
    afa0:	stmiapl	r4!, {r0, r1, r9, sl, ip, pc}
    afa4:	andls	pc, r4, sp, asr #17
    afa8:	stmdavc	r4!, {r0, r4, r5, r9, fp, lr}
    afac:	andls	r4, r0, #2046820352	; 0x7a000000
    afb0:	strls	r2, [r2], #-513	; 0xfffffdff
    afb4:			; <UNDEFINED> instruction: 0xf7f74605
    afb8:	strbmi	lr, [r0], -r4, lsl #19
    afbc:	svc	0x00f4f7f6
    afc0:	ldc2	7, cr15, [lr], {255}	; 0xff
    afc4:	strmi	r7, [r6], -r4, lsl #16
    afc8:			; <UNDEFINED> instruction: 0xf8dfb18c
    afcc:	ldrbtmi	r8, [r8], #168	; 0xa8
    afd0:			; <UNDEFINED> instruction: 0xf7f74628
    afd4:	strls	lr, [r0], #-2214	; 0xfffff75a
    afd8:			; <UNDEFINED> instruction: 0xf04f4643
    afdc:	strdcs	r3, [r1, -pc]
    afe0:			; <UNDEFINED> instruction: 0xf7f74428
    afe4:			; <UNDEFINED> instruction: 0xf816e8ca
    afe8:	stccs	15, cr4, [r0], {1}
    afec:			; <UNDEFINED> instruction: 0x4628d1f0
    aff0:	ldm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aff4:			; <UNDEFINED> instruction: 0xf04f4b20
    aff8:	strdcs	r3, [r1, -pc]
    affc:	smlsdxls	r0, fp, r4, r4
    b000:			; <UNDEFINED> instruction: 0xf7f74428
    b004:			; <UNDEFINED> instruction: 0x4628e8ba
    b008:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    b00c:	strtmi	r4, [r8], -r4, lsl #12
    b010:	svc	0x00caf7f6
    b014:	addle	r2, r9, r0, lsl #24
    b018:			; <UNDEFINED> instruction: 0xf7ff4620
    b01c:	strmi	pc, [r5], -r9, lsl #25
    b020:			; <UNDEFINED> instruction: 0xf7f74620
    b024:	stmdavc	fp!, {r1, r5, r6, r8, fp, sp, lr, pc}
    b028:			; <UNDEFINED> instruction: 0x4638b17b
    b02c:			; <UNDEFINED> instruction: 0xf7f6462f
    b030:			; <UNDEFINED> instruction: 0x4638efbc
    b034:	pop	{r0, r1, r2, ip, sp, pc}
    b038:			; <UNDEFINED> instruction: 0xf8df83f0
    b03c:	strcs	r9, [r8, #-64]	; 0xffffffc0
    b040:			; <UNDEFINED> instruction: 0xe79444f9
    b044:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    b048:			; <UNDEFINED> instruction: 0x4628e77f
    b04c:	svc	0x00acf7f6
    b050:	svclt	0x0000e76c
    b054:	andeq	pc, r1, r2, ror sp	; <UNPREDICTABLE>
    b058:	andeq	r0, r0, r8, asr #4
    b05c:	andeq	sl, r0, r2, lsl #30
    b060:	andeq	sl, r0, r4, asr r2
    b064:	andeq	sl, r0, r6, lsr #30
    b068:	andeq	r0, r0, r4, asr #4
    b06c:	andeq	r0, r0, r4, lsr #4
    b070:	ldrdeq	sl, [r0], -ip
    b074:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b078:	andeq	sl, r0, r4, lsr #29
    b07c:	andeq	sl, r0, r0, lsr lr
    b080:	andeq	sl, r0, lr, ror #27
    b084:	bmi	6ddcf4 <error@@Base+0x6ccb18>
    b088:	ldrblt	r4, [r0, #1147]!	; 0x47b
    b08c:	ldmpl	fp, {r8, sl, sp}
    b090:	ldmdavs	fp, {r0, r1, r7, ip, sp, pc}
    b094:	strmi	fp, [r5], -r3, lsr #22
    b098:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b09c:	svcmi	0x00162101
    b0a0:	cfstrsne	mvf4, [r6], {127}	; 0x7f
    b0a4:			; <UNDEFINED> instruction: 0xf7f74630
    b0a8:	ldrtmi	pc, [r1], -r7, lsr #23	; <UNPREDICTABLE>
    b0ac:	mvnscc	pc, #79	; 0x4f
    b0b0:	strls	r2, [r1, #-513]	; 0xfffffdff
    b0b4:	strmi	r9, [r4], -r0, lsl #14
    b0b8:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0bc:			; <UNDEFINED> instruction: 0xf7ff4620
    b0c0:	strmi	pc, [r5], -r9, lsr #30
    b0c4:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    b0c8:	strmi	r4, [r6], -r1, lsr #12
    b0cc:	svc	0x0044f7f6
    b0d0:	cmplt	r0, r3, lsl #12
    b0d4:			; <UNDEFINED> instruction: 0xf7f64630
    b0d8:	strtmi	lr, [r0], -r8, ror #30
    b0dc:	svc	0x0064f7f6
    b0e0:	andlt	r4, r3, r8, lsr #12
    b0e4:			; <UNDEFINED> instruction: 0x4628bdf0
    b0e8:			; <UNDEFINED> instruction: 0xf7f6461d
    b0ec:	ubfx	lr, lr, #30, #18
    b0f0:	andeq	pc, r1, ip, lsl #24
    b0f4:	andeq	r0, r0, r8, asr #4
    b0f8:	andeq	sl, r0, r0, lsl lr
    b0fc:			; <UNDEFINED> instruction: 0xf5adb530
    b100:	ldcmi	13, cr5, [r6], {128}	; 0x80
    b104:	ldmdbmi	r6, {r0, r1, r7, ip, sp, pc}
    b108:	orrpl	pc, r0, #54525952	; 0x3400000
    b10c:	cfstrsge	mvf4, [r1, #-496]	; 0xfffffe10
    b110:	vst2.8	{d19-d22}, [pc], r4
    b114:	stmdapl	r1!, {r7, r9, ip, lr}^
    b118:	stmdavs	r9, {r2, r9, sl, lr}
    b11c:			; <UNDEFINED> instruction: 0xf04f6019
    b120:	strtmi	r0, [r9], -r0, lsl #2
    b124:	svc	0x009cf7f6
    b128:	strtmi	fp, [r8], -r8, lsl #3
    b12c:	blx	1d49112 <error@@Base+0x1d37f36>
    b130:			; <UNDEFINED> instruction: 0xf50d490c
    b134:	bmi	29ff3c <error@@Base+0x28ed60>
    b138:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    b13c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b140:	subsmi	r6, r1, sl, lsl r8
    b144:			; <UNDEFINED> instruction: 0xf50dd107
    b148:	andlt	r5, r3, r0, lsl #27
    b14c:			; <UNDEFINED> instruction: 0x4620bd30
    b150:	blx	18c9136 <error@@Base+0x18b7f5a>
    b154:			; <UNDEFINED> instruction: 0xf7f6e7ec
    b158:	svclt	0x0000ef60
    b15c:	andeq	pc, r1, r8, lsl #23
    b160:	muleq	r0, ip, r1
    b164:	andeq	pc, r1, sl, asr fp	; <UNPREDICTABLE>
    b168:	svcmi	0x00f0e92d
    b16c:	stclmi	0, cr11, [r8, #-532]!	; 0xfffffdec
    b170:	ldrbtmi	r4, [sp], #-2920	; 0xfffff498
    b174:	stmiapl	fp!, {r3, r5, r6, sl, fp, lr}^
    b178:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    b17c:			; <UNDEFINED> instruction: 0xf04f9303
    b180:	blmi	198bd88 <error@@Base+0x197abac>
    b184:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b188:			; <UNDEFINED> instruction: 0xf0002b00
    b18c:	blmi	192b3e0 <error@@Base+0x191a204>
    b190:			; <UNDEFINED> instruction: 0xf8d358e3
    b194:			; <UNDEFINED> instruction: 0xf1b99000
    b198:			; <UNDEFINED> instruction: 0xf0400f00
    b19c:	strmi	r8, [r3], fp, lsl #1
    b1a0:	rscscc	pc, pc, pc, asr #32
    b1a4:	ldrmi	r4, [r0], pc, lsl #12
    b1a8:			; <UNDEFINED> instruction: 0xf954f7f9
    b1ac:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    b1b0:	mcrr2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    b1b4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b1b8:	stmdavc	r4, {r2, r3, r4, r5, r6, ip, lr, pc}
    b1bc:			; <UNDEFINED> instruction: 0xf0402c7c
    b1c0:	mcrrne	0, 9, r8, r3, cr5
    b1c4:	ldrmi	r4, [sl], lr, asr #12
    b1c8:	blmi	8921c <error@@Base+0x78040>
    b1cc:	ldclcs	6, cr3, [ip], #-4
    b1d0:	stccs	0, cr13, [sp], #-996	; 0xfffffc1c
    b1d4:			; <UNDEFINED> instruction: 0xf10abf08
    b1d8:	andle	r0, r3, r1, lsl #20
    b1dc:	mulcc	r0, fp, r8
    b1e0:	rsbsle	r2, r4, sp, lsr #22
    b1e4:	mulmi	r0, sl, r8
    b1e8:	subsle	r2, lr, r0, lsl #24
    b1ec:	and	r4, r1, r3, asr r6
    b1f0:	cmnlt	ip, r1, lsl #6
    b1f4:	stccs	8, cr7, [r5], #-372	; 0xfffffe8c
    b1f8:	qadd16mi	fp, ip, r8
    b1fc:	stfcsd	f5, [r5, #-992]!	; 0xfffffc20
    b200:	ldclcs	0, cr13, [r3, #-12]!
    b204:			; <UNDEFINED> instruction: 0xf109d151
    b208:	ldmvc	ip, {r0, r8, fp}
    b20c:	movwcc	r3, #4865	; 0x1301
    b210:	mvnle	r2, r0, lsl #24
    b214:	svceq	0x0001f1b9
    b218:	ldrbmi	sp, [r8], -r7, asr #2
    b21c:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    b220:	ldrbmi	r4, [r0], -r3, lsl #13
    b224:	svc	0x007cf7f6
    b228:	ldrbmi	r4, [r8], -r5, lsl #12
    b22c:	svc	0x0078f7f6
    b230:	strmi	r4, [r5], #-1609	; 0xfffff9b7
    b234:	strtmi	r3, [r8], -r2, lsl #10
    b238:	blx	ff7c921c <error@@Base+0xff7b8040>
    b23c:			; <UNDEFINED> instruction: 0xf04f4629
    b240:			; <UNDEFINED> instruction: 0x464a33ff
    b244:	blge	45980 <error@@Base+0x347a4>
    b248:			; <UNDEFINED> instruction: 0xf7f74682
    b24c:			; <UNDEFINED> instruction: 0x4658e83a
    b250:	mcr	7, 5, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    b254:			; <UNDEFINED> instruction: 0xf7ff4650
    b258:			; <UNDEFINED> instruction: 0x4605fcb3
    b25c:			; <UNDEFINED> instruction: 0xf7f64650
    b260:	teqlt	sp, #164, 28	; 0xa40
    b264:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx8
    b268:			; <UNDEFINED> instruction: 0xf7f6d036
    b26c:			; <UNDEFINED> instruction: 0x464aefb4
    b270:	tsteq	fp, sp, lsl #2	; <UNPREDICTABLE>
    b274:			; <UNDEFINED> instruction: 0xf7f64681
    b278:	stmdacs	r1, {r2, r7, r9, sl, fp, sp, lr, pc}
    b27c:			; <UNDEFINED> instruction: 0x4628d038
    b280:	ldmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b284:	svclt	0x00d42e01
    b288:	strcs	r2, [r1], -r0, lsl #12
    b28c:	svclt	0x00182800
    b290:	orrlt	r2, r6, r0, lsl #12
    b294:			; <UNDEFINED> instruction: 0xf04f4824
    b298:			; <UNDEFINED> instruction: 0xf8c833ff
    b29c:	ldrbtmi	r4, [r8], #-0
    b2a0:			; <UNDEFINED> instruction: 0xf7f7603b
    b2a4:			; <UNDEFINED> instruction: 0x4604fab9
    b2a8:	stmdami	r0!, {r0, r2, sp, lr, pc}
    b2ac:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    b2b0:			; <UNDEFINED> instruction: 0xff94f005
    b2b4:	bmi	7942bc <error@@Base+0x7830e0>
    b2b8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    b2bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b2c0:	subsmi	r9, sl, r3, lsl #22
    b2c4:	strtmi	sp, [r0], -r2, lsr #2
    b2c8:	pop	{r0, r2, ip, sp, pc}
    b2cc:			; <UNDEFINED> instruction: 0xf89b8ff0
    b2d0:	blcs	172dc <error@@Base+0x6100>
    b2d4:	strb	sp, [sp, r6, lsl #3]!
    b2d8:	blx	ac92de <error@@Base+0xab8102>
    b2dc:	strtmi	r4, [r8], -r4, lsl #12
    b2e0:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2e4:	blcs	29378 <error@@Base+0x1819c>
    b2e8:	strb	sp, [r3, r5, ror #3]!
    b2ec:	ldrb	r4, [r0, -lr, asr #12]!
    b2f0:	muleq	fp, sp, r8
    b2f4:			; <UNDEFINED> instruction: 0xf8aef7f9
    b2f8:			; <UNDEFINED> instruction: 0xf8c8480e
    b2fc:	ldrbtmi	r5, [r8], #-0
    b300:	andls	pc, r0, r7, asr #17
    b304:	blx	fe2492e8 <error@@Base+0xfe23810c>
    b308:	ldrb	r4, [r4, r4, lsl #12]
    b30c:	mcr	7, 4, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    b310:	andeq	pc, r1, r2, lsr #22
    b314:	muleq	r0, ip, r1
    b318:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
    b31c:	andeq	r0, r0, ip, lsr r3
    b320:	andeq	r0, r0, r8, asr #4
    b324:	andeq	sl, r0, r6, lsl #26
    b328:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b32c:	andeq	sl, r0, r2, lsl ip
    b330:	ldrdeq	pc, [r1], -sl
    b334:	muleq	r0, lr, lr
    b338:	bmi	cde008 <error@@Base+0xccce2c>
    b33c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    b340:	strdlt	r4, [r5], r0
    b344:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    b348:	andlt	fp, r5, r5, lsl r1
    b34c:	mvnshi	lr, #12386304	; 0xbd0000
    b350:			; <UNDEFINED> instruction: 0xf04f4607
    b354:			; <UNDEFINED> instruction: 0x460e30ff
    b358:			; <UNDEFINED> instruction: 0xf87cf7f9
    b35c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    b360:	blx	1cc9362 <error@@Base+0x1cb8186>
    b364:	stmdacs	r0, {r7, r9, sl, lr}
    b368:	stmdavc	r2, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    b36c:	strmi	fp, [r3], -sl, lsr #3
    b370:	movwcc	lr, #4097	; 0x1001
    b374:	ldmdavc	ip, {r1, r3, r4, r5, r6, r8, ip, sp, pc}^
    b378:	svclt	0x00182a25
    b37c:	mvnsle	r4, r2, lsr #12
    b380:	andle	r2, r3, r5, lsr #24
    b384:			; <UNDEFINED> instruction: 0xf1052c73
    b388:	teqle	r2, r1, lsl #10
    b38c:	movwcc	r7, #6298	; 0x189a
    b390:	bcs	17f9c <error@@Base+0x6dc0>
    b394:	stfcsd	f5, [r2, #-956]	; 0xfffffc44
    b398:	strbmi	sp, [r0], -fp, lsr #24
    b39c:	mcr	7, 6, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    b3a0:	ldrtmi	r4, [r0], -r5, lsl #12
    b3a4:	mrc	7, 5, APSR_nzcv, cr12, cr6, {7}
    b3a8:	ldrtmi	r4, [r8], -r1, lsl #13
    b3ac:	mrc	7, 5, APSR_nzcv, cr8, cr6, {7}
    b3b0:	strcc	r4, [r2, #-1101]	; 0xfffffbb3
    b3b4:	strmi	r2, [r5], #-257	; 0xfffffeff
    b3b8:			; <UNDEFINED> instruction: 0xf7f74628
    b3bc:			; <UNDEFINED> instruction: 0x4629fa1d
    b3c0:	mvnscc	pc, #79	; 0x4f
    b3c4:	stmib	sp, {r0, r9, sp}^
    b3c8:			; <UNDEFINED> instruction: 0xf8cd6701
    b3cc:	strmi	r8, [r4], -r0
    b3d0:	svc	0x0076f7f6
    b3d4:			; <UNDEFINED> instruction: 0xf7ff4620
    b3d8:			; <UNDEFINED> instruction: 0x4605fbf3
    b3dc:			; <UNDEFINED> instruction: 0xf7f64620
    b3e0:	stccs	13, cr14, [r0, #-912]	; 0xfffffc70
    b3e4:			; <UNDEFINED> instruction: 0x4628d0b1
    b3e8:	pop	{r0, r2, ip, sp, pc}
    b3ec:			; <UNDEFINED> instruction: 0xf7f643f0
    b3f0:	stmdami	r7, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    b3f4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    b3f8:	pop	{r0, r2, ip, sp, pc}
    b3fc:			; <UNDEFINED> instruction: 0xf00543f0
    b400:	svclt	0x0000beed
    b404:	andeq	pc, r1, r8, asr r9	; <UNPREDICTABLE>
    b408:	andeq	r0, r0, r8, asr #4
    b40c:	muleq	r0, r2, fp
    b410:	andeq	sl, r0, r6, lsl #22
    b414:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b418:	blmi	51cc24 <error@@Base+0x50ba48>
    b41c:	ldrbtmi	r2, [ip], #3
    b420:	addslt	fp, sp, r0, lsl #10
    b424:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    b428:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    b42c:			; <UNDEFINED> instruction: 0xf04f931b
    b430:			; <UNDEFINED> instruction: 0xf7f60300
    b434:	bmi	3c707c <error@@Base+0x3b5ea0>
    b438:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    b43c:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    b440:	stmdals	r4, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    b444:	vst4.8	{d2-d5}, [r0], r0
    b448:			; <UNDEFINED> instruction: 0xf5a04070
    b44c:	svclt	0x00a44080
    b450:			; <UNDEFINED> instruction: 0xf080fab0
    b454:	ldmdavs	sl, {r6, r8, fp}
    b458:	subsmi	r9, sl, fp, lsl fp
    b45c:	andslt	sp, sp, r2, lsl #2
    b460:	blx	1495de <error@@Base+0x138402>
    b464:	ldcl	7, cr15, [r8, #984]	; 0x3d8
    b468:	andeq	pc, r1, r6, ror r8	; <UNPREDICTABLE>
    b46c:	muleq	r0, ip, r1
    b470:	andeq	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    b474:	bmi	b5d92c <error@@Base+0xb4c750>
    b478:	blmi	b5c664 <error@@Base+0xb4b488>
    b47c:	addslt	fp, sp, r0, lsr r5
    b480:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    b484:	ldmdavs	r2, {r2, r9, sl, lr}
    b488:			; <UNDEFINED> instruction: 0xf04f921b
    b48c:	bmi	a4bc94 <error@@Base+0xa3aab8>
    b490:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    b494:			; <UNDEFINED> instruction: 0xf7ffb913
    b498:	bllt	fe44b394 <error@@Base+0xfe43a1b8>
    b49c:	strtmi	r4, [r1], -sl, ror #12
    b4a0:			; <UNDEFINED> instruction: 0xf7f62003
    b4a4:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    b4a8:	stmdavs	r8!, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    b4ac:	strcs	fp, [r0], #-344	; 0xfffffea8
    b4b0:	blmi	79dd3c <error@@Base+0x78cb60>
    b4b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b4b8:	blls	6e5528 <error@@Base+0x6d434c>
    b4bc:	teqle	r0, sl, asr r0
    b4c0:	andslt	r4, sp, r0, lsr #12
    b4c4:	blls	13a98c <error@@Base+0x1297b0>
    b4c8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    b4cc:	svcmi	0x0000f5b3
    b4d0:	strmi	fp, [r4], -r8, lsl #30
    b4d4:	strtmi	sp, [r0], -ip, ror #1
    b4d8:	mcr	7, 1, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    b4dc:	eorcc	r2, sl, r1, lsl #2
    b4e0:			; <UNDEFINED> instruction: 0xf98af7f7
    b4e4:	strmi	r4, [r4], -r1, lsr #12
    b4e8:	ldc	7, cr15, [r0, #984]	; 0x3d8
    b4ec:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    b4f0:			; <UNDEFINED> instruction: 0xf7f63110
    b4f4:	ldrb	lr, [fp, r2, asr #27]
    b4f8:			; <UNDEFINED> instruction: 0xf0054620
    b4fc:	strmi	pc, [r4], -r3, asr #23
    b500:			; <UNDEFINED> instruction: 0x4620e7d6
    b504:	mcr	7, 0, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b508:	andscc	r2, r0, r1, lsl #2
    b50c:			; <UNDEFINED> instruction: 0xf974f7f7
    b510:	strmi	r4, [r4], -r1, lsr #12
    b514:	ldcl	7, cr15, [sl, #-984]!	; 0xfffffc28
    b518:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    b51c:	stc	7, cr15, [ip, #984]!	; 0x3d8
    b520:			; <UNDEFINED> instruction: 0xf7f6e7c6
    b524:	svclt	0x0000ed7a
    b528:	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
    b52c:	muleq	r0, ip, r1
    b530:	andeq	pc, r1, r2, lsl r8	; <UNPREDICTABLE>
    b534:	andeq	r0, r0, r0, asr r2
    b538:	andeq	pc, r1, r0, ror #15
    b53c:	andeq	r0, r2, r2, lsr pc
    b540:	andeq	r0, r2, r6, lsl #30
    b544:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b548:	ldrbtmi	r4, [ip], #2836	; 0xb14
    b54c:			; <UNDEFINED> instruction: 0x4604b510
    b550:			; <UNDEFINED> instruction: 0xf85cb09e
    b554:	bge	97568 <error@@Base+0x8638c>
    b558:	strtmi	r2, [r1], -r3
    b55c:	tstls	sp, #1769472	; 0x1b0000
    b560:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b564:	stcl	7, cr15, [r4, #-984]!	; 0xfffffc28
    b568:	blle	2d5570 <error@@Base+0x2c4394>
    b56c:	ldrdeq	lr, [lr, -sp]
    b570:	blmi	29dda4 <error@@Base+0x28cbc8>
    b574:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b578:	blls	7655e8 <error@@Base+0x75440c>
    b57c:	qaddle	r4, sl, r9
    b580:	ldclt	0, cr11, [r0, #-120]	; 0xffffff88
    b584:	tstcs	r2, r0, lsr #12
    b588:	movwcs	r2, #512	; 0x200
    b58c:			; <UNDEFINED> instruction: 0xf7f69100
    b590:	ubfx	lr, ip, #26, #14
    b594:	stcl	7, cr15, [r0, #-984]	; 0xfffffc28
    b598:	andeq	pc, r1, sl, asr #14
    b59c:	muleq	r0, ip, r1
    b5a0:	andeq	pc, r1, r0, lsr #14
    b5a4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b5a8:	svclt	0x00004770
    b5ac:			; <UNDEFINED> instruction: 0x0000a8b2
    b5b0:			; <UNDEFINED> instruction: 0x4604b510
    b5b4:	ldc	7, cr15, [r4, #984]!	; 0x3d8
    b5b8:	and	r1, r4, r3, lsr #16
    b5bc:	stcne	8, cr15, [r1], {19}
    b5c0:	andle	r2, r6, pc, lsr #18
    b5c4:	adcmi	r4, r3, #19922944	; 0x1300000
    b5c8:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    b5cc:			; <UNDEFINED> instruction: 0x4620d8f6
    b5d0:			; <UNDEFINED> instruction: 0x461cbd10
    b5d4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    b5d8:	blmi	4b8ac0 <error@@Base+0x4a78e4>
    b5dc:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
    b5e0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    b5e4:	andcs	fp, r0, fp, lsl #2
    b5e8:			; <UNDEFINED> instruction: 0xf7f8bd38
    b5ec:			; <UNDEFINED> instruction: 0x3101ffb5
    b5f0:			; <UNDEFINED> instruction: 0xf1b0bf08
    b5f4:	ldrshtle	r3, [r6], #255	; 0xff
    b5f8:	andeq	pc, r1, pc, rrx
    b5fc:			; <UNDEFINED> instruction: 0xf810f006
    b600:	strmi	r1, [r4], -fp, asr #24
    b604:			; <UNDEFINED> instruction: 0xf1b0bf08
    b608:			; <UNDEFINED> instruction: 0x460d3fff
    b60c:	andcs	fp, r1, r8, lsl #30
    b610:			; <UNDEFINED> instruction: 0xf7f8d0ea
    b614:	addmi	pc, sp, #644	; 0x284
    b618:	addmi	fp, r4, #6, 30
    b61c:	andcs	r2, r0, r1
    b620:	svclt	0x0000bd38
    b624:			; <UNDEFINED> instruction: 0x0001f6b6
    b628:	andeq	r0, r0, r0, ror #4
    b62c:			; <UNDEFINED> instruction: 0xf7ffb538
    b630:	stmdblt	r0, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b634:	andcs	fp, r0, r8, lsr sp
    b638:			; <UNDEFINED> instruction: 0xfff2f005
    b63c:			; <UNDEFINED> instruction: 0xf1411c44
    b640:	cfstr32cs	mvfx0, [r0, #-0]
    b644:	stccs	15, cr11, [r2], {8}
    b648:	andcs	fp, r1, r4, lsr pc
    b64c:	ldclt	0, cr2, [r8, #-0]
    b650:	bmi	19e26c <error@@Base+0x18d090>
    b654:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b658:	stmdblt	r2, {r1, r3, r4, fp, sp, lr}
    b65c:	andcs	r4, r0, #112, 14	; 0x1c00000
    b660:			; <UNDEFINED> instruction: 0xf001601a
    b664:	svclt	0x0000b95b
    b668:	andeq	pc, r1, r0, asr #12
    b66c:	andeq	r0, r0, r8, asr #3
    b670:	svcmi	0x00f0e92d
    b674:			; <UNDEFINED> instruction: 0xf8dfb085
    b678:			; <UNDEFINED> instruction: 0x461492d8
    b67c:			; <UNDEFINED> instruction: 0x461d49b5
    b680:	blls	39ca6c <error@@Base+0x38b890>
    b684:	strmi	r9, [r2], pc, lsl #30
    b688:	andcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    b68c:	cdpls	3, 1, cr9, cr0, cr2, {0}
    b690:	andls	r6, r3, #1245184	; 0x130000
    b694:			; <UNDEFINED> instruction: 0xf0402b00
    b698:	svccs	0x0000811b
    b69c:	addshi	pc, sl, r0
    b6a0:			; <UNDEFINED> instruction: 0xf8594bad
    b6a4:	ldmdavs	fp, {r0, r1, ip, sp}
    b6a8:	svclt	0x00d84553
    b6ac:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b6b0:	addshi	pc, r0, r0, lsl #6
    b6b4:			; <UNDEFINED> instruction: 0xf8594ba9
    b6b8:	ldmdavs	fp, {r0, r1, ip, sp}
    b6bc:			; <UNDEFINED> instruction: 0xf0402b02
    b6c0:	bmi	fe9eb970 <error@@Base+0xfe9da794>
    b6c4:	blmi	fe9dcf4c <error@@Base+0xfe9cbd70>
    b6c8:			; <UNDEFINED> instruction: 0xf8594629
    b6cc:			; <UNDEFINED> instruction: 0xf8592002
    b6d0:	ldmdavs	r2, {r0, r1, ip, sp}
    b6d4:	addseq	r6, r2, fp, lsl r8
    b6d8:	ldrmi	r2, [r7], -r0, lsl #22
    b6dc:	movwcs	fp, #7956	; 0x1f14
    b6e0:	mvnscc	pc, #79	; 0x4f
    b6e4:	movwls	r1, #2210	; 0x8a2
    b6e8:	mvnvc	lr, #70656	; 0x11400
    b6ec:	ldc2l	0, cr15, [sl, #28]!
    b6f0:	strtmi	r4, [r9], -r0, lsr #12
    b6f4:	ldc2l	0, cr15, [r4], #28
    b6f8:	strmi	r4, [sp], -r4, lsl #12
    b6fc:	svceq	0x0000f1b8
    b700:	blmi	fe67fba4 <error@@Base+0xfe66e9c8>
    b704:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b708:	teqlt	fp, fp, lsr r8
    b70c:			; <UNDEFINED> instruction: 0xf8594b92
    b710:	ldmdavs	fp, {r0, r1, ip, sp}
    b714:	ldrbmi	r3, [r3, #-2817]	; 0xfffff4ff
    b718:	rscshi	pc, ip, r0, asr #6
    b71c:	andeq	pc, r1, pc, rrx
    b720:			; <UNDEFINED> instruction: 0xff7ef005
    b724:	svclt	0x000842a9
    b728:			; <UNDEFINED> instruction: 0xf00042a0
    b72c:			; <UNDEFINED> instruction: 0xf00580e6
    b730:	strtmi	pc, [r0], -r5, ror #31
    b734:			; <UNDEFINED> instruction: 0xf0054629
    b738:	ldmdavs	fp!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b73c:			; <UNDEFINED> instruction: 0xf0402b00
    b740:	blmi	fe2abb3c <error@@Base+0xfe29a960>
    b744:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b748:			; <UNDEFINED> instruction: 0xf0002b00
    b74c:	movwcs	r8, #4316	; 0x10dc
    b750:			; <UNDEFINED> instruction: 0xf1ba9302
    b754:	vpmax.f32	d16, d0, d0
    b758:			; <UNDEFINED> instruction: 0xf8df8096
    b75c:	smladcs	r0, r4, r2, fp
    b760:			; <UNDEFINED> instruction: 0xe01344fb
    b764:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    b768:	strtmi	r4, [r9], -r0, lsr #12
    b76c:			; <UNDEFINED> instruction: 0xff80f005
    b770:	svceq	0x0000f1b8
    b774:			; <UNDEFINED> instruction: 0xf005d106
    b778:	blmi	1fca514 <error@@Base+0x1fb9338>
    b77c:			; <UNDEFINED> instruction: 0xf8592201
    b780:	andsvs	r3, sl, r3
    b784:	ldrbmi	r3, [r7, #-1793]	; 0xfffff8ff
    b788:	addhi	pc, r2, r0
    b78c:	stclle	14, cr2, [ip, #-0]
    b790:	rscle	r3, r7, r1, lsl #28
    b794:	strtmi	r4, [r9], -r0, lsr #12
    b798:			; <UNDEFINED> instruction: 0xff6af005
    b79c:	svceq	0x0000f1b8
    b7a0:	b	13ff68 <error@@Base+0x12ed8c>
    b7a4:			; <UNDEFINED> instruction: 0xf8db0305
    b7a8:			; <UNDEFINED> instruction: 0xf1a32000
    b7ac:	blx	fecd87b0 <error@@Base+0xfecc75d4>
    b7b0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    b7b4:	svclt	0x00082a00
    b7b8:	blcs	143c0 <error@@Base+0x31e4>
    b7bc:	blmi	1bbfb30 <error@@Base+0x1bae954>
    b7c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b7c4:	blcs	25838 <error@@Base+0x1465c>
    b7c8:			; <UNDEFINED> instruction: 0xf04fd070
    b7cc:			; <UNDEFINED> instruction: 0xf04f34ff
    b7d0:			; <UNDEFINED> instruction: 0xe7d035ff
    b7d4:			; <UNDEFINED> instruction: 0xf8594b69
    b7d8:	ldmdavs	fp, {r0, r1, ip, sp}
    b7dc:	b	1bdcd30 <error@@Base+0x1bcbb54>
    b7e0:	b	13cbff4 <error@@Base+0x13bae18>
    b7e4:	svclt	0x00a872d2
    b7e8:	ldrmi	r2, [r0], r0, lsl #4
    b7ec:			; <UNDEFINED> instruction: 0xf43f2a00
    b7f0:	blmi	167757c <error@@Base+0x16663a0>
    b7f4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b7f8:			; <UNDEFINED> instruction: 0xf103681b
    b7fc:	blmi	15d9c00 <error@@Base+0x15c8a24>
    b800:	stmdaeq	sl, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    b804:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b808:			; <UNDEFINED> instruction: 0xf04fbf18
    b80c:	ldmdavs	fp, {r0, fp}
    b810:			; <UNDEFINED> instruction: 0xf43f2b02
    b814:			; <UNDEFINED> instruction: 0xf007af56
    b818:	blmi	168ad54 <error@@Base+0x1679b78>
    b81c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b820:	movwmi	r6, #14363	; 0x381b
    b824:	svcge	0x004df47f
    b828:	strtmi	lr, [r0], -r8, ror #14
    b82c:			; <UNDEFINED> instruction: 0xf0004629
    b830:			; <UNDEFINED> instruction: 0xf007fbdf
    b834:	mcrrne	12, 5, pc, fp, cr5	; <UNPREDICTABLE>
    b838:	svclt	0x00084604
    b83c:	svccc	0x00fff1b0
    b840:	orrsle	r4, r1, sp, lsl #12
    b844:	ldmdblt	fp!, {r1, r8, r9, fp, ip, pc}
    b848:			; <UNDEFINED> instruction: 0xf0059802
    b84c:	smlattcc	r1, r9, lr, pc	; <UNPREDICTABLE>
    b850:			; <UNDEFINED> instruction: 0xf1b0bf08
    b854:			; <UNDEFINED> instruction: 0xd1153fff
    b858:	strmi	r2, [r8], -r0, lsl #2
    b85c:			; <UNDEFINED> instruction: 0xffbcf005
    b860:	orrsle	r2, r7, r0, lsl #16
    b864:	strmi	r2, [r8], -r1, lsl #2
    b868:			; <UNDEFINED> instruction: 0xffb6f005
    b86c:	orrsle	r2, r1, r0, lsl #16
    b870:	andcs	r4, r2, r9, lsr fp
    b874:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b878:	stmdbcc	r1, {r0, r3, r4, fp, sp, lr}
    b87c:			; <UNDEFINED> instruction: 0xffacf005
    b880:	addle	r2, r7, r0, lsl #16
    b884:	blmi	df9d28 <error@@Base+0xde8b4c>
    b888:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b88c:			; <UNDEFINED> instruction: 0xb323681b
    b890:	svceq	0x0000f1b8
    b894:	blmi	effd54 <error@@Base+0xeeeb78>
    b898:			; <UNDEFINED> instruction: 0xf04f2200
    b89c:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    b8a0:	andlt	r6, r5, sl, lsl r0
    b8a4:	svcmi	0x00f0e8bd
    b8a8:	svclt	0x00faf002
    b8ac:	blmi	d9e16c <error@@Base+0xd8cf90>
    b8b0:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    b8b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b8b8:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    b8bc:	orrle	r4, r4, r3, lsl r3
    b8c0:	movwcs	r9, #6659	; 0x1a03
    b8c4:	ldrbtcc	pc, [pc], #79	; b8cc <pclose@plt+0x95e8>	; <UNPREDICTABLE>
    b8c8:	ldrbcc	pc, [pc, #79]!	; b91f <pclose@plt+0x963b>	; <UNPREDICTABLE>
    b8cc:	smmla	r9, r3, r0, r6
    b8d0:	andsvs	r2, r3, r0, lsl #6
    b8d4:			; <UNDEFINED> instruction: 0xf822f001
    b8d8:	blmi	b4545c <error@@Base+0xb34280>
    b8dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b8e0:	sbcsle	r2, r5, r0, lsl #22
    b8e4:			; <UNDEFINED> instruction: 0xf8594b2a
    b8e8:	ldmdavs	fp, {r0, r1, ip, sp}
    b8ec:			; <UNDEFINED> instruction: 0xf7f8bb6b
    b8f0:	ldrb	pc, [r0, sp, lsr #17]	; <UNPREDICTABLE>
    b8f4:			; <UNDEFINED> instruction: 0xf812f001
    b8f8:			; <UNDEFINED> instruction: 0xf005e7cd
    b8fc:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b900:	svcge	0x0015f47f
    b904:	stmdami	r3!, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    b908:	movwls	r2, #8961	; 0x2301
    b90c:			; <UNDEFINED> instruction: 0xf0054478
    b910:	ldr	pc, [lr, -r5, ror #21]
    b914:	mcr2	7, 1, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    b918:	svclt	0x000842a9
    b91c:			; <UNDEFINED> instruction: 0xf43f42a0
    b920:			; <UNDEFINED> instruction: 0xf005aefd
    b924:	strtmi	pc, [r0], -fp, ror #29
    b928:			; <UNDEFINED> instruction: 0xf0054629
    b92c:	movwcs	pc, #7841	; 0x1ea1	; <UNPREDICTABLE>
    b930:			; <UNDEFINED> instruction: 0xf7f89302
    b934:			; <UNDEFINED> instruction: 0xf7f8f89b
    b938:	strbt	pc, [pc], r5, lsl #16	; <UNPREDICTABLE>
    b93c:			; <UNDEFINED> instruction: 0xf896f7f8
    b940:	movwls	r2, #8961	; 0x2301
    b944:			; <UNDEFINED> instruction: 0xfffef7f7
    b948:			; <UNDEFINED> instruction: 0xf7f8e703
    b94c:	str	pc, [r2, r7, ror #16]!
    b950:	andeq	pc, r1, r4, lsl r6	; <UNPREDICTABLE>
    b954:	andeq	r0, r0, r8, asr #3
    b958:	andeq	r0, r0, r0, lsl #4
    b95c:	andeq	r0, r0, r8, lsr r3
    b960:	andeq	r0, r0, r4, lsr #6
    b964:	andeq	r0, r0, r0, ror #4
    b968:	ldrdeq	r0, [r0], -r8
    b96c:	andeq	r0, r2, r8, lsl sp
    b970:	strdeq	r0, [r2], -ip
    b974:	andeq	r0, r0, r4, lsl #6
    b978:	andeq	r0, r0, r0, asr #5
    b97c:	andeq	r0, r0, r8, lsr #6
    b980:	ldrdeq	r0, [r0], -ip
    b984:			; <UNDEFINED> instruction: 0x00020bbe
    b988:	andeq	r0, r0, r4, ror #6
    b98c:	andeq	r0, r2, r0, lsl #23
    b990:	andeq	r0, r0, ip, lsr #4
    b994:	andeq	sl, r0, r4, lsr #12
    b998:	ldrbmi	lr, [r0, sp, lsr #18]!
    b99c:			; <UNDEFINED> instruction: 0xf8df461d
    b9a0:			; <UNDEFINED> instruction: 0x4614a1b0
    b9a4:	addlt	r4, r2, fp, ror #18
    b9a8:			; <UNDEFINED> instruction: 0x460744fa
    b9ac:	stmdbvs	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    b9b0:	andcc	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    b9b4:	tstlt	sl, sl, lsl r8
    b9b8:	andsvs	r2, sl, r0, lsl #4
    b9bc:			; <UNDEFINED> instruction: 0xffaef000
    b9c0:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    b9c4:	blcs	25a38 <error@@Base+0x1485c>
    b9c8:	addshi	pc, lr, r0, asr #32
    b9cc:			; <UNDEFINED> instruction: 0xf85a4b63
    b9d0:	ldmdavs	fp, {r0, r1, ip, sp}
    b9d4:	ble	2165dc <error@@Base+0x205400>
    b9d8:			; <UNDEFINED> instruction: 0xf85a4b61
    b9dc:	ldmdavs	fp, {r0, r1, ip, sp}
    b9e0:			; <UNDEFINED> instruction: 0xf0402b00
    b9e4:	vqadd.s8	d24, d18, d12
    b9e8:	addsmi	r7, pc, #16, 6	; 0x40000000
    b9ec:			; <UNDEFINED> instruction: 0xf04fbfc8
    b9f0:			; <UNDEFINED> instruction: 0xdc020901
    b9f4:	svceq	0x0000f1b9
    b9f8:	blmi	16bffc8 <error@@Base+0x16aedec>
    b9fc:			; <UNDEFINED> instruction: 0xf85a3f01
    ba00:	ldmdavs	fp, {r0, r1, ip, sp}
    ba04:	cmnle	r6, r2, lsl #22
    ba08:			; <UNDEFINED> instruction: 0xf85a4b57
    ba0c:	ldmdavs	sl, {r0, r1, ip, sp}
    ba10:	subeq	lr, r2, #2048	; 0x800
    ba14:	b	13dc46c <error@@Base+0x13cb290>
    ba18:	bl	1d689a8 <error@@Base+0x1d577cc>
    ba1c:	svclt	0x00bc0103
    ba20:	strmi	r2, [r1], -r0
    ba24:			; <UNDEFINED> instruction: 0xf04fda58
    ba28:			; <UNDEFINED> instruction: 0x462233ff
    ba2c:	strtmi	r9, [fp], -r0, lsl #6
    ba30:	mrrc2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
    ba34:	svclt	0x00a22f00
    ba38:			; <UNDEFINED> instruction: 0xf886fab6
    ba3c:	b	13d5244 <error@@Base+0x13c4068>
    ba40:	ble	d1ba8 <error@@Base+0xc09cc>
    ba44:	blne	fef03b1c <error@@Base+0xfeef2940>
    ba48:	blle	7d6650 <error@@Base+0x7c5474>
    ba4c:	strtmi	r4, [r9], -r0, lsr #12
    ba50:	blx	1ac7a76 <error@@Base+0x1ab689a>
    ba54:	mcrr2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
    ba58:	movweq	lr, #6656	; 0x1a00
    ba5c:			; <UNDEFINED> instruction: 0xf1b34604
    ba60:	svclt	0x00143fff
    ba64:			; <UNDEFINED> instruction: 0xf0082300
    ba68:	strmi	r0, [sp], -r1, lsl #6
    ba6c:			; <UNDEFINED> instruction: 0xf005b9f3
    ba70:	strcc	pc, [r1], -r3, lsr #28
    ba74:	svceq	0x0000f1b9
    ba78:			; <UNDEFINED> instruction: 0xf7f7d1e5
    ba7c:			; <UNDEFINED> instruction: 0xf7f7ff63
    ba80:			; <UNDEFINED> instruction: 0xf005ff73
    ba84:	blne	fef0a208 <error@@Base+0xfeef902c>
    ba88:	ble	ff7d6690 <error@@Base+0xff7c54b4>
    ba8c:	svceq	0x0000f1b9
    ba90:	blmi	dbff88 <error@@Base+0xdaedac>
    ba94:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ba98:	blcs	25b0c <error@@Base+0x14930>
    ba9c:			; <UNDEFINED> instruction: 0xf04fd045
    baa0:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    baa4:			; <UNDEFINED> instruction: 0x47f0e8bd
    baa8:	cdplt	0, 15, cr15, cr10, cr2, {0}
    baac:	mvnle	r2, r0, lsl #28
    bab0:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    bab4:	blcs	25c28 <error@@Base+0x14a4c>
    bab8:	blmi	bbfe60 <error@@Base+0xbaec84>
    babc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    bac0:	blcs	25b34 <error@@Base+0x14958>
    bac4:			; <UNDEFINED> instruction: 0xf7f7d13a
    bac8:			; <UNDEFINED> instruction: 0xf04fffc1
    bacc:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    bad0:			; <UNDEFINED> instruction: 0x47f0e8bd
    bad4:	cdplt	0, 14, cr15, cr4, cr2, {0}
    bad8:	bl	1952560 <error@@Base+0x1941384>
    badc:	str	r0, [r2, r3, lsl #2]!
    bae0:			; <UNDEFINED> instruction: 0xf85a4b25
    bae4:	ldmdavs	fp, {r0, r1, ip, sp}
    bae8:	svclt	0x00cc42bb
    baec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    baf0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    baf4:			; <UNDEFINED> instruction: 0xf007e781
    baf8:	blmi	84aa74 <error@@Base+0x839898>
    bafc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    bb00:	movwmi	r6, #14363	; 0x381b
    bb04:	ldr	sp, [r5, r0, lsl #3]
    bb08:	strb	r2, [lr, -r0, lsl #6]!
    bb0c:			; <UNDEFINED> instruction: 0xff06f000
    bb10:	rscscc	pc, pc, pc, asr #32
    bb14:	pop	{r1, ip, sp, pc}
    bb18:			; <UNDEFINED> instruction: 0xf00247f0
    bb1c:	blmi	5bb628 <error@@Base+0x5aa44c>
    bb20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    bb24:	blcc	a5b98 <error@@Base+0x949bc>
    bb28:			; <UNDEFINED> instruction: 0xf7f7e75f
    bb2c:			; <UNDEFINED> instruction: 0xf04fff33
    bb30:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    bb34:			; <UNDEFINED> instruction: 0x47f0e8bd
    bb38:	cdplt	0, 11, cr15, cr2, cr2, {0}
    bb3c:			; <UNDEFINED> instruction: 0xff6ef7f7
    bb40:	rscscc	pc, pc, pc, asr #32
    bb44:	pop	{r1, ip, sp, pc}
    bb48:			; <UNDEFINED> instruction: 0xf00247f0
    bb4c:	svclt	0x0000bea9
    bb50:	andeq	pc, r1, ip, ror #5
    bb54:	andeq	r0, r0, r8, asr #3
    bb58:			; <UNDEFINED> instruction: 0x000222b6
    bb5c:			; <UNDEFINED> instruction: 0x000001b0
    bb60:	ldrdeq	r0, [r0], -r8
    bb64:	andeq	r0, r0, r8, lsr r3
    bb68:	andeq	r0, r0, r4, lsr #6
    bb6c:	andeq	r0, r0, r0, lsr #6
    bb70:	andeq	r0, r2, sl, lsr #19
    bb74:	andeq	r0, r0, ip, lsr #4
    bb78:	andeq	r0, r0, r0, lsl #4
    bb7c:	ldrdeq	r0, [r0], -ip
    bb80:	ldrbmi	lr, [r0, sp, lsr #18]!
    bb84:	strmi	fp, [r7], -r4, lsl #1
    bb88:	ldrmi	r4, [r0], lr, lsl #12
    bb8c:	cdp2	0, 14, cr15, cr14, cr4, {0}
    bb90:	ldrsbls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    bb94:			; <UNDEFINED> instruction: 0xb11044f9
    bb98:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    bb9c:			; <UNDEFINED> instruction: 0xf06fbb68
    bba0:			; <UNDEFINED> instruction: 0xf0050001
    bba4:	mcrrne	13, 3, pc, sl, cr13	; <UNPREDICTABLE>
    bba8:	svclt	0x00084604
    bbac:	svccc	0x00fff1b0
    bbb0:	tstle	fp, sp, lsl #12
    bbb4:	cmple	lr, r0, lsl #28
    bbb8:			; <UNDEFINED> instruction: 0xf8594b2d
    bbbc:	ldmdavs	fp, {r0, r1, ip, sp}
    bbc0:			; <UNDEFINED> instruction: 0xf005b18b
    bbc4:	strcs	pc, [r0], #-3555	; 0xfffff21d
    bbc8:	cmplt	r8, #0, 10
    bbcc:	strtmi	r2, [r2], -r0, lsl #2
    bbd0:	ldrtmi	r4, [r8], -fp, lsr #12
    bbd4:	andhi	pc, r4, sp, asr #17
    bbd8:	tstls	r2, r0, lsl #12
    bbdc:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    bbe0:	pop	{r2, ip, sp, pc}
    bbe4:	blmi	8edbac <error@@Base+0x8dc9d0>
    bbe8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    bbec:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    bbf0:	pop	{r2, ip, sp, pc}
    bbf4:			; <UNDEFINED> instruction: 0xf7f747f0
    bbf8:			; <UNDEFINED> instruction: 0xf7f9bf29
    bbfc:			; <UNDEFINED> instruction: 0xf010f873
    bc00:	bicle	r0, ip, r8, lsl #8
    bc04:			; <UNDEFINED> instruction: 0xf7fe2001
    bc08:	stmdacs	r0, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    bc0c:	strtmi	sp, [r0], -r8, ror #1
    bc10:	pop	{r2, ip, sp, pc}
    bc14:			; <UNDEFINED> instruction: 0xf7f647f0
    bc18:			; <UNDEFINED> instruction: 0xb004bdb7
    bc1c:			; <UNDEFINED> instruction: 0x47f0e8bd
    bc20:	mrclt	7, 7, APSR_nzcv, cr12, cr7, {7}
    bc24:			; <UNDEFINED> instruction: 0xf04f4681
    bc28:	andcs	r0, r0, r1, lsl #20
    bc2c:	ldc2l	0, cr15, [r8], #20
    bc30:	stmdbge	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    bc34:	strmi	r4, [fp], -r2, lsl #12
    bc38:			; <UNDEFINED> instruction: 0xf7ff2001
    bc3c:			; <UNDEFINED> instruction: 0xf06ffead
    bc40:			; <UNDEFINED> instruction: 0xf0050001
    bc44:	mcrrne	12, 14, pc, fp, cr13	; <UNPREDICTABLE>
    bc48:	svclt	0x00084604
    bc4c:	svccc	0x00fff1b0
    bc50:	rscle	r4, sl, sp, lsl #12
    bc54:	blmi	245b44 <error@@Base+0x234968>
    bc58:			; <UNDEFINED> instruction: 0xf8592002
    bc5c:	ldmdavs	r9, {r0, r1, ip, sp}
    bc60:			; <UNDEFINED> instruction: 0xf0053901
    bc64:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    bc68:	str	sp, [pc, r6, lsr #3]!
    bc6c:	andeq	pc, r1, r0, lsl #2
    bc70:	andeq	r0, r0, r0, ror #4
    bc74:	andeq	r0, r0, ip, lsr #4
    bc78:	andeq	r0, r0, r0, lsl #4
    bc7c:	mvnsmi	lr, #737280	; 0xb4000
    bc80:	addlt	r4, r3, r7, lsl #12
    bc84:	strmi	r2, [lr], -r0
    bc88:			; <UNDEFINED> instruction: 0xf0054691
    bc8c:			; <UNDEFINED> instruction: 0xf8dffcc9
    bc90:	ldrbtmi	r8, [r8], #88	; 0x58
    bc94:	tstcc	r1, sp, lsl #12
    bc98:			; <UNDEFINED> instruction: 0xf1b0bf08
    bc9c:			; <UNDEFINED> instruction: 0x46043fff
    bca0:	stmdblt	lr, {r0, r4, r8, ip, lr, pc}^
    bca4:			; <UNDEFINED> instruction: 0xf8584b11
    bca8:	ldmdavs	fp, {r0, r1, ip, sp}
    bcac:			; <UNDEFINED> instruction: 0xb003b9b3
    bcb0:	mvnsmi	lr, #12386304	; 0xbd0000
    bcb4:	mcrlt	7, 6, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    bcb8:	rscscc	pc, pc, pc, asr #32
    bcbc:	ldc2	0, cr15, [r0], #20
    bcc0:	movweq	lr, #6736	; 0x1a50
    bcc4:	strtmi	sp, [r2], -lr, ror #1
    bcc8:	ldrtmi	r4, [r8], -fp, lsr #12
    bccc:	andls	pc, r4, sp, asr #17
    bcd0:			; <UNDEFINED> instruction: 0xf7ff9600
    bcd4:	andlt	pc, r3, r1, ror #28
    bcd8:	mvnshi	lr, #12386304	; 0xbd0000
    bcdc:	pop	{r0, r1, ip, sp, pc}
    bce0:			; <UNDEFINED> instruction: 0xf7f743f0
    bce4:	svclt	0x0000be9b
    bce8:	andeq	pc, r1, r2
    bcec:	andeq	r0, r0, ip, lsr #4
    bcf0:	bmi	35e928 <error@@Base+0x34d74c>
    bcf4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bcf8:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
    bcfc:	ldmpl	r3, {r0, r1, r3, r8, r9, fp, lr}^
    bd00:	stmdacs	r0, {r3, r4, fp, sp, lr}
    bd04:	blmi	2c2520 <error@@Base+0x2b1344>
    bd08:	andsvc	pc, r0, r2, asr #4
    bd0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd10:			; <UNDEFINED> instruction: 0x4770b913
    bd14:	ldrbmi	r2, [r0, -r0]!
    bd18:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    bd1c:	stmdacc	r2, {r3, r4, fp, sp, lr}
    bd20:	svclt	0x00004770
    bd24:	andeq	r1, r2, r4, lsl #31
    bd28:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    bd2c:			; <UNDEFINED> instruction: 0x000001b0
    bd30:	ldrdeq	r0, [r0], -r8
    bd34:	andeq	r0, r0, r0, lsl #4
    bd38:	blmi	439220 <error@@Base+0x428044>
    bd3c:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
    bd40:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
    bd44:	ldcle	8, cr2, [r7, #-0]
    bd48:	movwcs	r2, #512	; 0x200
    bd4c:	and	r2, r2, r0, lsl #8
    bd50:	adcmi	r3, r0, #16777216	; 0x1000000
    bd54:	ldrmi	sp, [r0], -fp, lsl #26
    bd58:			; <UNDEFINED> instruction: 0xf0004619
    bd5c:	strmi	pc, [fp], -r9, asr #18
    bd60:			; <UNDEFINED> instruction: 0x46021c59
    bd64:			; <UNDEFINED> instruction: 0xf1b2bf08
    bd68:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    bd6c:	adcmi	sp, r0, #240, 2	; 0x3c
    bd70:	ldrdcs	fp, [r0], -r4
    bd74:	ldclt	0, cr2, [r8, #-4]!
    bd78:	ldrb	r2, [r8, r0, lsl #8]!
    bd7c:	andeq	lr, r1, r6, asr pc
    bd80:	andeq	r0, r0, r0, lsl #4
    bd84:	cfldr32mi	mvfx11, [sp, #-224]	; 0xffffff20
    bd88:	cmnlt	r8, #2097152000	; 0x7d000000
    bd8c:			; <UNDEFINED> instruction: 0xf0034604
    bd90:	blmi	70a55c <error@@Base+0x6f9380>
    bd94:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    bd98:	stmdavs	r3!, {r0, r1, r5, r7, r9, lr}^
    bd9c:	stmdavs	r2!, {r1, r3, r4, ip, lr, pc}
    bda0:	subsvs	r4, r3, r8, lsl r9
    bda4:	andsvs	r4, sl, r9, ror r4
    bda8:	addmi	r6, fp, #2293760	; 0x230000
    bdac:	ldmdbvs	sl, {r0, r2, ip, lr, pc}
    bdb0:	tstvs	sl, r1, lsl #20
    bdb4:	addmi	r6, fp, #1769472	; 0x1b0000
    bdb8:	bmi	5005a4 <error@@Base+0x4ef3c8>
    bdbc:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    bdc0:	blcc	65e14 <error@@Base+0x54c38>
    bdc4:			; <UNDEFINED> instruction: 0xf7f66013
    bdc8:			; <UNDEFINED> instruction: 0x4620e8f0
    bdcc:	ldrhtmi	lr, [r8], -sp
    bdd0:	stmialt	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdd4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    bdd8:	svclt	0x00184283
    bddc:	svclt	0x00182b00
    bde0:	andle	r4, r2, r9, lsl r6
    bde4:	bfi	r6, r1, #0, #27
    bde8:	stmdavs	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    bdec:	svclt	0x00182900
    bdf0:	svclt	0x00084281
    bdf4:	andsvs	r2, r1, r0, lsl #2
    bdf8:	svclt	0x0000e7d1
    bdfc:	andeq	lr, r1, ip, lsl #30
    be00:	andeq	r0, r0, r4, asr r1
    be04:	andeq	r0, r2, r0, asr #13
    be08:			; <UNDEFINED> instruction: 0x00021ebe
    be0c:	andeq	r0, r2, lr, lsl #13
    be10:	blmi	1782d8 <error@@Base+0x1670fc>
    be14:	ldrbtmi	r6, [fp], #-2048	; 0xfffff800
    be18:	svclt	0x00084298
    be1c:	ldrbmi	r2, [r0, -r0]!
    be20:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    be24:	svclt	0x0000e7f5
    be28:	andeq	r0, r2, lr, asr #12
    be2c:	andeq	r0, r2, r2, asr #12
    be30:	blmi	1782f8 <error@@Base+0x16711c>
    be34:	ldrbtmi	r6, [fp], #-2112	; 0xfffff7c0
    be38:	svclt	0x00084298
    be3c:	ldrbmi	r2, [r0, -r0]!
    be40:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    be44:	svclt	0x0000e7f5
    be48:	andeq	r0, r2, lr, lsr #12
    be4c:	andeq	r0, r2, r2, lsr #12
    be50:	cmnlt	r8, r3, lsl #12
    be54:	ldmdavs	r8, {r3, r9, fp, lr}^
    be58:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    be5c:	addsmi	fp, r0, #24, 30	; 0x60
    be60:	ldmdavs	r8, {r0, r2, r8, ip, lr, pc}
    be64:	svclt	0x00184290
    be68:	svclt	0x00082800
    be6c:	ldrbmi	r2, [r0, -r0]!
    be70:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    be74:	svclt	0x0000e7ee
    be78:	andeq	r0, r2, ip, lsl #12
    be7c:	strdeq	r0, [r2], -r2
    be80:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    be84:			; <UNDEFINED> instruction: 0x47706818
    be88:	strdeq	r1, [r2], -sl
    be8c:	mvnsmi	lr, #737280	; 0xb4000
    be90:	strmi	r4, [r5], -pc, lsl #12
    be94:			; <UNDEFINED> instruction: 0xf932f7ff
    be98:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    be9c:	addsmi	r6, ip, #28, 16	; 0x1c0000
    bea0:	eorle	r4, r9, r6, lsl #12
    bea4:	ldrdls	pc, [r4], #143	; 0x8f
    bea8:	strd	r4, [r5], -r9
    beac:	ldmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    beb0:	stmdavs	r4!, {r3, r5, r6, r8, ip, sp, pc}
    beb4:	andsle	r4, pc, ip, asr #10
    beb8:	ldrdhi	pc, [r8], -r4
    bebc:	strbmi	r4, [r1], -r8, lsr #12
    bec0:	stmda	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bec4:	strmi	r4, [r3], -r1, asr #12
    bec8:	blcs	1d790 <error@@Base+0xc5b4>
    becc:	strtmi	sp, [r8], -lr, ror #3
    bed0:	stmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bed4:	strbmi	r4, [r0], -r7, lsl #12
    bed8:	stmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bedc:	movwle	r4, #21127	; 0x5287
    bee0:			; <UNDEFINED> instruction: 0xf7f64630
    bee4:	strtmi	lr, [r0], -r2, ror #16
    bee8:	mvnshi	lr, #12386304	; 0xbd0000
    beec:			; <UNDEFINED> instruction: 0x46291c7a
    bef0:			; <UNDEFINED> instruction: 0xf7f64640
    bef4:	ldrb	lr, [r3, r6, ror #16]!
    bef8:			; <UNDEFINED> instruction: 0xf7f64630
    befc:	teqcs	r8, r6, asr r8
    bf00:			; <UNDEFINED> instruction: 0xf7f62001
    bf04:			; <UNDEFINED> instruction: 0x4604fc79
    bf08:			; <UNDEFINED> instruction: 0xf7f64628
    bf0c:			; <UNDEFINED> instruction: 0xf04ffc85
    bf10:			; <UNDEFINED> instruction: 0xf04f33ff
    bf14:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    bf18:	movwcs	r2, #776	; 0x308
    bf1c:	cmnvs	r3, r3, lsr #12
    bf20:	adcvs	r6, r0, r3, ror #1
    bf24:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, sp, pc}
    bf28:	ldmdbvs	sl!, {r0, r4, r8, fp, lr}
    bf2c:	strcc	lr, [r0, -r4, asr #19]
    bf30:	subsvs	r4, ip, r9, ror r4
    bf34:	eorsvs	r3, ip, r1, lsl #4
    bf38:			; <UNDEFINED> instruction: 0x61226823
    bf3c:	andle	r4, r5, fp, lsl #5
    bf40:	andcc	r6, r1, #425984	; 0x68000
    bf44:	ldmdavs	fp, {r1, r3, r4, r8, sp, lr}
    bf48:	mvnsle	r4, fp, lsl #5
    bf4c:	strtmi	r4, [r0], -r9, lsl #20
    bf50:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    bf54:	andsvs	r3, r3, r1, lsl #6
    bf58:			; <UNDEFINED> instruction: 0xf922f003
    bf5c:	pop	{r5, r9, sl, lr}
    bf60:	svcmi	0x000583f8
    bf64:			; <UNDEFINED> instruction: 0xe7de447f
    bf68:	andeq	r0, r2, sl, asr #11
    bf6c:			; <UNDEFINED> instruction: 0x000205bc
    bf70:	andeq	r0, r2, r4, lsr r5
    bf74:	andeq	r1, r2, ip, lsr #26
    bf78:	andeq	r0, r2, r0, lsl #10
    bf7c:	stmvs	r0, {r8, ip, sp, pc}
    bf80:	svclt	0x00004770
    bf84:	ldrbmi	r6, [r0, -r0, lsl #18]!
    bf88:			; <UNDEFINED> instruction: 0x4604b410
    bf8c:	strtcc	ip, [r0], #-2319	; 0xfffff6f1
    bf90:	andeq	lr, pc, r4, lsl #17
    bf94:	blmi	14a110 <error@@Base+0x138f34>
    bf98:	svclt	0x00004770
    bf9c:	ldrlt	r3, [r0], #-32	; 0xffffffe0
    bfa0:	stmdagt	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    bfa4:	andeq	lr, pc, r4, lsl #17
    bfa8:	blmi	14a124 <error@@Base+0x138f48>
    bfac:	svclt	0x00004770
    bfb0:	strvc	r2, [r3], -r1, lsl #6
    bfb4:	svclt	0x00004770
    bfb8:	ldrbmi	r7, [r0, -r0, lsl #28]!
    bfbc:	ldrmi	r6, [r9], #-2371	; 0xfffff6bd
    bfc0:	ldrbmi	r6, [r0, -r1, asr #2]!
    bfc4:	ldrbmi	r6, [r0, -r0, asr #18]!
    bfc8:	ldrbmi	r6, [r0, -r0, asr #17]!
    bfcc:	ldrbmi	r6, [r0, -r1, asr #1]!
    bfd0:	ldrbmi	r6, [r0, -r1, lsl #6]!
    bfd4:	ldrbmi	r6, [r0, -r0, lsl #22]!
    bfd8:			; <UNDEFINED> instruction: 0x4604b538
    bfdc:	strmi	r6, [sp], -r0, asr #22
    bfe0:			; <UNDEFINED> instruction: 0xf7f5b108
    bfe4:	cmnvs	r5, #904	; 0x388
    bfe8:	svclt	0x0000bd38
    bfec:	ldrbmi	r6, [r0, -r0, asr #22]!
    bff0:	svcmi	0x00f0e92d
    bff4:			; <UNDEFINED> instruction: 0xf8df4680
    bff8:	addlt	fp, r5, r0, asr #5
    bffc:	ldrbtmi	r4, [fp], #1673	; 0x689
    c000:	svccc	0x00fff1b9
    c004:			; <UNDEFINED> instruction: 0xf1b8bf08
    c008:			; <UNDEFINED> instruction: 0xf0003fff
    c00c:	blmi	feaec33c <error@@Base+0xfeadb160>
    c010:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c014:	blcs	a6088 <error@@Base+0x94eac>
    c018:	addshi	pc, r6, r0
    c01c:			; <UNDEFINED> instruction: 0xf94af007
    c020:			; <UNDEFINED> instruction: 0xf85b4ba7
    c024:	ldmdavs	fp, {r0, r1, ip, sp}
    c028:			; <UNDEFINED> instruction: 0xf0404303
    c02c:	strbmi	r8, [r0], -sp, lsl #1
    c030:			; <UNDEFINED> instruction: 0xf7f84649
    c034:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    c038:	adcshi	pc, r3, r0, asr #32
    c03c:			; <UNDEFINED> instruction: 0xf85b4ba1
    c040:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    c044:			; <UNDEFINED> instruction: 0xf0400798
    c048:	strbmi	r8, [r6], -ip, lsr #1
    c04c:	and	r4, sl, sl, asr #13
    c050:			; <UNDEFINED> instruction: 0xf000280a
    c054:	ldmdavs	fp!, {r1, r2, r3, r5, r7, pc}
    c058:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    c05c:	bcc	858c <pclose@plt+0x62a8>
    c060:			; <UNDEFINED> instruction: 0xf040079a
    c064:			; <UNDEFINED> instruction: 0xf7f8809e
    c068:	mcrrne	12, 7, pc, r1, cr7	; <UNPREDICTABLE>
    c06c:			; <UNDEFINED> instruction: 0xf000d1f0
    c070:	ldrtmi	pc, [r0], -pc, ror #29	; <UNPREDICTABLE>
    c074:			; <UNDEFINED> instruction: 0x46344651
    c078:			; <UNDEFINED> instruction: 0xff08f000
    c07c:			; <UNDEFINED> instruction: 0x46514630
    c080:			; <UNDEFINED> instruction: 0xf7f84655
    c084:	ands	pc, r0, r5, lsl fp	; <UNPREDICTABLE>
    c088:			; <UNDEFINED> instruction: 0x079b683b
    c08c:	addhi	pc, r9, r0, asr #32
    c090:	blx	feb4a078 <error@@Base+0xfeb38e9c>
    c094:	strtmi	r4, [fp], -r2, lsr #12
    c098:			; <UNDEFINED> instruction: 0xf001b2c0
    c09c:	strcc	pc, [r1], #-3489	; 0xfffff25f
    c0a0:	streq	pc, [r0, #-325]	; 0xfffffebb
    c0a4:	vsub.i8	d2, d0, d0
    c0a8:	strbmi	r8, [r4, #-135]	; 0xffffff79
    c0ac:	movweq	lr, #39797	; 0x9b75
    c0b0:			; <UNDEFINED> instruction: 0xf001dbea
    c0b4:			; <UNDEFINED> instruction: 0xf001feab
    c0b8:			; <UNDEFINED> instruction: 0xf7f8f9cd
    c0bc:			; <UNDEFINED> instruction: 0xf1b0fa97
    c0c0:			; <UNDEFINED> instruction: 0x46803fff
    c0c4:	stmdacs	sp, {r0, r2, r3, r5, r6, ip, lr, pc}
    c0c8:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c0cc:	svclt	0x000c683d
    c0d0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    c0d4:	streq	pc, [r3, #-21]	; 0xffffffeb
    c0d8:	stmdacs	sl, {r0, r1, r5, r6, r8, ip, lr, pc}
    c0dc:	rsbs	sp, sp, ip, lsl #2
    c0e0:	blx	fe14a0c8 <error@@Base+0xfe138eec>
    c0e4:			; <UNDEFINED> instruction: 0x079a683b
    c0e8:	cmple	sl, r0, lsl #13
    c0ec:	svccc	0x00fff1b8
    c0f0:			; <UNDEFINED> instruction: 0xf1b8bf18
    c0f4:	rsbsle	r0, r1, sl, lsl #30
    c0f8:	svceq	0x000df1b8
    c0fc:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    c100:	blx	15ca0e8 <error@@Base+0x15b8f0c>
    c104:	rscscc	pc, pc, #16, 2
    c108:			; <UNDEFINED> instruction: 0xf088fa5f
    c10c:	mvnscc	pc, #1073741840	; 0x40000010
    c110:	stc2l	0, cr15, [r6, #-4]!
    c114:	stclle	14, cr1, [r3, #12]!
    c118:			; <UNDEFINED> instruction: 0xf85b4a6b
    c11c:	ldmdavs	r2, {r1, sp}
    c120:	teqle	fp, r0, lsl #20
    c124:			; <UNDEFINED> instruction: 0xf85b4969
    c128:	stmdavs	r9, {r0, ip}
    c12c:			; <UNDEFINED> instruction: 0xdc352900
    c130:	movwcs	lr, #10701	; 0x29cd
    c134:	blx	f4a11c <error@@Base+0xf38f40>
    c138:	bls	b2d4c <error@@Base+0xa1b70>
    c13c:	bl	fec1d998 <error@@Base+0xfec0c7bc>
    c140:	bl	184e154 <error@@Base+0x183cf78>
    c144:	subs	r7, lr, r3, ror #19
    c148:	strbmi	r4, [r0], -r1, ror #20
    c14c:	strbmi	r4, [r9], -r1, ror #22
    c150:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    c154:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c158:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    c15c:	subeq	lr, r2, #2048	; 0x800
    c160:	ldrmi	r2, [r4], -r0, lsl #22
    c164:	movwcs	fp, #7956	; 0x1f14
    c168:	mvnscc	pc, #79	; 0x4f
    c16c:	andeq	lr, r2, #24, 22	; 0x6000
    c170:	bl	1270d78 <error@@Base+0x125fb9c>
    c174:			; <UNDEFINED> instruction: 0xf00773e4
    c178:			; <UNDEFINED> instruction: 0x4640f8b5
    c17c:			; <UNDEFINED> instruction: 0xf0064649
    c180:	strmi	pc, [r0], pc, lsr #31
    c184:	ldrb	r4, [r2, -r9, lsl #13]
    c188:	blx	c4a170 <error@@Base+0xc38f94>
    c18c:	svclt	0x0018280a
    c190:	svccc	0x00fff1b0
    c194:	movwcs	fp, #7956	; 0x1f14
    c198:	rsble	r2, r4, r0, lsl #6
    c19c:			; <UNDEFINED> instruction: 0x0799683b
    c1a0:			; <UNDEFINED> instruction: 0xf001d0f2
    c1a4:			; <UNDEFINED> instruction: 0xf04fff65
    c1a8:			; <UNDEFINED> instruction: 0x460130ff
    c1ac:	pop	{r0, r2, ip, sp, pc}
    c1b0:			; <UNDEFINED> instruction: 0xf7f88ff0
    c1b4:	smmul	sl, fp, sl
    c1b8:			; <UNDEFINED> instruction: 0xf0019002
    c1bc:	stmdals	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    c1c0:			; <UNDEFINED> instruction: 0xf1001a24
    c1c4:	bl	19591c8 <error@@Base+0x1947fec>
    c1c8:	blcc	69950 <error@@Base+0x58774>
    c1cc:	movwcc	lr, #10701	; 0x29cd
    c1d0:	blx	ff0ca1ba <error@@Base+0xff0b8fde>
    c1d4:	mrrcne	11, 0, r9, r8, cr2
    c1d8:			; <UNDEFINED> instruction: 0xe766d1f7
    c1dc:	cdp2	0, 1, cr15, cr6, cr1, {0}
    c1e0:			; <UNDEFINED> instruction: 0xf7f89002
    c1e4:	blls	ca980 <error@@Base+0xb97a4>
    c1e8:	strmi	r2, [r0], r0, lsl #22
    c1ec:	stcle	6, cr4, [r9, #-548]	; 0xfffffddc
    c1f0:	bmi	d9e6cc <error@@Base+0xd8d4f0>
    c1f4:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    c1f8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    c1fc:	ldmdavs	r2, {r0, r3, fp, sp, lr}
    c200:	andsle	r4, pc, sl, lsl #6
    c204:	strtmi	r2, [r9], -r1, lsl #4
    c208:	andcs	r4, r1, #16, 12	; 0x1000000
    c20c:	cdp2	0, 0, cr15, cr8, cr1, {0}
    c210:			; <UNDEFINED> instruction: 0x46514630
    c214:	ldc2	0, cr15, [r8, #-24]!	; 0xffffffe8
    c218:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c21c:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    c220:			; <UNDEFINED> instruction: 0xf85b4b27
    c224:	ldmdavs	fp, {r0, r1, ip, sp}
    c228:	bmi	afaf7c <error@@Base+0xae9da0>
    c22c:	movweq	pc, #4100	; 0x1004	; <UNPREDICTABLE>
    c230:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    c234:	bcs	26284 <error@@Base+0x150a8>
    c238:	movwcs	fp, #3848	; 0xf08
    c23c:	strbmi	fp, [r0], -fp, asr #18
    c240:	ldr	r4, [r3, r9, asr #12]!
    c244:	ldrmi	r3, [r5], -r1, lsl #6
    c248:	stmdaeq	r3, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c24c:	stmibvc	r3!, {r0, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    c250:			; <UNDEFINED> instruction: 0xf7f8e7d9
    c254:	stmdacs	sp, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    c258:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c25c:	ldmdavs	fp!, {r0, r1, r5, r8, ip, lr, pc}
    c260:			; <UNDEFINED> instruction: 0xd19e079b
    c264:	movwls	lr, #10229	; 0x27f5
    c268:			; <UNDEFINED> instruction: 0xf9a2f7f8
    c26c:	strcs	r4, [r1, #-2587]	; 0xfffff5e5
    c270:	strmi	r9, [r9], r2, lsl #22
    c274:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    c278:	strtmi	r4, [sl], -r0, lsl #13
    c27c:	strb	r6, [r2, fp]
    c280:			; <UNDEFINED> instruction: 0xf996f7f8
    c284:	strcs	r9, [r1, #-1281]	; 0xfffffaff
    c288:			; <UNDEFINED> instruction: 0xf1109500
    c28c:			; <UNDEFINED> instruction: 0x463032ff
    c290:	mvnscc	pc, #1073741840	; 0x40000010
    c294:			; <UNDEFINED> instruction: 0xf0064651
    c298:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c29c:	eorcs	sp, sl, r5, asr #1
    c2a0:	cdp2	0, 11, cr15, cr0, cr1, {0}
    c2a4:	andcc	lr, r1, r1, asr #15
    c2a8:			; <UNDEFINED> instruction: 0xf7f8d001
    c2ac:	andlt	pc, r5, r5, asr fp	; <UNPREDICTABLE>
    c2b0:	svcmi	0x00f0e8bd
    c2b4:	ldmdblt	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2b8:	muleq	r1, r6, ip
    c2bc:	andeq	r0, r0, r8, lsr r3
    c2c0:	ldrdeq	r0, [r0], -ip
    c2c4:			; <UNDEFINED> instruction: 0x000001bc
    c2c8:	andeq	r0, r0, r4, lsl r2
    c2cc:	andeq	r0, r0, ip, lsr #5
    c2d0:	andeq	r0, r0, r4, lsr #6
    c2d4:	andeq	r0, r0, r0, ror #4
    c2d8:	andeq	r0, r0, r8, asr #2
    c2dc:	andeq	r0, r0, r0, ror #3
    c2e0:	svcmi	0x00f0e92d
    c2e4:	blhi	1477a0 <error@@Base+0x1365c4>
    c2e8:	rsblt	pc, ip, #14614528	; 0xdf0000
    c2ec:	strdlt	r4, [r7], fp
    c2f0:	tstls	r3, r2
    c2f4:	strcc	lr, [r2], #-2525	; 0xfffff623
    c2f8:			; <UNDEFINED> instruction: 0xf1742b01
    c2fc:	blle	c0cf04 <error@@Base+0xbfbd28>
    c300:			; <UNDEFINED> instruction: 0xf85b4b96
    c304:	ldmdavs	fp, {r0, r1, ip, sp}
    c308:	eorsle	r2, r9, r2, lsl #22
    c30c:			; <UNDEFINED> instruction: 0xffd2f006
    c310:			; <UNDEFINED> instruction: 0xf85b4b93
    c314:	ldmdavs	fp, {r0, r1, ip, sp}
    c318:	teqle	r1, r3, lsl #6
    c31c:	andne	lr, r2, #3620864	; 0x374000
    c320:	rscscc	pc, pc, r1, lsl r1	; <UNPREDICTABLE>
    c324:	mvnscc	pc, #-2147483632	; 0x80000010
    c328:	beq	447b54 <error@@Base+0x436978>
    c32c:	mcr	6, 0, r4, cr9, cr9, {0}
    c330:			; <UNDEFINED> instruction: 0xf7f83a90
    c334:	stmiblt	r0!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    c338:			; <UNDEFINED> instruction: 0xf85b4b8a
    c33c:	ldmdavs	fp, {r0, r1, ip, sp}
    c340:	teqle	sl, r0, lsl #22
    c344:			; <UNDEFINED> instruction: 0xf85b4b88
    c348:	and	sl, r6, r3
    c34c:	blx	14a336 <error@@Base+0x13915a>
    c350:	suble	r2, sp, sl, lsl #16
    c354:			; <UNDEFINED> instruction: 0xf0003001
    c358:			; <UNDEFINED> instruction: 0xf8da8093
    c35c:	ldreq	r3, [r9, r0]
    c360:			; <UNDEFINED> instruction: 0xf001d0f4
    c364:			; <UNDEFINED> instruction: 0xf04ffe85
    c368:			; <UNDEFINED> instruction: 0xf04f34ff
    c36c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    c370:	ldmib	sp, {r2, sl, ip, sp}^
    c374:	andlt	r0, r7, r4, lsl #2
    c378:	blhi	147674 <error@@Base+0x136498>
    c37c:	svchi	0x00f0e8bd
    c380:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    c384:			; <UNDEFINED> instruction: 0xf85b0102
    c388:	ldmdavs	sl, {r0, r1, ip, sp}
    c38c:	subeq	lr, r2, #2048	; 0x800
    c390:	b	13dcdd8 <error@@Base+0x13cbbfc>
    c394:	orrsmi	r7, r9, r2, ror #7
    c398:			; <UNDEFINED> instruction: 0x2000bfbc
    c39c:	blle	11dba8 <error@@Base+0x10c9cc>
    c3a0:	strmi	lr, [r2, #-2525]	; 0xfffff623
    c3a4:	bl	1952e2c <error@@Base+0x1941c50>
    c3a8:			; <UNDEFINED> instruction: 0xf04f0103
    c3ac:	movwls	r3, #1023	; 0x3ff
    c3b0:	movwcs	lr, #10717	; 0x29dd
    c3b4:			; <UNDEFINED> instruction: 0xff96f006
    c3b8:			; <UNDEFINED> instruction: 0xf7f8e7b0
    c3bc:			; <UNDEFINED> instruction: 0xf7f8f917
    c3c0:			; <UNDEFINED> instruction: 0x4604f915
    c3c4:	blx	ff24a3ac <error@@Base+0xff2391d0>
    c3c8:	blx	ff1ca3b0 <error@@Base+0xff1b91d4>
    c3cc:	svclt	0x00182c0d
    c3d0:			; <UNDEFINED> instruction: 0xd1b72c0a
    c3d4:	blx	ff04a3bc <error@@Base+0xff0391e0>
    c3d8:	stmdacs	sp, {r0, r1, r5, r6, r8, r9, fp, lr}
    c3dc:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c3e0:	addhi	pc, pc, r0, asr #32
    c3e4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c3e8:			; <UNDEFINED> instruction: 0x0798681b
    c3ec:			; <UNDEFINED> instruction: 0xe7f1d1b9
    c3f0:			; <UNDEFINED> instruction: 0xf8def7f8
    c3f4:	cdp	12, 0, cr1, cr8, cr3, {2}
    c3f8:			; <UNDEFINED> instruction: 0xf1413a10
    c3fc:	cdp	3, 0, cr0, cr8, cr0, {0}
    c400:	vmov	r3, s17
    c404:	vmov	r0, s16
    c408:			; <UNDEFINED> instruction: 0xf7f81a90
    c40c:	stmdacs	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    c410:			; <UNDEFINED> instruction: 0xf000d1a7
    c414:	mrc	13, 0, APSR_nzcv, cr8, cr13, {0}
    c418:	vmov	r0, s16
    c41c:			; <UNDEFINED> instruction: 0xf0001a90
    c420:	stc	13, cr15, [sp, #212]	; 0xd4
    c424:	vstr	s17, [sp, #16]
    c428:	ldmib	sp, {r0, r2, r9, fp, pc}^
    c42c:	ldrtmi	r6, [r0], -r4, lsl #14
    c430:			; <UNDEFINED> instruction: 0xf7f84639
    c434:	ands	pc, sp, sp, lsr r9	; <UNPREDICTABLE>
    c438:	ldrdpl	pc, [r0], -sl
    c43c:	streq	pc, [r3, #-21]	; 0xffffffeb
    c440:			; <UNDEFINED> instruction: 0xf116d18f
    c444:			; <UNDEFINED> instruction: 0xf1470801
    c448:	stmdacs	sl, {r8, fp}
    c44c:			; <UNDEFINED> instruction: 0xf7f8d01f
    c450:			; <UNDEFINED> instruction: 0xf110f8af
    c454:	rsclt	r3, r0, #-268435441	; 0xf000000f
    c458:	mvnscc	pc, #1073741840	; 0x40000010
    c45c:	blx	ff04846a <error@@Base+0xff03728e>
    c460:	ldcle	8, cr2, [r0], #-0
    c464:	strcc	lr, [r2], #-2525	; 0xfffff623
    c468:	strbmi	r4, [pc], -r6, asr #12
    c46c:	bl	1e5dad4 <error@@Base+0x1e4c8f8>
    c470:	ble	d4d088 <error@@Base+0xd3beac>
    c474:			; <UNDEFINED> instruction: 0xf8baf7f8
    c478:	strmi	r1, [r4], -r2, asr #24
    c47c:			; <UNDEFINED> instruction: 0xe770d1dc
    c480:			; <UNDEFINED> instruction: 0xf896f7f8
    c484:	beq	447cac <error@@Base+0x436ad0>
    c488:	bne	fe447cb0 <error@@Base+0xfe436ad4>
    c48c:			; <UNDEFINED> instruction: 0xf001e7b9
    c490:	mcrne	12, 0, pc, cr4, cr13, {5}	; <UNPREDICTABLE>
    c494:	bmi	dc3988 <error@@Base+0xdb27ac>
    c498:			; <UNDEFINED> instruction: 0xf85b4b36
    c49c:			; <UNDEFINED> instruction: 0xf85b2002
    c4a0:	ldmdavs	r2, {r0, r1, ip, sp}
    c4a4:	tstmi	r3, #1769472	; 0x1b0000
    c4a8:			; <UNDEFINED> instruction: 0xf000d131
    c4ac:			; <UNDEFINED> instruction: 0x4625ffd3
    c4b0:			; <UNDEFINED> instruction: 0xf7f83d01
    c4b4:			; <UNDEFINED> instruction: 0x1c6bfa51
    c4b8:	blne	cc0ca8 <error@@Base+0xcafacc>
    c4bc:	mvnvc	lr, #105472	; 0x19c00
    c4c0:	movwcs	lr, #18893	; 0x49cd
    c4c4:	blmi	ac6390 <error@@Base+0xab51b4>
    c4c8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c4cc:	bllt	e6540 <error@@Base+0xd5364>
    c4d0:			; <UNDEFINED> instruction: 0xf85b4b28
    c4d4:	ldmdavs	fp, {r0, r1, ip, sp}
    c4d8:			; <UNDEFINED> instruction: 0xdc1a2b00
    c4dc:	strb	r1, [r4, r4, asr #28]!
    c4e0:	strtmi	r4, [r9], -r8, lsr #12
    c4e4:			; <UNDEFINED> instruction: 0xf0012200
    c4e8:	mrc	12, 0, APSR_nzcv, cr8, cr11, {4}
    c4ec:	vmov	r0, s16
    c4f0:			; <UNDEFINED> instruction: 0xf0061a90
    c4f4:	asrlt	pc, r9, #23	; <UNPREDICTABLE>
    c4f8:	strcc	lr, [r4], #-2525	; 0xfffff623
    c4fc:	strcc	lr, [r2], #-2509	; 0xfffff633
    c500:	strdcc	lr, [r1], -r8
    c504:	svcge	0x002df43f
    c508:			; <UNDEFINED> instruction: 0xf870f7f8
    c50c:	andcs	lr, r1, sl, lsl r7
    c510:	blmi	6864b4 <error@@Base+0x6752d8>
    c514:	andcs	r2, r0, #4194304	; 0x400000
    c518:			; <UNDEFINED> instruction: 0xf85b4628
    c51c:	andsvs	r3, sl, r3
    c520:	blmi	4064a4 <error@@Base+0x3f52c8>
    c524:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c528:	blcs	2659c <error@@Base+0x153c0>
    c52c:	svcge	0x0021f43f
    c530:	andls	r2, r1, r1, lsl #8
    c534:	bcs	447da0 <error@@Base+0x436bc4>
    c538:	bcc	fe447da4 <error@@Base+0xfe436bc8>
    c53c:	beq	447da4 <error@@Base+0x436bc8>
    c540:	bne	fe447da8 <error@@Base+0xfe436bcc>
    c544:			; <UNDEFINED> instruction: 0xf0069400
    c548:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    c54c:	svcge	0x0011f43f
    c550:			; <UNDEFINED> instruction: 0xf001202a
    c554:	smusd	ip, r7, sp
    c558:	andeq	lr, r1, r8, lsr #19
    c55c:	andeq	r0, r0, r8, lsr r3
    c560:	ldrdeq	r0, [r0], -ip
    c564:	andeq	r0, r0, r8, asr #2
    c568:			; <UNDEFINED> instruction: 0x000001bc
    c56c:	andeq	r0, r0, r4, lsr #6
    c570:	andeq	r0, r0, r4, lsl r2
    c574:	andeq	r0, r0, ip, lsr #5
    c578:	andeq	r0, r0, r0, ror #3
    c57c:	cfstr64ne	mvdx11, [pc], {248}	; 0xf8
    c580:	svclt	0x00084e19
    c584:	svccc	0x00fff1b0
    c588:	strmi	r4, [sp], -r4, lsl #12
    c58c:	tstle	r4, lr, ror r4
    c590:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    c594:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    c598:			; <UNDEFINED> instruction: 0xf7f8bdf8
    c59c:	teqlt	r8, r9, lsl #17	; <UNPREDICTABLE>
    c5a0:	stmdacs	sp, {r1, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c5a4:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c5a8:	strcc	sp, [r1], #-27	; 0xffffffe5
    c5ac:	streq	pc, [r0, #-325]	; 0xfffffebb
    c5b0:			; <UNDEFINED> instruction: 0xf81cf7f8
    c5b4:	mvnsle	r1, r2, asr #24
    c5b8:			; <UNDEFINED> instruction: 0xf6444b0d
    c5bc:	ldmpl	r3!, {r0, r8, r9, sl}^
    c5c0:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    c5c4:			; <UNDEFINED> instruction: 0xf114e003
    c5c8:			; <UNDEFINED> instruction: 0xf14534ff
    c5cc:			; <UNDEFINED> instruction: 0xf7f835ff
    c5d0:	andcc	pc, r1, r3, asr #19
    c5d4:	blx	9d6614 <error@@Base+0x9c5438>
    c5d8:	ldmle	r4!, {r8, r9, ip, sp, lr, pc}^
    c5dc:	ldrble	r0, [r7], #2011	; 0x7db
    c5e0:			; <UNDEFINED> instruction: 0xf7f8e7f1
    c5e4:			; <UNDEFINED> instruction: 0xe7e7f9b9
    c5e8:	andeq	lr, r1, r8, lsl #14
    c5ec:	andeq	r0, r0, r0, asr r1
    c5f0:	muleq	r0, r4, r1
    c5f4:	svcmi	0x00f0e92d
    c5f8:	addlt	r4, r7, r4, lsl #12
    c5fc:			; <UNDEFINED> instruction: 0x460f4610
    c600:			; <UNDEFINED> instruction: 0xf9bcf005
    c604:	ldrtmi	r4, [r9], -r6, lsr #12
    c608:	andsge	pc, ip, #14614528	; 0xdf0000
    c60c:			; <UNDEFINED> instruction: 0x460444fa
    c610:			; <UNDEFINED> instruction: 0xf0054630
    c614:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    c618:	blne	1832b8 <error@@Base+0x1720dc>
    c61c:	stcle	13, cr2, [r9], {-0}
    c620:	sbcshi	pc, r4, r0, asr #32
    c624:			; <UNDEFINED> instruction: 0xf85a4b81
    c628:	ldmdavs	fp, {r0, r1, ip, sp}
    c62c:			; <UNDEFINED> instruction: 0xb007b9b3
    c630:	svchi	0x00f0e8bd
    c634:	andeq	pc, r1, pc, rrx
    c638:			; <UNDEFINED> instruction: 0xfff2f004
    c63c:	strmi	r4, [r2], -fp, lsl #12
    c640:	strtmi	r2, [r8], -r0, lsl #2
    c644:	smlabtne	r1, sp, r9, lr
    c648:	tstls	r0, r1, lsl #2
    c64c:			; <UNDEFINED> instruction: 0xf810f7ff
    c650:			; <UNDEFINED> instruction: 0xf85a4b76
    c654:	ldmdavs	fp, {r0, r1, ip, sp}
    c658:	rscle	r2, r8, r0, lsl #22
    c65c:	andlt	r2, r7, r1
    c660:	svcmi	0x00f0e8bd
    c664:	stmiblt	r0, {r1, r2, ip, sp, lr, pc}
    c668:			; <UNDEFINED> instruction: 0x46394630
    c66c:			; <UNDEFINED> instruction: 0xf820f7f8
    c670:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    c674:	adchi	pc, r2, r0, asr #32
    c678:			; <UNDEFINED> instruction: 0xffd2f004
    c67c:			; <UNDEFINED> instruction: 0xf06f4605
    c680:	strmi	r0, [r9], r1
    c684:			; <UNDEFINED> instruction: 0xffccf004
    c688:	b	15d148 <error@@Base+0x14bf6c>
    c68c:	bl	1dcf6b8 <error@@Base+0x1dbe4dc>
    c690:	strtmi	r0, [r8], r9, lsl #6
    c694:	strcs	fp, [r1, #-4012]	; 0xfffff054
    c698:			; <UNDEFINED> instruction: 0xf1bc2500
    c69c:	svclt	0x00083fff
    c6a0:	streq	pc, [r1, #-69]	; 0xffffffbb
    c6a4:	tstls	r5, r4
    c6a8:	suble	r2, r8, r0, lsl #26
    c6ac:			; <UNDEFINED> instruction: 0xf3402c00
    c6b0:	ldmib	sp, {r0, r3, r4, r5, r7, pc}^
    c6b4:	ldrbmi	r0, [sp], -r4, lsl #2
    c6b8:	stmdaeq	r1, {r9, fp, sp, lr, pc}
    c6bc:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
    c6c0:			; <UNDEFINED> instruction: 0xf04fbf18
    c6c4:	adcsmi	r0, r0, #65536	; 0x10000
    c6c8:	movweq	lr, #31601	; 0x7b71
    c6cc:	tsteq	r1, r8	; <UNPREDICTABLE>
    c6d0:			; <UNDEFINED> instruction: 0x2100bfb8
    c6d4:	add	fp, sl, r9, ror #2
    c6d8:	adcmi	r3, ip, #4194304	; 0x400000
    c6dc:	ldmib	sp, {r1, r2, r4, ip, lr, pc}^
    c6e0:			; <UNDEFINED> instruction: 0xf0082304
    c6e4:	adcsmi	r0, r2, #1073741824	; 0x40000000
    c6e8:	svclt	0x00b841bb
    c6ec:	stmdbcs	r0, {r8, sp}
    c6f0:			; <UNDEFINED> instruction: 0x4630d17d
    c6f4:			; <UNDEFINED> instruction: 0xf7ff4639
    c6f8:	mcrrne	13, 15, pc, sl, cr3	; <UNPREDICTABLE>
    c6fc:	svclt	0x00084606
    c700:	svccc	0x00fff1b0
    c704:	mvnle	r4, pc, lsl #12
    c708:	bleq	1875a0 <error@@Base+0x1763c4>
    c70c:	ldc2	0, cr15, [ip], #-8
    c710:	mcrrmi	8, 4, r4, r8, cr7
    c714:	ldrtmi	r2, [r2], -r0, lsl #2
    c718:			; <UNDEFINED> instruction: 0xf85a463b
    c71c:	strcs	r5, [r1], -r0
    c720:	eorvs	r4, r9, r5, asr #16
    c724:	andmi	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    c728:			; <UNDEFINED> instruction: 0xf85a6021
    c72c:	stmib	sp, {}^	; <UNPREDICTABLE>
    c730:	stmdavs	r0, {r0, r8, r9, fp, ip}
    c734:	stmdacc	r1, {r9, sl, ip, pc}
    c738:			; <UNDEFINED> instruction: 0xff9af7fe
    c73c:	ldmdbmi	lr!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c740:	andpl	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    c744:	stmdbcc	r1, {r0, r3, r5, fp, sp, lr}
    c748:	blle	31d180 <error@@Base+0x30bfa4>
    c74c:			; <UNDEFINED> instruction: 0xf006e017
    c750:	strbmi	pc, [r0, #-3271]	; 0xfffff339	; <UNPREDICTABLE>
    c754:	bl	1c5df74 <error@@Base+0x1c4cd98>
    c758:	strmi	r0, [pc], -r9, lsl #6
    c75c:	stmdavs	r9!, {r0, r1, r2, r3, r4, r6, r9, fp, ip, lr, pc}
    c760:	adcmi	r3, r1, #16384	; 0x4000
    c764:	ldrtmi	sp, [r0], -fp, lsl #26
    c768:			; <UNDEFINED> instruction: 0xf7ff4639
    c76c:	strcc	pc, [r1], #-3137	; 0xfffff3bf
    c770:	strmi	r1, [r6], -fp, asr #24
    c774:			; <UNDEFINED> instruction: 0xf1b0bf08
    c778:			; <UNDEFINED> instruction: 0x460f3fff
    c77c:			; <UNDEFINED> instruction: 0xf002d1e7
    c780:	stmdbmi	lr!, {r0, r1, sl, fp, ip, sp, lr, pc}
    c784:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    c788:	cmnlt	r9, #589824	; 0x90000
    c78c:			; <UNDEFINED> instruction: 0xf8daf7f7
    c790:	ldrtmi	r4, [r0], -r8, lsr #24
    c794:			; <UNDEFINED> instruction: 0xf04f4639
    c798:			; <UNDEFINED> instruction: 0xf85a0800
    c79c:			; <UNDEFINED> instruction: 0xf8c44004
    c7a0:			; <UNDEFINED> instruction: 0xf0048000
    c7a4:	stmdavs	r8!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c7a8:	ldrtmi	r2, [r2], -r1, lsl #2
    c7ac:	stmdacc	r1, {r0, r1, r3, r4, r5, r9, sl, lr}
    c7b0:	andhi	pc, r4, sp, asr #17
    c7b4:			; <UNDEFINED> instruction: 0xf7ff9100
    c7b8:	ldr	pc, [r8, -pc, ror #17]!
    c7bc:	tstcs	r0, r0, lsr #16
    c7c0:	andlt	r4, r7, r8, ror r4
    c7c4:	svcmi	0x00f0e8bd
    c7c8:	stclt	0, cr15, [r8, #-16]
    c7cc:	andcs	r1, r0, r4, lsr #20
    c7d0:			; <UNDEFINED> instruction: 0xff26f004
    c7d4:	strmi	r4, [fp], -r2, lsl #12
    c7d8:	tstcs	r1, r0, lsr #12
    c7dc:	stmib	sp, {sl, sp}^
    c7e0:			; <UNDEFINED> instruction: 0xf7ff1400
    c7e4:			; <UNDEFINED> instruction: 0xe71df8d9
    c7e8:			; <UNDEFINED> instruction: 0xf940f7f7
    c7ec:	ldmdbmi	r2, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c7f0:	ldmib	sp, {sp}^
    c7f4:	strcs	r2, [r1], -r4, lsl #6
    c7f8:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    c7fc:	andeq	lr, r1, sp, asr #19
    c800:	strls	r6, [r0], -r8, lsl #16
    c804:	strtmi	r1, [r8], #-2816	; 0xfffff500
    c808:			; <UNDEFINED> instruction: 0xf7fe3801
    c80c:	blmi	20c4d8 <error@@Base+0x1fb2fc>
    c810:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c814:	blcs	26888 <error@@Base+0x156ac>
    c818:	svcge	0x0009f43f
    c81c:			; <UNDEFINED> instruction: 0x4642e71e
    c820:	ldrb	r4, [r9, fp, asr #12]
    c824:	ldrb	r4, [r1, -r3, lsr #13]!
    c828:	andeq	lr, r1, r8, lsl #13
    c82c:	andeq	r0, r0, r0, lsl #5
    c830:	andeq	r0, r0, r8, asr #3
    c834:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c838:	andeq	r0, r0, r0, lsl #4
    c83c:	ldrdeq	r0, [r0], -r8
    c840:	andeq	ip, r0, ip, asr #16
    c844:	blmi	b9f100 <error@@Base+0xb8df24>
    c848:	push	{r1, r3, r4, r5, r6, sl, lr}
    c84c:	strdlt	r4, [r4], r0
    c850:			; <UNDEFINED> instruction: 0x460458d3
    c854:			; <UNDEFINED> instruction: 0xf8df460d
    c858:	ldmdavs	fp, {r2, r3, r5, r7, pc}
    c85c:			; <UNDEFINED> instruction: 0xf04f9303
    c860:			; <UNDEFINED> instruction: 0xf0010300
    c864:	ldrbtmi	pc, [r8], #3925	; 0xf55	; <UNPREDICTABLE>
    c868:	svclt	0x00081c4b
    c86c:	svccc	0x00fff1b0
    c870:	stfcsd	f5, [r2], {40}	; 0x28
    c874:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    c878:	stmdami	r3!, {r0, r4, r8, r9, fp, ip, lr, pc}
    c87c:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
    c880:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
    c884:	stc2	0, cr15, [sl], #16
    c888:	blmi	75f110 <error@@Base+0x74df34>
    c88c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c890:	blls	e6900 <error@@Base+0xd5724>
    c894:	qsuble	r4, sl, lr
    c898:	pop	{r2, ip, sp, pc}
    c89c:			; <UNDEFINED> instruction: 0xf7f781f0
    c8a0:	strmi	pc, [r6], -fp, lsr #31
    c8a4:	mvnle	r2, r0, lsl #16
    c8a8:	mcr2	7, 4, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    c8ac:			; <UNDEFINED> instruction: 0xf8584b18
    c8b0:	ldmdavs	sl, {r0, r1, ip, sp}
    c8b4:	mrc2	7, 4, pc, cr14, cr15, {7}
    c8b8:			; <UNDEFINED> instruction: 0x46314816
    c8bc:			; <UNDEFINED> instruction: 0xf0044478
    c8c0:	strb	pc, [r1, sp, lsl #25]!	; <UNPREDICTABLE>
    c8c4:	strmi	r4, [pc], -r6, lsl #12
    c8c8:	mrc2	7, 7, pc, cr2, cr7, {7}
    c8cc:	bicsle	r2, r0, r0, lsl #16
    c8d0:			; <UNDEFINED> instruction: 0xf8584b11
    c8d4:	ldmdavs	fp, {r0, r1, ip, sp}
    c8d8:	blmi	37adec <error@@Base+0x369c10>
    c8dc:			; <UNDEFINED> instruction: 0x46394630
    c8e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c8e4:			; <UNDEFINED> instruction: 0xf7ff681a
    c8e8:	strb	pc, [sp, r5, lsl #29]	; <UNPREDICTABLE>
    c8ec:			; <UNDEFINED> instruction: 0x46394630
    c8f0:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    c8f4:			; <UNDEFINED> instruction: 0xf7f5e7f1
    c8f8:	svclt	0x0000eb90
    c8fc:	andeq	lr, r1, ip, asr #8
    c900:	muleq	r0, ip, r1
    c904:	andeq	lr, r1, lr, lsr #8
    c908:	ldrdeq	ip, [r0], -r2
    c90c:	andeq	lr, r1, r8, lsl #8
    c910:	andeq	r0, r0, r8, lsr r2
    c914:	andeq	ip, r0, r4, ror r7
    c918:	andeq	r0, r0, r0, lsl #5
    c91c:	tstcs	r0, r4, lsl sl
    c920:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    c924:	addlt	fp, r7, r0, lsl #10
    c928:			; <UNDEFINED> instruction: 0x466858d3
    c92c:	movwls	r6, #22555	; 0x581b
    c930:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c934:			; <UNDEFINED> instruction: 0xff70f004
    c938:	cdp2	0, 14, cr15, cr0, cr4, {0}
    c93c:	ldrdeq	lr, [r0, -sp]
    c940:	svclt	0x00091c4b
    c944:	svccc	0x00fff1b0
    c948:	andcs	r9, r1, #8192	; 0x2000
    c94c:	svclt	0x00082000
    c950:			; <UNDEFINED> instruction: 0xf7ff2100
    c954:	bmi	24c298 <error@@Base+0x23b0bc>
    c958:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    c95c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c960:	subsmi	r9, sl, r5, lsl #22
    c964:	andlt	sp, r7, r2, lsl #2
    c968:	blx	14aae6 <error@@Base+0x13990a>
    c96c:	bl	154a948 <error@@Base+0x153976c>
    c970:	andeq	lr, r1, r2, ror r3
    c974:	muleq	r0, ip, r1
    c978:	andeq	lr, r1, sl, lsr r3
    c97c:			; <UNDEFINED> instruction: 0xf7f7b5d0
    c980:	ldcmi	15, cr15, [fp], {101}	; 0x65
    c984:	bllt	141db7c <error@@Base+0x140c9a0>
    c988:	blx	fffc8998 <error@@Base+0xfffb77bc>
    c98c:	cdp2	0, 11, cr15, cr6, cr4, {0}
    c990:	mcr2	7, 0, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    c994:	strmi	r4, [pc], -r6, lsl #12
    c998:	stc2	7, cr15, [r2], #1020	; 0x3fc
    c99c:	movwcc	r4, #5643	; 0x160b
    c9a0:			; <UNDEFINED> instruction: 0xf1b0bf08
    c9a4:	blmi	4dc9a8 <error@@Base+0x4cb7cc>
    c9a8:	stmiapl	r4!, {r4, ip, lr, pc}^
    c9ac:	bcc	66a3c <error@@Base+0x55860>
    c9b0:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    c9b4:	stmdacc	r1, {r5, fp, sp, lr}
    c9b8:	cdp2	0, 3, cr15, cr2, cr4, {0}
    c9bc:	svclt	0x000842b9
    c9c0:			; <UNDEFINED> instruction: 0xd01342b0
    c9c4:	ldrhmi	lr, [r0], #141	; 0x8d
    c9c8:	svclt	0x00a8f7ff
    c9cc:	andcs	r5, r0, r3, ror #17
    c9d0:	ldrhmi	lr, [r0], #141	; 0x8d
    c9d4:	ldmdavs	sl, {r8, sp}
    c9d8:			; <UNDEFINED> instruction: 0xf7ff3a01
    c9dc:	stmdami	r6, {r0, r1, r3, r9, sl, fp, ip, sp, pc}
    c9e0:	pop	{r8, sp}
    c9e4:	ldrbtmi	r4, [r8], #-208	; 0xffffff30
    c9e8:	bllt	ffe48a00 <error@@Base+0xffe37824>
    c9ec:	svclt	0x0000bdd0
    c9f0:	andeq	lr, r1, r0, lsl r3
    c9f4:	andeq	r0, r0, r0, lsl #4
    c9f8:	andeq	ip, r0, lr, lsl #13
    c9fc:			; <UNDEFINED> instruction: 0x4616b5f8
    ca00:	strmi	r4, [ip], -r5, lsl #12
    ca04:	mrc2	7, 2, pc, cr4, cr7, {7}
    ca08:	ldrbtmi	r4, [pc], #-3860	; ca10 <pclose@plt+0xa72c>
    ca0c:	blmi	538f94 <error@@Base+0x527db8>
    ca10:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ca14:			; <UNDEFINED> instruction: 0x4632b9bb
    ca18:	strtmi	r4, [r1], -r8, lsr #12
    ca1c:	ldrhtmi	lr, [r8], #141	; 0x8d
    ca20:	stcllt	7, cr15, [r8, #1020]!	; 0x3fc
    ca24:	andle	r3, r5, r1
    ca28:			; <UNDEFINED> instruction: 0xff96f7f7
    ca2c:	mvnsle	r2, sl, lsl #16
    ca30:	ldc2l	7, cr15, [ip, #988]	; 0x3dc
    ca34:	ldc2	7, cr15, [ip, #988]!	; 0x3dc
    ca38:	ldmpl	fp!, {r0, r3, r8, r9, fp, lr}^
    ca3c:			; <UNDEFINED> instruction: 0x4605681b
    ca40:	blcs	1e278 <error@@Base+0xd09c>
    ca44:	strtmi	sp, [r8], -r7, ror #1
    ca48:			; <UNDEFINED> instruction: 0xf7ff4621
    ca4c:			; <UNDEFINED> instruction: 0x4632fd97
    ca50:	strtmi	r4, [r1], -r8, lsr #12
    ca54:	ldrhtmi	lr, [r8], #141	; 0x8d
    ca58:	stcllt	7, cr15, [ip, #1020]	; 0x3fc
    ca5c:	andeq	lr, r1, sl, lsl #5
    ca60:	andeq	r0, r0, r0, lsl #5
    ca64:			; <UNDEFINED> instruction: 0xf7f7b538
    ca68:	stcmi	15, cr15, [pc], {69}	; 0x45
    ca6c:	stmiblt	r0!, {r2, r3, r4, r5, r6, sl, lr}
    ca70:	ldc2	7, cr15, [lr, #988]	; 0x3dc
    ca74:	strmi	r2, [fp], -r1, lsl #16
    ca78:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    ca7c:	ble	1e28c <error@@Base+0xd0b0>
    ca80:	stcmi	13, cr11, [sl, #-224]	; 0xffffff20
    ca84:	rscscc	pc, pc, r2, lsl r1	; <UNPREDICTABLE>
    ca88:	mvnscc	pc, r3, asr #2
    ca8c:	ldmdavs	sl, {r0, r1, r5, r6, r8, fp, ip, lr}
    ca90:	ldrhtmi	lr, [r8], -sp
    ca94:			; <UNDEFINED> instruction: 0xf7ff3a01
    ca98:	stmdami	r5, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    ca9c:	pop	{r8, sp}
    caa0:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
    caa4:	bllt	fe6c8abc <error@@Base+0xfe6b78e0>
    caa8:	andeq	lr, r1, r8, lsr #4
    caac:	andeq	r0, r0, r0, lsl #4
    cab0:	andeq	ip, r0, lr, ror #11
    cab4:	mvnsmi	lr, sp, lsr #18
    cab8:	strmi	r4, [pc], -r6, lsl #12
    cabc:	stc2l	7, cr15, [ip, #-988]	; 0xfffffc24
    cac0:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cac4:	strdcc	r4, [r1, -r8]
    cac8:			; <UNDEFINED> instruction: 0xf1b0bf08
    cacc:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
    cad0:	stc2l	7, cr15, [r2, #-988]	; 0xfffffc24
    cad4:	strmi	r1, [r4], -fp, asr #24
    cad8:			; <UNDEFINED> instruction: 0xf1b0bf08
    cadc:			; <UNDEFINED> instruction: 0x460d3fff
    cae0:			; <UNDEFINED> instruction: 0x463bd017
    cae4:			; <UNDEFINED> instruction: 0xf0044632
    cae8:	adcmi	pc, r0, #442368	; 0x6c000
    caec:	bl	1cde320 <error@@Base+0x1ccd144>
    caf0:	strmi	r0, [r2], -r5, lsl #2
    caf4:			; <UNDEFINED> instruction: 0xf114db03
    caf8:			; <UNDEFINED> instruction: 0xf14532ff
    cafc:	stcmi	3, cr3, [sp], {255}	; 0xff
    cb00:			; <UNDEFINED> instruction: 0x46104619
    cb04:	andcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    cb08:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cb0c:			; <UNDEFINED> instruction: 0xf7ff681a
    cb10:	stmdami	r9, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    cb14:	pop	{r8, sp}
    cb18:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
    cb1c:	bllt	17c8b34 <error@@Base+0x17b7958>
    cb20:	tstcs	r0, r6, lsl #16
    cb24:			; <UNDEFINED> instruction: 0xf0044478
    cb28:			; <UNDEFINED> instruction: 0xf7f7fbd5
    cb2c:	strb	pc, [pc, pc, lsl #29]	; <UNPREDICTABLE>
    cb30:	ldrdeq	lr, [r1], -r0
    cb34:	andeq	r0, r0, r8, lsr r2
    cb38:			; <UNDEFINED> instruction: 0x0000c5b2
    cb3c:	andeq	ip, r0, ip, lsl #11
    cb40:			; <UNDEFINED> instruction: 0xf7f7b508
    cb44:	bmi	3caef8 <error@@Base+0x3b9d1c>
    cb48:			; <UNDEFINED> instruction: 0xf010447a
    cb4c:	andle	r0, r2, r1, lsl #6
    cb50:	ldmpl	r3, {r2, r3, r8, r9, fp, lr}^
    cb54:	usada8eq	r1, fp, r8, r6
    cb58:	stmdbmi	fp, {r0, r1, r8, sl, ip, lr, pc}
    cb5c:	stmdavs	r9, {r0, r4, r6, fp, ip, lr}
    cb60:	strbeq	r4, [r1, -fp, lsl #8]
    cb64:	stmdbmi	r9, {r0, r1, r8, sl, ip, lr, pc}
    cb68:	stmdavs	r9, {r0, r4, r6, fp, ip, lr}
    cb6c:	streq	r4, [r1, -fp, lsl #8]
    cb70:	stmdbmi	r7, {r0, r1, r8, sl, ip, lr, pc}
    cb74:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
    cb78:			; <UNDEFINED> instruction: 0x46184413
    cb7c:	svclt	0x0000bd08
    cb80:	andeq	lr, r1, ip, asr #2
    cb84:	andeq	r0, r0, r8, lsl #6
    cb88:	andeq	r0, r0, r8, lsl #4
    cb8c:	andeq	r0, r0, r4, asr r2
    cb90:	andeq	r0, r0, r4, ror r2
    cb94:			; <UNDEFINED> instruction: 0xf7f7b508
    cb98:	bmi	3caea4 <error@@Base+0x3b9cc8>
    cb9c:			; <UNDEFINED> instruction: 0xf010447a
    cba0:	andle	r0, r2, r1, lsl #6
    cba4:	ldmpl	r3, {r2, r3, r8, r9, fp, lr}^
    cba8:	usada8eq	r1, fp, r8, r6
    cbac:	stmdbmi	fp, {r0, r1, r8, sl, ip, lr, pc}
    cbb0:	stmdavs	r9, {r0, r4, r6, fp, ip, lr}
    cbb4:	strbeq	r4, [r1, -fp, lsl #8]
    cbb8:	stmdbmi	r9, {r0, r1, r8, sl, ip, lr, pc}
    cbbc:	stmdavs	r9, {r0, r4, r6, fp, ip, lr}
    cbc0:	streq	r4, [r1, -fp, lsl #8]
    cbc4:	stmdbmi	r7, {r0, r1, r8, sl, ip, lr, pc}
    cbc8:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
    cbcc:			; <UNDEFINED> instruction: 0x46184413
    cbd0:	svclt	0x0000bd08
    cbd4:	strdeq	lr, [r1], -r8
    cbd8:	andeq	r0, r0, ip, asr #6
    cbdc:	andeq	r0, r0, r4, lsr r3
    cbe0:	andeq	r0, r0, r0, lsl #6
    cbe4:			; <UNDEFINED> instruction: 0x000001b8
    cbe8:	ldrbmi	lr, [r0, sp, lsr #18]!
    cbec:	ldfmis	f2, [pc, #-4]	; cbf0 <pclose@plt+0xa90c>
    cbf0:	ldrbtmi	fp, [sp], #-130	; 0xffffff7e
    cbf4:	blx	1e6cb8 <error@@Base+0x1d5adc>
    cbf8:	strbmi	pc, [r0], -r1, lsl #16	; <UNPREDICTABLE>
    cbfc:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc00:	strmi	r2, [r6], -r1, lsl #2
    cc04:			; <UNDEFINED> instruction: 0xf7f54640
    cc08:	blx	fec47230 <error@@Base+0xfec36054>
    cc0c:	strmi	pc, [r1], r0, lsl #7
    cc10:			; <UNDEFINED> instruction: 0x2e00095b
    cc14:	sadd16mi	fp, ip, r4
    cc18:	ldmiblt	ip, {r0, sl, sp}^
    cc1c:	ldrdge	pc, [r4], -r5
    cc20:			; <UNDEFINED> instruction: 0x4630463a
    cc24:			; <UNDEFINED> instruction: 0xf7f54651
    cc28:	stmiavs	r9!, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    cc2c:			; <UNDEFINED> instruction: 0x4648463a
    cc30:			; <UNDEFINED> instruction: 0xf7f59101
    cc34:	stmdbls	r1, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    cc38:			; <UNDEFINED> instruction: 0xf7f54608
    cc3c:			; <UNDEFINED> instruction: 0x4650e9b6
    cc40:	ldmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc44:	stmib	r5, {r5, r9, sl, lr}^
    cc48:			; <UNDEFINED> instruction: 0xf8c56901
    cc4c:	andlt	r8, r2, r0
    cc50:			; <UNDEFINED> instruction: 0x87f0e8bd
    cc54:			; <UNDEFINED> instruction: 0xf7f5b108
    cc58:			; <UNDEFINED> instruction: 0xb126e9a8
    cc5c:			; <UNDEFINED> instruction: 0xf7f54630
    cc60:	andcs	lr, r1, r4, lsr #19
    cc64:	strdcs	lr, [r1], -r3
    cc68:	svclt	0x0000e7f1
    cc6c:	muleq	r2, r2, r0
    cc70:	stmdacs	r8, {r4, r5, r8, r9, fp, lr}
    cc74:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    cc78:	ldrmi	r4, [r6], -pc, lsr #24
    cc7c:	ldmdavs	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    cc80:	blcs	40d44 <error@@Base+0x2fb68>
    cc84:	ldmdacs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    cc88:	strmi	r4, [r4], -sp, lsl #12
    cc8c:	sbclt	sp, r0, #1900544	; 0x1d0000
    cc90:	blx	4cac78 <error@@Base+0x4b9a9c>
    cc94:			; <UNDEFINED> instruction: 0x4620bb10
    cc98:			; <UNDEFINED> instruction: 0xf7f84e28
    cc9c:	ldrbtmi	pc, [lr], #-3377	; 0xfffff2cf	; <UNPREDICTABLE>
    cca0:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    cca4:	strcs	fp, [r2], #-3860	; 0xfffff0ec
    cca8:	blcs	15cb4 <error@@Base+0x4ad8>
    ccac:			; <UNDEFINED> instruction: 0x4628dc30
    ccb0:			; <UNDEFINED> instruction: 0xf834f7f7
    ccb4:	bmi	8b931c <error@@Base+0x8a8140>
    ccb8:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ccbc:			; <UNDEFINED> instruction: 0x4628b9b3
    ccc0:			; <UNDEFINED> instruction: 0xff68f7ff
    ccc4:	strtmi	r4, [r0], -r4, lsl #8
    ccc8:			; <UNDEFINED> instruction: 0xf7f8bd70
    cccc:	stmdblt	r8!, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ccd0:			; <UNDEFINED> instruction: 0x46214630
    ccd4:	ldc2	7, cr15, [sl, #-992]!	; 0xfffffc20
    ccd8:	sbcsle	r2, ip, r0, lsl #16
    ccdc:	strtmi	r2, [r0], -r0, lsl #8
    cce0:	stmdblt	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    cce4:	ldrbtcc	pc, [pc], #79	; ccec <pclose@plt+0xaa08>	; <UNPREDICTABLE>
    cce8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ccec:			; <UNDEFINED> instruction: 0x46296892
    ccf0:			; <UNDEFINED> instruction: 0xf8134413
    ccf4:			; <UNDEFINED> instruction: 0xf7f60c01
    ccf8:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ccfc:	ubfx	sp, pc, #1, #15
    cd00:			; <UNDEFINED> instruction: 0xf06f4610
    cd04:			; <UNDEFINED> instruction: 0xf7f80401
    cd08:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    cd0c:	strb	sp, [r9, r7, ror #3]!
    cd10:			; <UNDEFINED> instruction: 0x462968b2
    cd14:			; <UNDEFINED> instruction: 0xf8134413
    cd18:			; <UNDEFINED> instruction: 0xf7f60c01
    cd1c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cd20:	ldmib	r6, {r0, r2, r6, r7, r8, ip, lr, pc}^
    cd24:	ldrmi	r3, [r3], #-514	; 0xfffffdfe
    cd28:	stceq	8, cr15, [r1], {19}
    cd2c:			; <UNDEFINED> instruction: 0xff08f7ff
    cd30:	ldr	r4, [ip, r4, lsl #8]!
    cd34:	andeq	lr, r1, lr, lsl r0
    cd38:	andeq	r0, r0, r0, asr r3
    cd3c:	andeq	r0, r2, r6, ror #31
    cd40:	andeq	r0, r2, ip, asr #31
    cd44:	strmi	fp, [r1], -r8, lsl #10
    cd48:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    cd4c:			; <UNDEFINED> instruction: 0xf7f56918
    cd50:	stmdacc	r0, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    cd54:	andcs	fp, r1, r8, lsl pc
    cd58:	svclt	0x0000bd08
    cd5c:	andeq	r0, r2, sl, lsr pc
    cd60:	blmi	57a548 <error@@Base+0x56936c>
    cd64:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
    cd68:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    cd6c:			; <UNDEFINED> instruction: 0xd1212b02
    cd70:			; <UNDEFINED> instruction: 0xf7ff206d
    cd74:	mvnlt	pc, r7, ror #31
    cd78:	subscs	r4, fp, #17408	; 0x4400
    cd7c:	ldrcs	r4, [fp], #-2321	; 0xfffff6ef
    cd80:			; <UNDEFINED> instruction: 0x2610447b
    cd84:	ldmvs	pc, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    cd88:	ldmib	r3, {r0, r8, ip, sp}^
    cd8c:	svccc	0x00015001
    cd90:	ldrtmi	r1, [r8], #-2539	; 0xfffff615
    cd94:	streq	pc, [r2, #-453]	; 0xfffffe3b
    cd98:	ldrmi	lr, [r4], -r2
    cd9c:	svccs	0x0001f811
    cda0:			; <UNDEFINED> instruction: 0xf80318ef
    cda4:			; <UNDEFINED> instruction: 0xf8004f01
    cda8:	bcs	289b4 <error@@Base+0x177d8>
    cdac:	blmi	1c1588 <error@@Base+0x1b03ac>
    cdb0:	sbcsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    cdb4:	svclt	0x0000bdf8
    cdb8:	andeq	sp, r1, lr, lsr #30
    cdbc:	ldrdeq	r0, [r0], -r4
    cdc0:	andeq	r0, r2, r4, lsl #30
    cdc4:	andeq	ip, r0, r4, ror #6
    cdc8:	ldrdeq	r0, [r2], -r4
    cdcc:	ldrlt	r4, [r0, #-2070]	; 0xfffff7ea
    cdd0:			; <UNDEFINED> instruction: 0xf7fc4478
    cdd4:	ldcmi	14, cr15, [r5], {57}	; 0x39
    cdd8:			; <UNDEFINED> instruction: 0x6120447c
    cddc:	mrc2	7, 3, pc, cr4, cr12, {7}
    cde0:	blmi	4f9228 <error@@Base+0x4e804c>
    cde4:			; <UNDEFINED> instruction: 0x6123447b
    cde8:	ldcmi	8, cr4, [r3], {18}
    cdec:			; <UNDEFINED> instruction: 0xf7fc4478
    cdf0:	ldrbtmi	pc, [ip], #-3627	; 0xfffff1d5	; <UNPREDICTABLE>
    cdf4:			; <UNDEFINED> instruction: 0xf7fc6160
    cdf8:	tstlt	r0, r7, ror #28	; <UNPREDICTABLE>
    cdfc:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    ce00:	tstcs	r1, r3, ror #2
    ce04:	addvs	pc, r0, pc, asr #8
    ce08:	ldc2l	7, cr15, [r6], #980	; 0x3d4
    ce0c:	tstcs	r1, ip, lsl #24
    ce10:			; <UNDEFINED> instruction: 0x4603447c
    ce14:	addvs	pc, r0, pc, asr #8
    ce18:			; <UNDEFINED> instruction: 0xf7f56063
    ce1c:			; <UNDEFINED> instruction: 0xf44ffced
    ce20:	eorvs	r6, r3, r0, lsl #7
    ce24:	ldclt	0, cr6, [r0, #-640]	; 0xfffffd80
    ce28:	andeq	ip, r0, ip, lsl r3
    ce2c:	andeq	r0, r2, ip, lsr #29
    ce30:	andeq	ip, r0, ip, lsl r3
    ce34:	andeq	ip, r0, r8, lsl r3
    ce38:	muleq	r2, r2, lr
    ce3c:	andeq	ip, r0, sl, lsl r3
    ce40:	andeq	r0, r2, r4, ror lr
    ce44:	svclt	0x008c287f
    ce48:	andcs	r2, r1, r0
    ce4c:	svclt	0x00004770
    ce50:	andcs	r4, r0, #11264	; 0x2c00
    ce54:	stmdbmi	ip, {r0, r1, r3, fp, lr}
    ce58:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    ce5c:	stmib	r3, {r1, r3, r4, r6, r7, sp, lr}^
    ce60:	stmib	r3, {r1, r2, r9, sp}^
    ce64:	stmib	r3, {r3, r9, sp}^
    ce68:	stmib	r3, {r1, r3, r9, sp}^
    ce6c:	stmib	r3, {r2, r3, r9, sp}^
    ce70:	stmdapl	r2, {r1, r2, r3, r9, sp}^
    ce74:	tstlt	sl, r2, lsl r8
    ce78:	bicsvs	r2, sl, #536870912	; 0x20000000
    ce7c:	svclt	0x00004770
    ce80:	andeq	r0, r2, ip, lsr #28
    ce84:	andeq	sp, r1, sl, lsr lr
    ce88:	ldrdeq	r0, [r0], -ip
    ce8c:	blmi	1e1f870 <error@@Base+0x1e0e694>
    ce90:	push	{r1, r3, r4, r5, r6, sl, lr}
    ce94:	strdlt	r4, [r9], r0
    ce98:			; <UNDEFINED> instruction: 0x460658d3
    ce9c:			; <UNDEFINED> instruction: 0x460f4c75
    cea0:	movwls	r6, #30747	; 0x781b
    cea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cea8:	ldrbtmi	r4, [ip], #-2931	; 0xfffff48d
    ceac:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    ceb0:	subsle	r2, r7, r2, lsl #22
    ceb4:	stmiapl	r3!, {r0, r4, r5, r6, r8, r9, fp, lr}^
    ceb8:	bllt	18e6f2c <error@@Base+0x18d5d50>
    cebc:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    cec0:	blvs	ff7a7544 <error@@Base+0xff796368>
    cec4:	ble	69d9a8 <error@@Base+0x68c7cc>
    cec8:	strtcs	r4, [r0], #-2670	; 0xfffff592
    cecc:	ldrbtmi	r2, [sl], #-0
    ced0:	ldmib	r2, {r0, r1, r4, r6, fp, sp, lr}^
    ced4:	ldmdbne	r9, {r1, r8, sl, sp}^
    ced8:	ldfccp	f7, [pc], #20	; cef4 <pclose@plt+0xac10>
    cedc:	strbtmi	r3, [r3], #-2305	; 0xfffff6ff
    cee0:	strbtmi	r4, [r2], #-1073	; 0xfffffbcf
    cee4:			; <UNDEFINED> instruction: 0xf8031bc9
    cee8:	addmi	r4, fp, #1, 30
    ceec:	svceq	0x0001f802
    cef0:	blmi	19816dc <error@@Base+0x1970500>
    cef4:	blne	ffb5dfd0 <error@@Base+0xffb4cdf4>
    cef8:	orrsvs	r4, lr, fp, ror r4
    cefc:	bmi	18e5278 <error@@Base+0x18d409c>
    cf00:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
    cf04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf08:	subsmi	r9, sl, r7, lsl #22
    cf0c:	adchi	pc, fp, r0, asr #32
    cf10:	pop	{r0, r3, ip, sp, pc}
    cf14:			; <UNDEFINED> instruction: 0xf04f83f0
    cf18:	strbmi	r0, [r8], r0, lsl #18
    cf1c:			; <UNDEFINED> instruction: 0x46394630
    cf20:			; <UNDEFINED> instruction: 0xf8f8f002
    cf24:	cdpeq	0, 4, cr15, cr0, cr15, {2}
    cf28:	rsbsle	r2, r0, r0, lsl #16
    cf2c:			; <UNDEFINED> instruction: 0xf04f4b58
    cf30:	strcs	r0, [r0, -r0, lsr #24]
    cf34:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    cf38:	ldmvs	ip, {r1, r2, r3, r4, r6, fp, sp, lr}
    cf3c:	smullsvs	r1, r9, r1, ip
    cf40:	ldrtpl	r1, [r0], #3153	; 0xc51
    cf44:	and	pc, r2, r4, lsl #16
    cf48:			; <UNDEFINED> instruction: 0xf806699a
    cf4c:	andcc	ip, r2, #1
    cf50:	orrsvs	r5, sl, r7, ror #8
    cf54:	blcs	a7008 <error@@Base+0x95e2c>
    cf58:	blmi	13c0fa0 <error@@Base+0x13afdc4>
    cf5c:	ldmibvs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    cf60:	sbfx	r6, lr, #23, #16
    cf64:	blx	fed48f72 <error@@Base+0xfed37d96>
    cf68:	stmiapl	r3!, {r2, r6, r8, r9, fp, lr}^
    cf6c:	pkhbtmi	r6, r1, fp, lsl #16
    cf70:	blcs	1e998 <error@@Base+0xd7bc>
    cf74:	stmdavs	fp!, {r1, r4, r6, r7, r8, ip, lr, pc}
    cf78:	mvnle	r2, r2, lsl #22
    cf7c:	strbmi	sl, [r8], -r1, lsl #24
    cf80:	strtmi	r4, [r2], -r1, asr #12
    cf84:			; <UNDEFINED> instruction: 0xf808f004
    cf88:			; <UNDEFINED> instruction: 0xf7f54620
    cf8c:	stmdacs	r6, {r1, r3, r6, r7, fp, sp, lr, pc}
    cf90:	bmi	10830e4 <error@@Base+0x1071f08>
    cf94:	stfeqd	f7, [r7], {192}	; 0xc0
    cf98:	strcs	r2, [r0], #-1824	; 0xfffff8e0
    cf9c:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    cfa0:	strhi	lr, [r2, #-2514]	; 0xfffff62e
    cfa4:			; <UNDEFINED> instruction: 0xe018f8d2
    cfa8:	bl	21357c <error@@Base+0x2023a0>
    cfac:	bl	cd7c8 <error@@Base+0xbc5ec>
    cfb0:			; <UNDEFINED> instruction: 0xf803010c
    cfb4:	addmi	r7, fp, #1024	; 0x400
    cfb8:	blmi	8afc8 <error@@Base+0x79dec>
    cfbc:	strbtmi	sp, [r5], #-505	; 0xfffffe07
    cfc0:	streq	lr, [ip, -lr, lsl #22]
    cfc4:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cfc8:	ldmdbne	r3!, {r4, r7, r8, ip, sp, pc}^
    cfcc:	bl	d497c <error@@Base+0xc37a0>
    cfd0:	strbmi	r0, [r2], #-3584	; 0xfffff200
    cfd4:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    cfd8:	stceq	0, cr15, [r2], {79}	; 0x4f
    cfdc:	svcmi	0x0001f811
    cfe0:	blmi	8aff4 <error@@Base+0x79e18>
    cfe4:			; <UNDEFINED> instruction: 0xf8024573
    cfe8:	mvnsle	ip, r1, lsl #30
    cfec:	strmi	r4, [r7], #-1029	; 0xfffffbfb
    cff0:	eorcs	r4, r0, #43008	; 0xa800
    cff4:	smlsdxcc	r1, r2, r5, r5
    cff8:	cfstrdne	mvd4, [r9], #-492	; 0xfffffe14
    cffc:			; <UNDEFINED> instruction: 0xf8082200
    d000:	blvs	ff79501c <error@@Base+0xff783e40>
    d004:	strbmi	r6, [lr], #-415	; 0xfffffe61
    d008:	bicsvs	r6, lr, #217	; 0xd9
    d00c:	blmi	946d7c <error@@Base+0x935ba0>
    d010:	ldmib	r3, {r0, r1, r5, r6, r7, fp, ip, lr}^
    d014:	addsmi	r2, r6, #0, 6
    d018:	andeq	lr, r3, #8192	; 0x2000
    d01c:	tsteq	r3, r7, ror fp
    d020:	movwcs	fp, #8108	; 0x1fac
    d024:			; <UNDEFINED> instruction: 0xf1b22300
    d028:	svclt	0x000c3fff
    d02c:			; <UNDEFINED> instruction: 0xf0032200
    d030:	ldmdblt	sl, {r0, r9}^
    d034:	eorcs	r4, r0, r6, lsl #13
    d038:	blmi	6c6e20 <error@@Base+0x6b5c44>
    d03c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    d040:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d044:	ldmvs	sp, {r0, fp, sp, lr}^
    d048:			; <UNDEFINED> instruction: 0xe7bd699f
    d04c:	eorcs	r4, r0, r6, lsl fp
    d050:	ldmib	r3, {r0, r1, r5, r6, r7, fp, ip, lr}^
    d054:	adcsmi	r2, r2, #0, 6
    d058:	svclt	0x00b441bb
    d05c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    d060:	cdpeq	0, 4, cr15, cr0, cr15, {2}
    d064:			; <UNDEFINED> instruction: 0xf7f4e762
    d068:	svclt	0x0000efd8
    d06c:	andeq	sp, r1, r4, lsl #28
    d070:	muleq	r0, ip, r1
    d074:	andeq	sp, r1, sl, ror #27
    d078:	muleq	r0, r0, r1
    d07c:	ldrdeq	r0, [r0], -ip
    d080:	andeq	r0, r2, r6, asr #27
    d084:			; <UNDEFINED> instruction: 0x00020db6
    d088:	andeq	r0, r2, ip, lsl #27
    d08c:	muleq	r1, r2, sp
    d090:	andeq	r0, r2, r0, asr sp
    d094:	andeq	r0, r2, r8, lsr #26
    d098:	andeq	r0, r2, r8, ror #25
    d09c:	andeq	r0, r2, ip, lsl #25
    d0a0:	andeq	r0, r0, r0, asr r1
    d0a4:	andeq	r0, r2, r4, asr #24
    d0a8:	muleq	r0, r4, r1
    d0ac:	stmdale	r0, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
    d0b0:	andcs	lr, r0, r8, asr #12
    d0b4:	svclt	0x00004770
    d0b8:	ldmdale	r0, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
    d0bc:			; <UNDEFINED> instruction: 0x4604b510
    d0c0:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d0c4:	blmi	1fb5ec <error@@Base+0x1ea410>
    d0c8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    d0cc:			; <UNDEFINED> instruction: 0xf7f56958
    d0d0:	stmdacc	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
    d0d4:	andcs	fp, r1, r8, lsl pc
    d0d8:	andcs	fp, r0, r0, lsl sp
    d0dc:	andcs	fp, r0, r0, lsl sp
    d0e0:	svclt	0x00004770
    d0e4:			; <UNDEFINED> instruction: 0x00020bba
    d0e8:	push	{r0, r1, r2, r6, r7, r8, r9, fp, lr}
    d0ec:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    d0f0:	tstge	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    d0f4:	blvs	ff739318 <error@@Base+0xff72813c>
    d0f8:	ldrbtmi	r6, [sl], #2265	; 0x8d9
    d0fc:			; <UNDEFINED> instruction: 0xe018f8d3
    d100:	stmdaeq	r4, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    d104:	movweq	lr, #19374	; 0x4bae
    d108:	svclt	0x00a84543
    d10c:	addmi	r4, r3, #70254592	; 0x4300000
    d110:	strmi	fp, [r3], -r8, lsr #31
    d114:	movwls	r2, #2816	; 0xb00
    d118:			; <UNDEFINED> instruction: 0x4627bfbc
    d11c:	vabal.s8	q9, d0, d0
    d120:	blmi	feeed39c <error@@Base+0xfeedc1c0>
    d124:	strtmi	r2, [r7], -r0, lsl #10
    d128:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    d12c:	blmi	fee71d40 <error@@Base+0xfee60b64>
    d130:	movwls	r4, #17531	; 0x447b
    d134:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    d138:	eors	r9, r5, r5, lsl #6
    d13c:	stmdacs	r8, {r8, r9, fp, ip, pc}
    d140:	streq	pc, [r1], -r4, lsl #2
    d144:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d148:	blmi	fed41678 <error@@Base+0xfed3049c>
    d14c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d150:	blcs	271c4 <error@@Base+0x15fe8>
    d154:	adcshi	pc, ip, r0, asr #32
    d158:			; <UNDEFINED> instruction: 0xf04f4ab1
    d15c:	movwls	r3, #6655	; 0x19ff
    d160:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    d164:	svccs	0x00005d18
    d168:	ldmibne	sl, {r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    d16c:	bleq	492b0 <error@@Base+0x380d4>
    d170:	stclt	8, cr15, [r1], {18}
    d174:	svclt	0x00b8428e
    d178:			; <UNDEFINED> instruction: 0x46595d9b
    d17c:			; <UNDEFINED> instruction: 0xf8cdbfac
    d180:	movwls	fp, #8200	; 0x2008
    d184:	stc2	7, cr15, [r6, #984]!	; 0x3d8
    d188:			; <UNDEFINED> instruction: 0xf0002800
    d18c:	bmi	fe96d3cc <error@@Base+0xfe95c1f0>
    d190:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    d194:	vrshl.u8	q2, <illegal reg q0.5>, q8
    d198:	strbmi	r8, [sp], #-149	; 0xffffff6b
    d19c:	b	95ea74 <error@@Base+0x94d898>
    d1a0:	blls	2a93c <error@@Base+0x19760>
    d1a4:	blle	151dc58 <error@@Base+0x150ca7c>
    d1a8:	vsubl.s8	q2, d16, d12
    d1ac:	blmi	fe7ad5a8 <error@@Base+0xfe79c3cc>
    d1b0:	stmdals	r3, {r1, r5, r9, sl, lr}
    d1b4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d1b8:	ldmdavs	fp, {r1, r2, r6, fp, sp, lr}
    d1bc:	bleq	147ddc <error@@Base+0x136c00>
    d1c0:	blcs	a4688 <error@@Base+0x934ac>
    d1c4:			; <UNDEFINED> instruction: 0x0603d01a
    d1c8:	blmi	fe5428b0 <error@@Base+0xfe5316d4>
    d1cc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d1d0:	blcs	27244 <error@@Base+0x16068>
    d1d4:	addhi	pc, fp, r0, asr #32
    d1d8:			; <UNDEFINED> instruction: 0x1c669b00
    d1dc:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d1e0:	movwls	r2, #4864	; 0x1300
    d1e4:			; <UNDEFINED> instruction: 0xff68f7f7
    d1e8:	ldrbtmi	r4, [sl], #-2704	; 0xfffff570
    d1ec:	ldrdcc	lr, [r2, -r2]
    d1f0:			; <UNDEFINED> instruction: 0xf980fab0
    d1f4:	b	13e465c <error@@Base+0x13d3480>
    d1f8:	sbfx	r1, r9, #18, #21
    d1fc:	cmneq	pc, #0	; <UNPREDICTABLE>
    d200:	mvnle	r2, fp, lsl fp
    d204:	strcc	r9, [r1], #-2819	; 0xfffff4fd
    d208:			; <UNDEFINED> instruction: 0x468955f0
    d20c:			; <UNDEFINED> instruction: 0xf8d3443e
    d210:	ldclne	0, cr8, [fp], #-32	; 0xffffffe0
    d214:	andcs	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
    d218:	andcs	pc, r7, r8, lsl #16
    d21c:			; <UNDEFINED> instruction: 0xf89be010
    d220:	orrslt	r2, r2, r1
    d224:	svccs	0x0001f806
    d228:			; <UNDEFINED> instruction: 0xf818460f
    d22c:	strcc	r2, [r1], #-4
    d230:	andcs	pc, r3, r8, lsl #16
    d234:	svceq	0x0001f81b
    d238:			; <UNDEFINED> instruction: 0xff3ef7ff
    d23c:			; <UNDEFINED> instruction: 0xb120463b
    d240:			; <UNDEFINED> instruction: 0xf103454c
    d244:	ldrmi	r0, [pc], -r1, lsl #2
    d248:	blls	419f4 <error@@Base+0x30818>
    d24c:	adcmi	r4, fp, #76546048	; 0x4900000
    d250:	blmi	1e03d00 <error@@Base+0x1df2b24>
    d254:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d258:	vmlaeq.f64	d14, d21, d19
    d25c:	ble	65dc94 <error@@Base+0x64cab8>
    d260:	vmovne.8	d2[7], r4
    d264:	ldfccp	f7, [pc], #28	; d288 <pclose@plt+0xafa4>
    d268:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d26c:			; <UNDEFINED> instruction: 0xf1000601
    d270:	stmne	r3, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    d274:	ldrtmi	r4, [r2], #-1160	; 0xfffffb78
    d278:	strbtmi	r4, [r6], #-1120	; 0xfffffba0
    d27c:	svcgt	0x0001f813
    d280:			; <UNDEFINED> instruction: 0xf8004598
    d284:			; <UNDEFINED> instruction: 0xf812cf01
    d288:			; <UNDEFINED> instruction: 0xf806cf01
    d28c:	mvnsle	ip, r1, lsl #30
    d290:	blne	fde2d4 <error@@Base+0xfcd0f8>
    d294:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    d298:	sbcsvs	r6, pc, sl, asr sl	; <UNPREDICTABLE>
    d29c:			; <UNDEFINED> instruction: 0xf8c34415
    d2a0:	subsvs	lr, sp, #24
    d2a4:	pop	{r0, r1, r2, ip, sp, pc}
    d2a8:	blls	131270 <error@@Base+0x120094>
    d2ac:	ldmvs	r8, {r1, r8, fp, ip, pc}
    d2b0:			; <UNDEFINED> instruction: 0xf7f65d00
    d2b4:	blls	14c6f8 <error@@Base+0x13b51c>
    d2b8:	eorsle	r2, r9, r0, lsl #16
    d2bc:	ldmvs	r9, {r0, r6, r7, r8, sl, lr}^
    d2c0:	svcge	0x006bf77f
    d2c4:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    d2c8:	bl	fe8e793c <error@@Base+0xfe8d6760>
    d2cc:	strb	r0, [r5, r5, lsl #28]
    d2d0:			; <UNDEFINED> instruction: 0xf7f89801
    d2d4:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
    d2d8:	bmi	16813d0 <error@@Base+0x16701f4>
    d2dc:	movwls	r2, #4864	; 0x1300
    d2e0:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    d2e4:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    d2e8:	ldfpls	f3, [r8, #-8]
    d2ec:			; <UNDEFINED> instruction: 0xf7f7e73b
    d2f0:			; <UNDEFINED> instruction: 0xf8dfff43
    d2f4:	ldrbtmi	fp, [fp], #336	; 0x150
    d2f8:	ldrdne	pc, [ip], -fp
    d2fc:	addmi	r1, lr, #98304	; 0x18000
    d300:			; <UNDEFINED> instruction: 0xf8dbdc7c
    d304:	blls	d31c <pclose@plt+0xb038>
    d308:	bl	fe8de390 <error@@Base+0xfe8cd1b4>
    d30c:			; <UNDEFINED> instruction: 0xf7f70805
    d310:	andls	pc, r2, sp, lsr #31
    d314:			; <UNDEFINED> instruction: 0xf8bef7f8
    d318:	strmi	r9, [r1], r2, lsl #20
    d31c:			; <UNDEFINED> instruction: 0xf8dbb318
    d320:			; <UNDEFINED> instruction: 0xf04f3008
    d324:	andls	r0, r1, #0, 18
    d328:	ldrdne	pc, [ip], -fp
    d32c:			; <UNDEFINED> instruction: 0xe71a5d18
    d330:	stcpl	8, cr6, [r8, #-612]	; 0xfffffd9c
    d334:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    d338:	ldmvs	r9, {r2, r8, r9, fp, ip, pc}^
    d33c:	strmi	r4, [r1], #689	; 0x2b1
    d340:	stmdbls	r2, {r2, r3, r5, sl, fp, ip, lr, pc}
    d344:			; <UNDEFINED> instruction: 0xf7f64658
    d348:	ldmiblt	r8!, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    d34c:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
    d350:			; <UNDEFINED> instruction: 0xe71f68d1
    d354:			; <UNDEFINED> instruction: 0xf04f4a3d
    d358:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    d35c:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    d360:	ldfpls	f3, [r8, #-8]
    d364:	stmdals	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    d368:	andls	r4, r1, #17825792	; 0x1100000
    d36c:			; <UNDEFINED> instruction: 0xf9eef7f8
    d370:	mvnslt	r9, r1, lsl #20
    d374:	ldrdcc	lr, [r2, -fp]
    d378:	usat	r5, #20, r8, lsl #26
    d37c:			; <UNDEFINED> instruction: 0xf7ff4658
    d380:	blls	18c304 <error@@Base+0x17b128>
    d384:	adcsmi	r6, r1, #14221312	; 0xd90000
    d388:			; <UNDEFINED> instruction: 0xf77f4481
    d38c:	stmdals	r2, {r0, r1, r8, r9, sl, fp, sp, pc}
    d390:	stc2	7, cr15, [r0], {255}	; 0xff
    d394:	ldmvs	r9, {r0, r2, r8, r9, fp, ip, pc}^
    d398:	ldrbt	r4, [fp], r1, lsl #9
    d39c:	stcpl	8, cr6, [r8, #-612]	; 0xfffffd9c
    d3a0:	blx	ff3cb3a6 <error@@Base+0xff3ba1ca>
    d3a4:	strb	r4, [ip, r1, lsl #9]
    d3a8:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    d3ac:	bl	fe8e7a20 <error@@Base+0xfe8d6844>
    d3b0:	strb	r0, [pc, -r5, lsl #28]!
    d3b4:	andls	r4, r1, #16, 12	; 0x1000000
    d3b8:			; <UNDEFINED> instruction: 0xf9a2f7f8
    d3bc:			; <UNDEFINED> instruction: 0xf8db9a01
    d3c0:	stmdblt	r8!, {r3, ip, sp}
    d3c4:	ldrdne	pc, [ip], -fp
    d3c8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d3cc:			; <UNDEFINED> instruction: 0xe6ca5d18
    d3d0:	svceq	0x0001f1b8
    d3d4:	andle	r5, r5, r8, lsl sp
    d3d8:	ldrdne	pc, [ip], -fp
    d3dc:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d3e0:	strb	r9, [r0], r1, lsl #4
    d3e4:	ldrdcs	pc, [r4], -fp
    d3e8:	ldrbpl	r3, [r8, #1281]	; 0x501
    d3ec:	eorcs	r4, r0, r4, lsr r6
    d3f0:	ldrdne	pc, [ip], -fp
    d3f4:			; <UNDEFINED> instruction: 0x370155d0
    d3f8:	ldrb	r9, [r2], r1
    d3fc:			; <UNDEFINED> instruction: 0x3018f8db
    d400:	vmlaeq.f64	d14, d21, d19
    d404:	svclt	0x0000e72a
    d408:	muleq	r2, r6, fp
    d40c:	muleq	r1, sl, fp
    d410:	andeq	r0, r2, sl, asr fp
    d414:	andeq	r0, r2, r4, asr fp
    d418:	andeq	r0, r2, lr, asr #22
    d41c:	andeq	r0, r0, r0, asr r3
    d420:	andeq	r0, r2, r4, lsr #22
    d424:	strdeq	r0, [r2], -r4
    d428:	ldrdeq	r0, [r0], -r4
    d42c:	muleq	r2, sl, sl
    d430:	andeq	r0, r2, r0, lsr sl
    d434:	andeq	r0, r2, ip, lsl sl
    d438:	andeq	r0, r2, lr, ror #19
    d43c:			; <UNDEFINED> instruction: 0x000209be
    d440:	andeq	r0, r2, r0, lsr #19
    d444:	andeq	r0, r2, lr, lsl #19
    d448:	andeq	r0, r2, r6, lsr r9
    d44c:	andeq	r0, r2, r8, lsr #18
    d450:	ldrdeq	r0, [r2], -sl
    d454:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    d458:			; <UNDEFINED> instruction: 0xe6456998
    d45c:	andeq	r0, r2, lr, lsr #16
    d460:	svcmi	0x00f0e92d
    d464:	bmi	fe1decbc <error@@Base+0xfe1cdae0>
    d468:	blmi	fe1f9684 <error@@Base+0xfe1e84a8>
    d46c:	ldrbtmi	r4, [sl], #-1665	; 0xfffff97f
    d470:	andslt	pc, r8, #14614528	; 0xdf0000
    d474:			; <UNDEFINED> instruction: 0x670ee9dd
    d478:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    d47c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    d480:			; <UNDEFINED> instruction: 0xf04f9303
    d484:			; <UNDEFINED> instruction: 0xf0110300
    d488:	andle	r0, r2, r3, lsl #6
    d48c:	ldrbtmi	r4, [sl], #-2688	; 0xfffff580
    d490:	lfmne	f6, 2, [r2], #-844	; 0xfffffcb4
    d494:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    d498:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    d49c:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    d4a0:	ldrtmi	r9, [r0], -r0, lsl #2
    d4a4:			; <UNDEFINED> instruction: 0xf8cd4639
    d4a8:			; <UNDEFINED> instruction: 0xf0058004
    d4ac:	biclt	pc, r8, r5, ror #28
    d4b0:	andsle	r2, r7, r0, lsl sp
    d4b4:			; <UNDEFINED> instruction: 0xf85b4b77
    d4b8:	ldmib	r1, {r0, r1, ip}^
    d4bc:	adcsmi	r2, r2, #0, 6
    d4c0:	andeq	lr, r3, #8192	; 0x2000
    d4c4:	andeq	lr, r7, r3, ror fp
    d4c8:	movwcs	fp, #8116	; 0x1fb4
    d4cc:			; <UNDEFINED> instruction: 0xf1b22300
    d4d0:	svclt	0x000c3fff
    d4d4:			; <UNDEFINED> instruction: 0xf0032200
    d4d8:	bcs	dce4 <pclose@plt+0xba00>
    d4dc:	adchi	pc, r3, r0, asr #32
    d4e0:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
    d4e4:	blmi	1b5fe9c <error@@Base+0x1b4ecc0>
    d4e8:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    d4ec:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d4f0:	ldmvs	fp, {r0, r4, r5, fp, sp, lr}^
    d4f4:	ldrmi	r2, [r3], #-2306	; 0xfffff6fe
    d4f8:			; <UNDEFINED> instruction: 0xf04fd074
    d4fc:			; <UNDEFINED> instruction: 0x464031ff
    d500:			; <UNDEFINED> instruction: 0xf7f79302
    d504:	strtmi	pc, [r9], -r5, lsl #31
    d508:	strbmi	r4, [r8], -r2, lsl #12
    d50c:	blx	fec4b512 <error@@Base+0xfec3a336>
    d510:	ldmdavs	r3!, {r1, r7, r9, sl, lr}
    d514:	cmple	sp, r1, lsl #22
    d518:	suble	r2, r3, r0, lsl #24
    d51c:			; <UNDEFINED> instruction: 0xf7f77820
    d520:	strmi	pc, [r7], -fp, lsr #28
    d524:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    d528:	ldrdhi	pc, [ip], -r3
    d52c:	bl	2275a0 <error@@Base+0x2163c4>
    d530:	blcc	18dd54 <error@@Base+0x17cb78>
    d534:	ble	135dfa4 <error@@Base+0x134cdc8>
    d538:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    d53c:	bvs	6a7ba4 <error@@Base+0x6969c8>
    d540:	svclt	0x00c84290
    d544:	svceq	0x0000f1ba
    d548:	svccs	0x0000dc49
    d54c:	ldfccp	f7, [pc], #28	; d570 <pclose@plt+0xb28c>
    d550:	bmi	15849b4 <error@@Base+0x15737d8>
    d554:	mvnscc	pc, #8, 2
    d558:	strtmi	fp, [r7], #-749	; 0xfffffd13
    d55c:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    d560:	ldrmi	r6, [lr], #-513	; 0xfffffdff
    d564:			; <UNDEFINED> instruction: 0xf8144413
    d568:	adcsmi	r2, ip, #1024	; 0x400
    d56c:	svccs	0x0001f806
    d570:	svcpl	0x0001f803
    d574:	bmi	1381d58 <error@@Base+0x1370b7c>
    d578:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    d57c:	ldrbtmi	r4, [sl], #-1123	; 0xfffffb9d
    d580:	bmi	12e58d4 <error@@Base+0x12d46f8>
    d584:	ldrbmi	r2, [r0], #-1280	; 0xfffffb00
    d588:	orrsvs	r4, r0, sl, ror r4
    d58c:	blmi	f9feb8 <error@@Base+0xf8ecdc>
    d590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d594:	blls	e7604 <error@@Base+0xd6428>
    d598:	cmnle	r1, sl, asr r0
    d59c:	andlt	r4, r5, r8, lsr #12
    d5a0:	svchi	0x00f0e8bd
    d5a4:	strcs	r4, [r1, -r4, asr #12]
    d5a8:	andls	pc, r8, sp, lsl #17
    d5ac:			; <UNDEFINED> instruction: 0xf04fe7ba
    d5b0:	ldrcs	r0, [r0, #-2560]	; 0xfffff600
    d5b4:	strtmi	r4, [r8], -r0, asr #22
    d5b8:	ldmibvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    d5bc:	blx	ff04b5c0 <error@@Base+0xff03a3e4>
    d5c0:	ldrbmi	r4, [r6], #-2878	; 0xfffff4c2
    d5c4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d5c8:	ldrtmi	r6, [r0], #-2075	; 0xfffff7e5
    d5cc:	sfmle	f4, 4, [r3, #608]!	; 0x260
    d5d0:	ldrb	r2, [fp, r1, lsl #10]
    d5d4:	blx	24b5da <error@@Base+0x23a3fe>
    d5d8:	adcle	r2, sp, r0, lsl #16
    d5dc:	stmib	r3, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    d5e0:	ldr	r8, [r2, r7]!
    d5e4:	movwls	r4, #12086	; 0x2f36
    d5e8:	and	r4, sp, pc, ror r4
    d5ec:	mvnscc	pc, pc, asr #32
    d5f0:			; <UNDEFINED> instruction: 0xf7f74640
    d5f4:			; <UNDEFINED> instruction: 0xf020ff0d
    d5f8:	blcs	6ce400 <error@@Base+0x6bd224>
    d5fc:			; <UNDEFINED> instruction: 0xf7ffd016
    d600:	tstlt	r8, fp, asr sp	; <UNPREDICTABLE>
    d604:	blls	a77f4 <error@@Base+0x96618>
    d608:	mvnle	r4, #-1610612727	; 0xa0000009
    d60c:	blcs	a76e0 <error@@Base+0x96504>
    d610:			; <UNDEFINED> instruction: 0xf029d103
    d614:	blcs	6ce41c <error@@Base+0x6bd240>
    d618:	blmi	ac1944 <error@@Base+0xab0768>
    d61c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d620:	ldrmi	r6, [r3], #-2267	; 0xfffff725
    d624:	stmib	r1, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    d628:	ldrb	r6, [r9, -r0, lsl #14]
    d62c:	svceq	0x007ff1b9
    d630:	strbmi	sp, [r8], -r3, lsl #16
    d634:	blx	fe1cb63a <error@@Base+0xfe1ba45e>
    d638:	strbmi	fp, [r8], -r0, lsr #18
    d63c:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    d640:	tstlt	r8, r5, lsl #12
    d644:	beq	49788 <error@@Base+0x385ac>
    d648:			; <UNDEFINED> instruction: 0xe7622510
    d64c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    d650:			; <UNDEFINED> instruction: 0x461c685a
    d654:	ldrmi	r6, [r3], #-2267	; 0xfffff725
    d658:	and	r9, r3, r2, lsl #6
    d65c:	addeq	pc, r0, r0, lsr #32
    d660:	andle	r2, r8, fp, lsl r8
    d664:	mvnscc	pc, pc, asr #32
    d668:			; <UNDEFINED> instruction: 0xf7f74640
    d66c:	blls	cd1b8 <error@@Base+0xbbfdc>
    d670:	addsmi	r6, r3, #6422528	; 0x620000
    d674:	ldmdbmi	r5, {r1, r4, r5, r6, r7, fp, ip, lr, pc}
    d678:	ldrbtmi	r1, [r9], #-2715	; 0xfffff565
    d67c:	str	r6, [r5, fp, asr #1]
    d680:	stcl	7, cr15, [sl], {244}	; 0xf4
    d684:	andeq	sp, r1, r6, lsr #16
    d688:	muleq	r0, ip, r1
    d68c:	andeq	sp, r1, r8, lsl r8
    d690:	strdeq	r0, [r2], -r6
    d694:	strdeq	r0, [r0], -r4
    d698:	ldrdeq	r0, [r0], -r4
    d69c:	muleq	r2, r8, r7
    d6a0:	andeq	r0, r2, lr, asr r7
    d6a4:	andeq	r0, r2, sl, asr #14
    d6a8:	andeq	r0, r2, r8, lsr #14
    d6ac:	andeq	r0, r2, r6, lsl #14
    d6b0:	strdeq	r0, [r2], -ip
    d6b4:	andeq	sp, r1, r4, lsl #14
    d6b8:	andeq	r0, r2, ip, asr #13
    d6bc:	andeq	r0, r0, ip, ror #4
    d6c0:	muleq	r2, ip, r6
    d6c4:	andeq	r0, r2, r8, ror #12
    d6c8:	andeq	r0, r2, r6, lsr r6
    d6cc:	andeq	r0, r2, sl, lsl #12
    d6d0:	mvnsmi	lr, #737280	; 0xb4000
    d6d4:	ldrmi	fp, [r6], -r3, lsl #1
    d6d8:			; <UNDEFINED> instruction: 0xf7f7461f
    d6dc:			; <UNDEFINED> instruction: 0xf8dffcf7
    d6e0:	ldrbtmi	r8, [r8], #112	; 0x70
    d6e4:			; <UNDEFINED> instruction: 0xf7f44604
    d6e8:	ldmdbmi	sl, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    d6ec:	blmi	695ef4 <error@@Base+0x684d18>
    d6f0:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    d6f4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d6f8:	ldrdne	pc, [r0], -r9
    d6fc:	eorcs	r4, r0, r5, lsl #12
    d700:			; <UNDEFINED> instruction: 0xf7ff441d
    d704:	vstrcc	s30, [r1, #-724]	; 0xfffffd2c
    d708:			; <UNDEFINED> instruction: 0xf8d94603
    d70c:	ldrmi	r0, [sp], #-0
    d710:	blx	5cb714 <error@@Base+0x5ba538>
    d714:			; <UNDEFINED> instruction: 0xf8584b11
    d718:	ldmdavs	fp, {r0, r1, ip, sp}
    d71c:	addsmi	r4, sp, #83886080	; 0x5000000
    d720:	stmdavc	r0!, {r0, r2, r3, sl, fp, ip, lr, pc}
    d724:	and	fp, lr, r8, lsl r9
    d728:	svceq	0x0001f814
    d72c:	andcs	fp, r0, #88, 2
    d730:	stmib	sp, {r5, r8, sp}^
    d734:			; <UNDEFINED> instruction: 0xf7ff6700
    d738:	stmdacs	r0, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    d73c:	strdcs	sp, [r1], -r4
    d740:	pop	{r0, r1, ip, sp, pc}
    d744:	strdcs	r8, [r0], -r0
    d748:	pop	{r0, r1, ip, sp, pc}
    d74c:	svclt	0x000083f0
    d750:			; <UNDEFINED> instruction: 0x0001d5b2
    d754:	andeq	r0, r0, r4, lsl r3
    d758:	muleq	r2, r0, r5
    d75c:	andeq	r0, r0, ip, ror #4
    d760:	mvnsmi	lr, #737280	; 0xb4000
    d764:	ldrbtmi	r4, [sp], #-3345	; 0xfffff2ef
    d768:	blcs	2881c <error@@Base+0x17640>
    d76c:			; <UNDEFINED> instruction: 0xf8dfdd1a
    d770:	strbcc	r9, [r3, #-64]	; 0xffffffc0
    d774:	strmi	r4, [r8], r7, lsl #12
    d778:	strcs	r4, [r0], #-1273	; 0xfffffb07
    d77c:			; <UNDEFINED> instruction: 0xf8d9e004
    d780:	strcc	r6, [r1], #-64	; 0xffffffc0
    d784:	sfmle	f4, 4, [sp, #-664]	; 0xfffffd68
    d788:	svceq	0x0001f815
    d78c:			; <UNDEFINED> instruction: 0x4643463a
    d790:			; <UNDEFINED> instruction: 0xff9ef7ff
    d794:	rscsle	r2, r2, r0, lsl #16
    d798:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    d79c:	blne	28804 <error@@Base+0x17628>
    d7a0:	mvnshi	lr, #12386304	; 0xbd0000
    d7a4:	ldmfd	sp!, {sp}
    d7a8:	svclt	0x000083f8
    d7ac:	andeq	r0, r2, lr, lsl r5
    d7b0:	andeq	r0, r2, ip, lsl #10
    d7b4:	andeq	r0, r2, sl, ror #9
    d7b8:	cfstr32mi	mvfx11, [r4], {16}
    d7bc:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    d7c0:			; <UNDEFINED> instruction: 0xf7ff0114
    d7c4:	movwcs	pc, #4045	; 0xfcd	; <UNPREDICTABLE>
    d7c8:	ldclt	3, cr6, [r0, #-140]	; 0xffffff74
    d7cc:	andeq	r0, r2, r8, asr #9
    d7d0:	svcmi	0x00f0e92d
    d7d4:	bmi	ff99f21c <error@@Base+0xff98e040>
    d7d8:	blmi	ff99f244 <error@@Base+0xff98e068>
    d7dc:	ldrbtmi	r2, [sl], #-2056	; 0xfffff7f8
    d7e0:	addlt	r4, r5, r5, ror #29
    d7e4:	ldmpl	r3, {r1, r3, r7, r9, sl, lr}^
    d7e8:			; <UNDEFINED> instruction: 0x4604447e
    d7ec:	movwls	r6, #14363	; 0x381b
    d7f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d7f4:	svcmi	0x00e1d051
    d7f8:	bvs	fef5e9fc <error@@Base+0xfef4d820>
    d7fc:	stclle	13, cr2, [r2, #-0]
    d800:	ldmvs	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    d804:			; <UNDEFINED> instruction: 0xf8566879
    d808:	stmne	r8, {r0, r1, ip, sp, pc}
    d80c:	ldrdcc	pc, [r0], -fp
    d810:			; <UNDEFINED> instruction: 0xf0402b00
    d814:	stcpl	0, cr8, [r8], {236}	; 0xec
    d818:	ldmibmi	sl, {r0, r1, r3, r4, r5, r7, r9, sp, lr}^
    d81c:	ldrbtmi	r4, [r9], #-672	; 0xfffffd60
    d820:	ldcpl	8, cr6, [sp], {139}	; 0x8b
    d824:	sbchi	pc, r3, r0
    d828:			; <UNDEFINED> instruction: 0xf0002c5f
    d82c:	ldmdacs	pc, {r0, r1, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    d830:			; <UNDEFINED> instruction: 0xf045bf04
    d834:	rsclt	r0, sp, #4194304	; 0x400000
    d838:			; <UNDEFINED> instruction: 0xf0002c09
    d83c:	blmi	ff42daa8 <error@@Base+0xff41c8cc>
    d840:			; <UNDEFINED> instruction: 0xf856b2e0
    d844:			; <UNDEFINED> instruction: 0xf8dbb003
    d848:	blcs	19850 <error@@Base+0x8674>
    d84c:	sbchi	pc, r1, r0
    d850:	vfma.f32	q9, q0, <illegal reg q15.5>
    d854:	blmi	ff32dba8 <error@@Base+0xff31c9cc>
    d858:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d85c:	andle	r2, r5, r1, lsl #22
    d860:			; <UNDEFINED> instruction: 0xf7f74620
    d864:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    d868:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    d86c:	ldrbmi	r4, [r2], -r9, lsr #12
    d870:			; <UNDEFINED> instruction: 0xf8cd4620
    d874:			; <UNDEFINED> instruction: 0xf8cd8000
    d878:			; <UNDEFINED> instruction: 0xf7ff9004
    d87c:	mcrne	13, 0, pc, cr5, cr1, {7}	; <UNPREDICTABLE>
    d880:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    d884:	sbcsle	lr, r7, r7, rrx
    d888:	mcr2	7, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    d88c:			; <UNDEFINED> instruction: 0xf0002800
    d890:	blmi	fefaddcc <error@@Base+0xfef9cbf0>
    d894:	bvs	ff75ea88 <error@@Base+0xff74d8ac>
    d898:	blmi	fef877d8 <error@@Base+0xfef765fc>
    d89c:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d8a0:	rsble	r2, ip, r2, lsl #26
    d8a4:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    d8a8:	blvs	ff7a7c2c <error@@Base+0xff796a50>
    d8ac:	sfmle	f4, 2, [sl, #-732]	; 0xfffffd24
    d8b0:	addsmi	r6, r6, #2523136	; 0x268000
    d8b4:	ldmvs	sl, {r0, r1, r2, r6, r9, fp, ip, lr, pc}
    d8b8:			; <UNDEFINED> instruction: 0xf812443a
    d8bc:			; <UNDEFINED> instruction: 0xf0122c01
    d8c0:	cmple	r0, r0, lsr r2
    d8c4:			; <UNDEFINED> instruction: 0xf0002d01
    d8c8:	stfcsd	f0, [r0, #-252]	; 0xffffff04
    d8cc:	addhi	pc, sp, r0, asr #32
    d8d0:			; <UNDEFINED> instruction: 0xf10d6858
    d8d4:			; <UNDEFINED> instruction: 0xf04f0808
    d8d8:			; <UNDEFINED> instruction: 0x461c31ff
    d8dc:	stmibne	r2, {r0, r1, r2, sl, lr}
    d8e0:	strls	r4, [r2, -r0, asr #12]
    d8e4:	ldc2	7, cr15, [r4, #988]	; 0x3dc
    d8e8:	eor	r4, r3, r7, lsl #12
    d8ec:	addsmi	r6, sl, #2670592	; 0x28c000
    d8f0:	stmiavs	r3!, {r2, r5, r9, fp, ip, lr, pc}
    d8f4:			; <UNDEFINED> instruction: 0xf813440b
    d8f8:			; <UNDEFINED> instruction: 0xf0133c01
    d8fc:	tstle	sp, r0, lsr pc
    d900:			; <UNDEFINED> instruction: 0xf04f6866
    d904:	blls	9a108 <error@@Base+0x88f2c>
    d908:	ldrtmi	r4, [r2], #-1600	; 0xfffff9c0
    d90c:	smlalvs	r1, r3, fp, fp
    d910:	ldc2l	7, cr15, [lr, #-988]!	; 0xfffffc24
    d914:	stmiavs	r1!, {r0, r1, r5, r6, r7, fp, sp, lr}
    d918:	strmi	r5, [r6], -r9, asr #25
    d91c:			; <UNDEFINED> instruction: 0x46324638
    d920:			; <UNDEFINED> instruction: 0xf9a6f7ff
    d924:	stmdacs	r0, {r0, r1, r5, r7, r8, fp, sp, lr}
    d928:	movweq	lr, #2979	; 0xba3
    d92c:	vrhadd.u8	d6, d16, d19
    d930:			; <UNDEFINED> instruction: 0x4637811b
    d934:	blvs	ff8a7cc0 <error@@Base+0xff896ae4>
    d938:	blle	ff5de368 <error@@Base+0xff5cd18c>
    d93c:	blmi	fe596144 <error@@Base+0xfe584f68>
    d940:	addsvs	r4, sl, #2063597568	; 0x7b000000
    d944:	strbmi	lr, [r2], -r7
    d948:	andcs	r4, r8, fp, asr #12
    d94c:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d950:	svclt	0x00181e05
    d954:	bmi	fe456d60 <error@@Base+0xfe445b84>
    d958:	ldrbtmi	r4, [sl], #-2950	; 0xfffff47a
    d95c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d960:	subsmi	r9, sl, r3, lsl #22
    d964:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    d968:	andlt	r4, r5, r8, lsr #12
    d96c:	svchi	0x00f0e8bd
    d970:	ldmpl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
    d974:	blcs	679e8 <error@@Base+0x5680c>
    d978:	blcs	c4e54 <error@@Base+0xb3c78>
    d97c:	blmi	fe0c1e58 <error@@Base+0xfe0b0c7c>
    d980:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d984:	andle	r2, r5, r1, lsl #22
    d988:	teqle	sp, r2, lsl #22
    d98c:	orreq	pc, r0, #36	; 0x24
    d990:	teqle	r9, fp, lsl fp
    d994:			; <UNDEFINED> instruction: 0x46204652
    d998:			; <UNDEFINED> instruction: 0xf8cd2100
    d99c:			; <UNDEFINED> instruction: 0xf8cd8000
    d9a0:			; <UNDEFINED> instruction: 0xf7ff9004
    d9a4:	mcrne	13, 0, pc, cr5, cr13, {2}	; <UNPREDICTABLE>
    d9a8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    d9ac:	mrrccs	7, 13, lr, pc, cr3	; <UNPREDICTABLE>
    d9b0:			; <UNDEFINED> instruction: 0xf045bf1c
    d9b4:	rsclt	r0, sp, #8388608	; 0x800000
    d9b8:	svcge	0x003ef47f
    d9bc:	svclt	0x001807ab
    d9c0:	streq	pc, [r3, #-69]	; 0xffffffbb
    d9c4:	bvs	ff301ddc <error@@Base+0xff2f0c00>
    d9c8:			; <UNDEFINED> instruction: 0xf0002b00
    d9cc:	tstmi	sp, #198	; 0xc6
    d9d0:			; <UNDEFINED> instruction: 0xf7f7205f
    d9d4:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    d9d8:			; <UNDEFINED> instruction: 0xf8dbd1d1
    d9dc:	blcs	199e4 <error@@Base+0x8808>
    d9e0:	svcge	0x0044f43f
    d9e4:	blcs	476c8 <error@@Base+0x364ec>
    d9e8:	strcs	sp, [r0, #-2583]	; 0xfffff5e9
    d9ec:			; <UNDEFINED> instruction: 0xf04fe7b3
    d9f0:	adcsvs	r3, fp, #-67108861	; 0xfc000003
    d9f4:	ldc2	7, cr15, [sl], #-988	; 0xfffffc24
    d9f8:			; <UNDEFINED> instruction: 0xe70e68fa
    d9fc:			; <UNDEFINED> instruction: 0xf7f74620
    da00:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    da04:	ldr	sp, [sl, r9, ror #1]!
    da08:	strbmi	fp, [r2], -r0, ror #5
    da0c:			; <UNDEFINED> instruction: 0xf7ff464b
    da10:	mcrne	14, 0, pc, cr5, cr15, {2}	; <UNPREDICTABLE>
    da14:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    da18:	blmi	1887894 <error@@Base+0x18766b8>
    da1c:	ldrbtmi	r4, [fp], #-2657	; 0xfffff59f
    da20:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    da24:	bvs	1468088 <error@@Base+0x1456eac>
    da28:	blvs	ff518634 <error@@Base+0xff507458>
    da2c:	addeq	lr, r3, r2, lsl #22
    da30:	cfstrdvs	mvd4, [r0, #-228]	; 0xffffff1c
    da34:	smlatbeq	r4, r1, fp, lr
    da38:	addmi	sp, r1, #28, 26	; 0x700
    da3c:	bl	c42ac <error@@Base+0xb30d0>
    da40:	blcc	8e454 <error@@Base+0x7d278>
    da44:			; <UNDEFINED> instruction: 0xf8523254
    da48:	addmi	r0, r1, #4, 26	; 0x100
    da4c:	addhi	pc, sl, r0, lsl #5
    da50:	rscsle	r3, r8, #1024	; 0x400
    da54:	bmi	151665c <error@@Base+0x1505480>
    da58:	bl	9ec48 <error@@Base+0x8da6c>
    da5c:	ldcvs	3, cr0, [ip, #524]	; 0x20c
    da60:	and	r1, pc, r4, ror #20
    da64:			; <UNDEFINED> instruction: 0xf0456849
    da68:	strmi	r0, [r4], -r1, lsl #10
    da6c:	bl	7a628 <error@@Base+0x6944c>
    da70:	strbt	r0, [r1], r2, lsl #20
    da74:	bne	2207b0 <error@@Base+0x20f5d4>
    da78:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    da7c:			; <UNDEFINED> instruction: 0xf0074621
    da80:	bne	194ba9c <error@@Base+0x193a8c0>
    da84:	strtmi	r2, [r9], -r0, lsl #4
    da88:			; <UNDEFINED> instruction: 0xf7ff2020
    da8c:	ldmdbne	fp!, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    da90:	strmi	r3, [r2], -r1, lsl #22
    da94:	ldmne	pc, {r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    da98:			; <UNDEFINED> instruction: 0xf852f7ff
    da9c:	ldmpl	r3!, {r2, r6, r8, r9, fp, lr}^
    daa0:	ldrtmi	r6, [r8], #-2075	; 0xfffff7e5
    daa4:	lfmle	f4, 4, [r0], {152}	; 0x98
    daa8:	ldrbtmi	r4, [lr], #-3650	; 0xfffff1be
    daac:	stccc	0, cr14, [r1], {2}
    dab0:	ldcle	12, cr2, [sl]
    dab4:			; <UNDEFINED> instruction: 0x46294632
    dab8:			; <UNDEFINED> instruction: 0xf8cd2020
    dabc:			; <UNDEFINED> instruction: 0xf8cd8000
    dac0:			; <UNDEFINED> instruction: 0xf7ff9004
    dac4:	stmdacs	r0, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    dac8:	strcs	sp, [r1, #-241]	; 0xffffff0f
    dacc:	strtmi	lr, [r0], -r3, asr #14
    dad0:	stc2	7, cr15, [ip, #988]	; 0x3dc
    dad4:			; <UNDEFINED> instruction: 0xf7f44604
    dad8:	ldmdbmi	r7!, {r2, r5, r8, r9, fp, sp, lr, pc}
    dadc:	blmi	dd62e4 <error@@Base+0xdc5108>
    dae0:	ldrbtmi	r5, [fp], #-2167	; 0xfffff789
    dae4:	ldmdavs	r9!, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    dae8:	eorcs	r4, r0, r5, lsl #12
    daec:			; <UNDEFINED> instruction: 0xf7ff441d
    daf0:	stccc	8, cr15, [r1, #-764]	; 0xfffffd04
    daf4:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
    daf8:			; <UNDEFINED> instruction: 0xf7ff441d
    dafc:	blmi	b4bb88 <error@@Base+0xb3a9ac>
    db00:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    db04:	addsmi	r4, sp, #83886080	; 0x5000000
    db08:	stmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    db0c:	strb	fp, [ip, -r8, lsr #18]!
    db10:	svceq	0x0001f814
    db14:			; <UNDEFINED> instruction: 0xf43f2800
    db18:	andcs	sl, r0, #104, 30	; 0x1a0
    db1c:	stmib	sp, {r5, r8, sp}^
    db20:			; <UNDEFINED> instruction: 0xf7ff8900
    db24:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    db28:			; <UNDEFINED> instruction: 0xe7ced0f2
    db2c:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}^
    db30:			; <UNDEFINED> instruction: 0xf7f74418
    db34:			; <UNDEFINED> instruction: 0x4621fb9b
    db38:	mcr2	7, 0, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    db3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    db40:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    db44:			; <UNDEFINED> instruction: 0xe67762b8
    db48:	stmib	sp, {r0, r4, r9, sl, lr}^
    db4c:			; <UNDEFINED> instruction: 0xf7ff8900
    db50:	cdpne	12, 0, cr15, cr5, cr7, {4}
    db54:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    db58:			; <UNDEFINED> instruction: 0xf045e6fd
    db5c:	strtmi	r0, [r0], -r2, lsl #10
    db60:	ldr	fp, [r6, -sp, ror #5]!
    db64:	ldrb	r3, [r6, -r1, lsl #6]!
    db68:	strbt	r2, [r8], r1, lsl #4
    db6c:	b	154bb44 <error@@Base+0x153a968>
    db70:			; <UNDEFINED> instruction: 0x0001d4b6
    db74:	muleq	r0, ip, r1
    db78:	andeq	sp, r1, ip, lsr #9
    db7c:	andeq	r0, r2, ip, lsl #9
    db80:	andeq	r0, r0, r0, asr r3
    db84:	andeq	r0, r2, r6, ror #8
    db88:	ldrdeq	r0, [r0], -r4
    db8c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    db90:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    db94:	ldrdeq	r0, [r2], -lr
    db98:	andeq	r0, r2, r4, asr #6
    db9c:	andeq	sp, r1, sl, lsr r3
    dba0:	andeq	lr, r1, lr, ror sl
    dba4:	andeq	r0, r2, r4, ror #4
    dba8:	andeq	r0, r2, ip, lsr #4
    dbac:	andeq	lr, r1, r4, lsr #20
    dbb0:	andeq	r0, r0, ip, ror #4
    dbb4:	ldrdeq	r8, [r0], -r2
    dbb8:	andeq	r0, r0, r4, lsl r3
    dbbc:	andeq	r0, r2, r2, lsr #3
    dbc0:			; <UNDEFINED> instruction: 0x4605b538
    dbc4:	and	r4, r2, ip, lsl #12
    dbc8:	blx	1dcbbcc <error@@Base+0x1dba9f0>
    dbcc:			; <UNDEFINED> instruction: 0x4622b138
    dbd0:	strtmi	r2, [r8], -r1, lsl #2
    dbd4:	ldc2	7, cr15, [ip], {247}	; 0xf7
    dbd8:	adcmi	r6, r3, #2818048	; 0x2b0000
    dbdc:	ldclt	3, cr13, [r8, #-976]!	; 0xfffffc30
    dbe0:	ldrbmi	lr, [r0, sp, lsr #18]!
    dbe4:			; <UNDEFINED> instruction: 0xf8df4604
    dbe8:	addlt	r8, r2, ip, ror #3
    dbec:			; <UNDEFINED> instruction: 0x46164d7a
    dbf0:			; <UNDEFINED> instruction: 0x461f44f8
    dbf4:			; <UNDEFINED> instruction: 0xf8d8447d
    dbf8:	cmnlt	r0, r8, lsr r0
    dbfc:	svclt	0x0008280d
    dc00:	svclt	0x000c2c0d
    dc04:	tstcs	r0, r1, lsl #2
    dc08:	ldmib	r8, {r0, r1, r4, r6, ip, lr, pc}^
    dc0c:			; <UNDEFINED> instruction: 0xf7ff2396
    dc10:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    dc14:			; <UNDEFINED> instruction: 0xf8c8d173
    dc18:	stccs	0, cr0, [sp], {56}	; 0x38
    dc1c:	blmi	1c01df4 <error@@Base+0x1bf0c18>
    dc20:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    dc24:	ldrdne	pc, [r0], -r9
    dc28:			; <UNDEFINED> instruction: 0xf8dfb349
    dc2c:	ldrbtmi	sl, [sl], #436	; 0x1b4
    dc30:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    dc34:	rsbsle	r2, sp, r0, lsl #22
    dc38:	sbceq	pc, r0, #4
    dc3c:	teqle	sp, r0, lsl #21
    dc40:	ldrdne	pc, [r0], #-138	; 0xffffff76
    dc44:	andeq	lr, r1, #10240	; 0x2800
    dc48:	addmi	r3, fp, #1073741824	; 0x40000000
    dc4c:	subne	pc, r0, sl, asr #17
    dc50:	submi	pc, r4, r2, lsl #17
    dc54:			; <UNDEFINED> instruction: 0xf10adc2d
    dc58:	strtmi	r0, [r0], -r4, asr #8
    dc5c:	blx	fec4bc40 <error@@Base+0xfec3aa64>
    dc60:			; <UNDEFINED> instruction: 0xf0402800
    dc64:	ldmib	sl, {r5, r7, pc}^
    dc68:			; <UNDEFINED> instruction: 0xf7ff0114
    dc6c:			; <UNDEFINED> instruction: 0x4680fd79
    dc70:	subeq	pc, r0, sl, asr #17
    dc74:	andcs	r4, r0, #93184	; 0x16c00
    dc78:	tstvs	sl, #2063597568	; 0x7b000000
    dc7c:	ldrtmi	lr, [r2], -r5
    dc80:			; <UNDEFINED> instruction: 0x4620463b
    dc84:	stc2	7, cr15, [r4, #1020]!	; 0x3fc
    dc88:	blmi	15df690 <error@@Base+0x15ce4b4>
    dc8c:	stmiapl	r8!, {r0, r1, r2, r4, r6, r9, fp, lr}^
    dc90:	bvs	145ee80 <error@@Base+0x144dca4>
    dc94:	addsmi	r6, r9, #196608	; 0x30000
    dc98:	blmi	15844c0 <error@@Base+0x15732e4>
    dc9c:	stmiapl	fp!, {r1, r4, r7, r8, fp, sp, lr}^
    dca0:	bl	e7d14 <error@@Base+0xd6b38>
    dca4:	bl	fecaabf8 <error@@Base+0xfec99a1c>
    dca8:	stclle	15, cr0, [sl], #-396	; 0xfffffe74
    dcac:	svceq	0x0000f1b8
    dcb0:	movwcs	sp, #290	; 0x122
    dcb4:	andlt	r4, r2, r8, lsl r6
    dcb8:			; <UNDEFINED> instruction: 0x87f0e8bd
    dcbc:			; <UNDEFINED> instruction: 0x0114e9da
    dcc0:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    dcc4:	strmi	r1, [r0], r3, asr #24
    dcc8:	subcc	pc, r0, sl, asr #17
    dccc:			; <UNDEFINED> instruction: 0xf8ca2300
    dcd0:	stmdacs	r0, {r4, r5, ip, sp}
    dcd4:	blmi	1141d94 <error@@Base+0x1130bb8>
    dcd8:	ldrdne	pc, [r4], -sl	; <UNPREDICTABLE>
    dcdc:	stmdavs	r3, {r3, r5, r6, r7, fp, ip, lr}
    dce0:	ble	25e74c <error@@Base+0x24d570>
    dce4:			; <UNDEFINED> instruction: 0xf8da4b42
    dce8:	stmiapl	fp!, {r3, r4, sp}^
    dcec:	bl	e7d60 <error@@Base+0xd6b84>
    dcf0:	bl	fecaac44 <error@@Base+0xfec99a68>
    dcf4:	mcrrle	15, 6, r0, r4, cr3
    dcf8:	ldrdcc	pc, [r0], -r9
    dcfc:	movwcs	fp, #7059	; 0x1b93
    dd00:	andlt	r4, r2, r8, lsl r6
    dd04:			; <UNDEFINED> instruction: 0x87f0e8bd
    dd08:	stmiapl	fp!, {r1, r3, r4, r5, r8, r9, fp, lr}^
    dd0c:	blcs	27d80 <error@@Base+0x16ba4>
    dd10:	ldfmid	f5, [r9], #-532	; 0xfffffdec
    dd14:	blvs	89ef0c <error@@Base+0x88dd30>
    dd18:	vldmdble	sp!, {s4-s3}
    dd1c:			; <UNDEFINED> instruction: 0x0114e9d4
    dd20:			; <UNDEFINED> instruction: 0xf7ff9301
    dd24:	blls	8d1a0 <error@@Base+0x7bfc4>
    dd28:	mcrrne	3, 2, r6, r2, cr3
    dd2c:	orrslt	r6, r8, #570425344	; 0x22000000
    dd30:			; <UNDEFINED> instruction: 0xe7bf4613
    dd34:	ldrdhi	pc, [r4], #143	; 0x8f
    dd38:	ldrbtmi	r2, [r8], #769	; 0x301
    dd3c:	subcc	pc, r0, r8, asr #17
    dd40:			; <UNDEFINED> instruction: 0xf8880623
    dd44:	ldrle	r4, [r4, #-68]	; 0xffffffbc
    dd48:	biceq	pc, r0, #4
    dd4c:	smlabtle	r3, r0, fp, r2
    dd50:	mvnseq	pc, #4
    dd54:	teqle	r0, lr	; <illegal shifter operand>
    dd58:			; <UNDEFINED> instruction: 0x46394630
    dd5c:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    dd60:	ldr	r4, [r2, r0, lsl #13]
    dd64:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    dd68:			; <UNDEFINED> instruction: 0x46186c1b
    dd6c:	pop	{r1, ip, sp, pc}
    dd70:			; <UNDEFINED> instruction: 0x463287f0
    dd74:			; <UNDEFINED> instruction: 0x4620463b
    dd78:			; <UNDEFINED> instruction: 0xf7ff2100
    dd7c:	strmi	pc, [r0], r9, lsr #26
    dd80:	blmi	847b94 <error@@Base+0x8369b8>
    dd84:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    dd88:	ldmvs	fp, {r1, r3, r4, r6, fp, sp, lr}^
    dd8c:	stmdavs	r0, {r2, r4, r6, r7, sl, ip, lr}
    dd90:			; <UNDEFINED> instruction: 0xf7ff1a40
    dd94:	str	pc, [r9, r9, lsr #19]
    dd98:	tstcs	sp, fp, lsl sl
    dd9c:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    dda0:	orrsvs	r6, r1, #39321600	; 0x2580000
    dda4:	strtmi	lr, [r0], -r6, lsl #15
    dda8:	blx	184bd8c <error@@Base+0x183abb0>
    ddac:	tstcs	r4, #3571712	; 0x368000
    ddb0:			; <UNDEFINED> instruction: 0xf7ff4621
    ddb4:	strmi	pc, [r0], sp, lsl #26
    ddb8:			; <UNDEFINED> instruction: 0x4620e75c
    ddbc:	movwls	r2, #4864	; 0x1300
    ddc0:			; <UNDEFINED> instruction: 0xf9daf7f7
    ddc4:			; <UNDEFINED> instruction: 0xf8c89b01
    ddc8:			; <UNDEFINED> instruction: 0xf8c86050
    ddcc:			; <UNDEFINED> instruction: 0xf8c87054
    ddd0:			; <UNDEFINED> instruction: 0xe76f0030
    ddd4:	muleq	r2, r4, r0
    ddd8:	andeq	sp, r1, r0, lsr #1
    dddc:	andeq	r0, r0, r0, asr r3
    dde0:	andeq	r0, r2, r6, asr r0
    dde4:	andeq	r0, r2, ip
    dde8:	andeq	r0, r0, ip, lsr #5
    ddec:	strdeq	pc, [r1], -r4
    ddf0:	andeq	r0, r0, ip, ror #4
    ddf4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ddf8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
    ddfc:	andeq	pc, r1, sl, asr #30
    de00:	andeq	pc, r1, lr, lsl pc	; <UNPREDICTABLE>
    de04:	strdeq	pc, [r1], -lr
    de08:	andeq	pc, r1, r8, ror #29
    de0c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    de10:	blcs	28a84 <error@@Base+0x178a8>
    de14:	andcs	sp, r0, r1, lsl #24
    de18:	strb	r4, [sp], #1904	; 0x770
    de1c:	andeq	pc, r1, r6, ror lr	; <UNPREDICTABLE>
    de20:	push	{r0, r1, r2, r5, r6, r8, r9, fp, lr}
    de24:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    de28:	addlt	r4, r3, r6, ror #26
    de2c:	pkhbtmi	r6, r0, fp, lsl #22
    de30:			; <UNDEFINED> instruction: 0x460e447d
    de34:	ldrmi	r2, [r1], r0, lsl #22
    de38:			; <UNDEFINED> instruction: 0xf7ffdd01
    de3c:	blmi	18cd138 <error@@Base+0x18bbf5c>
    de40:	blvs	fe61f034 <error@@Base+0xfe60de58>
    de44:			; <UNDEFINED> instruction: 0xf1b0b168
    de48:	svclt	0x0018020d
    de4c:			; <UNDEFINED> instruction: 0xf1b82201
    de50:	svclt	0x00080f00
    de54:			; <UNDEFINED> instruction: 0xb1222201
    de58:	orrscs	lr, r6, #3457024	; 0x34c000
    de5c:			; <UNDEFINED> instruction: 0xf7ff2100
    de60:	bmi	16cd144 <error@@Base+0x16bbf68>
    de64:	stmiapl	sl!, {r1, r3, r4, r6, r8, r9, fp, lr}
    de68:	bvs	16df05c <error@@Base+0x16cde80>
    de6c:	addmi	r6, r3, #16, 16	; 0x100000
    de70:	addhi	pc, r2, r0, asr #5
    de74:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    de78:			; <UNDEFINED> instruction: 0x2e00699c
    de7c:	bmi	15c1fe8 <error@@Base+0x15b0e0c>
    de80:	andls	r5, r1, #11141120	; 0xaa0000
    de84:	bcs	2bed4 <error@@Base+0x1acf8>
    de88:	bmi	1541fdc <error@@Base+0x1530e00>
    de8c:	ldmdavs	sl!, {r0, r1, r2, r3, r5, r7, fp, ip, lr}
    de90:	svclt	0x00de42a2
    de94:	strcs	lr, [r7], #-2515	; 0xfffff62d
    de98:	ldrsbvs	r6, [ip, sl]
    de9c:			; <UNDEFINED> instruction: 0xff60f7fe
    dea0:	bmi	13e7f94 <error@@Base+0x13d6db8>
    dea4:	ldrbtmi	r3, [sl], #-2817	; 0xfffff4ff
    dea8:	ldmib	r2, {r0, r1, r5, r7, r9, lr}^
    deac:	svclt	0x00dcce01
    deb0:	ldmvs	r0, {r0, r1, r5, r9, sl, lr}^
    deb4:	ldmvs	r2, {r0, r2, r4, r8, sl, fp, ip, lr, pc}^
    deb8:			; <UNDEFINED> instruction: 0xf04f4623
    debc:			; <UNDEFINED> instruction: 0xf04f0b20
    dec0:	vnmlsne.f32	s1, s8, s0
    dec4:	bl	31a6d0 <error@@Base+0x3094f4>
    dec8:	bne	ff48f6e0 <error@@Base+0xff47e504>
    decc:			; <UNDEFINED> instruction: 0xf8064474
    ded0:	ldmne	r0, {r0, r8, r9, sl, fp, ip, sp, pc}^
    ded4:	svcge	0x0001f804
    ded8:	ldmdavs	r9!, {r0, r8, r9, ip, sp}
    dedc:	addsmi	r3, r9, #16384	; 0x4000
    dee0:	bmi	10452bc <error@@Base+0x10340e0>
    dee4:	blls	5505c <error@@Base+0x43e80>
    dee8:	stmiapl	sl!, {r0, r6, sl, fp, ip}
    deec:	blmi	fabf6c <error@@Base+0xf9ad90>
    def0:			; <UNDEFINED> instruction: 0xf80c7812
    def4:	ldrbtmi	r6, [fp], #-0
    def8:	andcs	pc, r0, lr, lsl #16
    defc:	andeq	lr, r1, lr, lsl #22
    df00:	sbcsvs	r6, r9, sl, lsr r8
    df04:	orrsvs	r4, ip, r2, lsr #5
    df08:	movweq	lr, #6924	; 0x1b0c
    df0c:	bmi	e05398 <error@@Base+0xdf41bc>
    df10:	strcs	r3, [sl], #-257	; 0xfffffeff
    df14:	ldrbtmi	r7, [sl], #-28	; 0xffffffe4
    df18:	bl	316f20 <error@@Base+0x305d44>
    df1c:	andvc	r0, r4, r1, lsl #6
    df20:	andeq	lr, r1, lr, lsl #22
    df24:	andcs	r6, r0, #209	; 0xd1
    df28:	andvc	r7, r2, sl, lsl r0
    df2c:	pop	{r0, r1, ip, sp, pc}
    df30:			; <UNDEFINED> instruction: 0xf7fe8ff0
    df34:	bmi	a8db90 <error@@Base+0xa7c9b4>
    df38:	stmiapl	pc!, {r0, r2, r3, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    df3c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    df40:	ldmdavs	sl!, {r0, r9, sl, fp, lr, pc}
    df44:	adcmi	r6, r2, #14221312	; 0xd90000
    df48:	movweq	lr, #6924	; 0x1b0c
    df4c:	andeq	lr, r1, lr, lsl #22
    df50:	bmi	a452cc <error@@Base+0xa340f0>
    df54:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    df58:	sbcsle	r2, r8, r0, lsl #20
    df5c:	svceq	0x0000f1b8
    df60:	bmi	981fa0 <error@@Base+0x970dc4>
    df64:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    df68:	bicsle	r2, r0, r0, lsl #20
    df6c:	stmiapl	sl!, {r0, r1, r5, r9, fp, lr}
    df70:	bcs	67fc0 <error@@Base+0x56de4>
    df74:			; <UNDEFINED> instruction: 0xe7cad1d7
    df78:			; <UNDEFINED> instruction: 0xf7ff1ac0
    df7c:			; <UNDEFINED> instruction: 0xe779f8b5
    df80:	stmiapl	sl!, {r1, r2, r3, r4, r9, fp, lr}
    df84:	bcs	67fd4 <error@@Base+0x56df8>
    df88:	bmi	702294 <error@@Base+0x6f10b8>
    df8c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    df90:	svclt	0x00182a00
    df94:	svceq	0x0000f1b9
    df98:	eorcs	sp, r0, #197	; 0xc5
    df9c:	bmi	62a00c <error@@Base+0x618e30>
    dfa0:	smlabbcc	r1, ip, ip, r1
    dfa4:	andhi	pc, r0, r0, lsl #17
    dfa8:	strcs	r4, [r8, #-1146]	; 0xfffffb86
    dfac:	movweq	lr, #19212	; 0x4b0c
    dfb0:	andpl	pc, r1, ip, lsl #16
    dfb4:	andeq	lr, r4, lr, lsl #22
    dfb8:			; <UNDEFINED> instruction: 0xf80e60d4
    dfbc:	ldr	r8, [r2, r1]!
    dfc0:	andeq	pc, r1, lr, asr lr	; <UNPREDICTABLE>
    dfc4:	andeq	ip, r1, r4, ror #28
    dfc8:	andeq	pc, r1, r4, asr #28
    dfcc:	andeq	r0, r0, ip, lsr #5
    dfd0:	andeq	pc, r1, ip, lsl lr	; <UNPREDICTABLE>
    dfd4:	andeq	pc, r1, lr, lsl #28
    dfd8:	andeq	r0, r0, r8, lsl r3
    dfdc:	andeq	r0, r0, ip, ror #4
    dfe0:	ldrdeq	pc, [r1], -lr
    dfe4:	andeq	r0, r0, r0, ror #2
    dfe8:	andeq	pc, r1, lr, lsl #27
    dfec:	andeq	pc, r1, lr, ror #26
    dff0:	andeq	pc, r1, r8, asr #26
    dff4:	andeq	r0, r0, r8, lsr #5
    dff8:	andeq	r0, r0, ip, ror #2
    dffc:	ldrdeq	r0, [r0], -r4
    e000:	ldrdeq	pc, [r1], -ip
    e004:	subcs	r4, r0, #3072	; 0xc00
    e008:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e00c:	andvc	r1, r8, r1, lsl #6
    e010:			; <UNDEFINED> instruction: 0x4770701a
    e014:	andeq	pc, r1, ip, ror ip	; <UNPREDICTABLE>
    e018:	ldrlt	r4, [r0], #-2834	; 0xfffff4ee
    e01c:	bmi	49f210 <error@@Base+0x48e034>
    e020:	ldrbtmi	r6, [sl], #-2908	; 0xfffff4a4
    e024:	blmi	47a61c <error@@Base+0x469440>
    e028:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e02c:	orrslt	fp, r0, fp, lsl #2
    e030:	stmdacs	r0, {r0, fp, ip, sp}
    e034:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e038:	blmi	14c1b4 <error@@Base+0x13afd8>
    e03c:	sadd16mi	fp, r8, r4
    e040:	andvs	r2, fp, sl
    e044:	ldmib	r3, {r4, r5, r6, r8, r9, sl, lr}^
    e048:			; <UNDEFINED> instruction: 0xf85d3201
    e04c:			; <UNDEFINED> instruction: 0x5c124b04
    e050:	ldcpl	0, cr6, [r8], {10}
    e054:	movwcs	r4, #10096	; 0x2770
    e058:			; <UNDEFINED> instruction: 0xf85d207e
    e05c:	andvs	r4, fp, r4, lsl #22
    e060:	svclt	0x00004770
    e064:	andeq	pc, r1, r8, ror #24
    e068:	andeq	ip, r1, r2, ror ip
    e06c:	andeq	r0, r0, ip, lsr #6
    e070:	tstcs	r1, r3, lsl #22
    e074:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    e078:	subsvs	r6, sl, #1677721601	; 0x64000001
    e07c:	svclt	0x00004770
    e080:	andeq	pc, r1, lr, lsl #24
    e084:	svcmi	0x00f0e92d
    e088:	cdpmi	12, 2, cr1, cr15, cr12, {2}
    e08c:	svclt	0x0008b083
    e090:	svccc	0x00fff1b0
    e094:	movwls	r4, #5246	; 0x147e
    e098:	ldrmi	sp, [r3], lr, asr #32
    e09c:	blx	24c07e <error@@Base+0x23aea2>
    e0a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e0a4:			; <UNDEFINED> instruction: 0xf7f6d148
    e0a8:	mcrrne	10, 10, pc, r3, cr1	; <UNPREDICTABLE>
    e0ac:	suble	r4, r3, r4, lsl #12
    e0b0:	suble	r2, r5, sl, lsl #16
    e0b4:			; <UNDEFINED> instruction: 0xf8df4b25
    e0b8:			; <UNDEFINED> instruction: 0xf8df8098
    e0bc:	ldmpl	r7!, {r3, r4, r7, ip, pc}^
    e0c0:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    e0c4:			; <UNDEFINED> instruction: 0xf8d8e013
    e0c8:	blcc	5a0d0 <error@@Base+0x48ef4>
    e0cc:	sfmle	f4, 4, [r2], {171}	; 0xab
    e0d0:	stc2	7, cr15, [sl, #1016]	; 0x3f8
    e0d4:			; <UNDEFINED> instruction: 0xf8d9bb38
    e0d8:	ldrbpl	r3, [ip, #-4]
    e0dc:			; <UNDEFINED> instruction: 0xf7f64655
    e0e0:			; <UNDEFINED> instruction: 0xf1b0fa85
    e0e4:	svclt	0x00183fff
    e0e8:	strmi	r2, [r4], -sl, lsl #16
    e0ec:	ldmdavs	fp!, {r3, ip, lr, pc}
    e0f0:	beq	8a50c <error@@Base+0x79330>
    e0f4:	svceq	0x0003f013
    e0f8:	rscle	r4, r4, r6, asr r6
    e0fc:	strtmi	r4, [sl], lr, lsr #12
    e100:	blx	15cc0e0 <error@@Base+0x15baf04>
    e104:	strcs	r4, [r0], #-2836	; 0xfffff4ec
    e108:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e10c:			; <UNDEFINED> instruction: 0xf1bb559c
    e110:	andle	r0, r1, r0, lsl #30
    e114:	andcc	pc, r0, fp, asr #17
    e118:	tstlt	fp, r1, lsl #22
    e11c:	andge	pc, r0, r3, asr #17
    e120:	pop	{r0, r1, ip, sp, pc}
    e124:			; <UNDEFINED> instruction: 0xf7f68ff0
    e128:	strtmi	pc, [lr], -r3, asr #20
    e12c:			; <UNDEFINED> instruction: 0xf11046aa
    e130:			; <UNDEFINED> instruction: 0xf14130ff
    e134:			; <UNDEFINED> instruction: 0xe7e531ff
    e138:	rscscc	pc, pc, pc, asr #32
    e13c:	strb	r4, [pc, r1, lsl #12]!
    e140:	strtmi	r4, [lr], -sl, lsr #13
    e144:	svclt	0x0000e7dc
    e148:	andeq	ip, r1, r0, lsl #24
    e14c:			; <UNDEFINED> instruction: 0x000001bc
    e150:	andeq	pc, r1, r4, asr #23
    e154:	andeq	pc, r1, r2, asr #23
    e158:	andeq	pc, r1, ip, ror fp	; <UNPREDICTABLE>
    e15c:	push	{r0, fp, sp}
    e160:	ssub8mi	r4, pc, r0	; <UNPREDICTABLE>
    e164:			; <UNDEFINED> instruction: 0xf1714d38
    e168:	addlt	r0, r3, r0, lsl #6
    e16c:	blle	199f368 <error@@Base+0x198e18c>
    e170:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    e174:			; <UNDEFINED> instruction: 0xf1414690
    e178:			; <UNDEFINED> instruction: 0xf7f631ff
    e17c:	stmdacs	r0, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    e180:	blmi	cc26fc <error@@Base+0xcb1520>
    e184:	ldrbtmi	r4, [fp], #-2610	; 0xfffff5ce
    e188:	ldrdls	pc, [r8], #143	; 0x8f
    e18c:	andls	r4, r1, #2046820352	; 0x7a000000
    e190:	movwcs	lr, #2515	; 0x9d3
    e194:	mrcmi	4, 1, r4, cr0, cr9, {7}
    e198:	blcc	a5a8 <pclose@plt+0x82c4>
    e19c:			; <UNDEFINED> instruction: 0xf803447e
    e1a0:	and	r0, r4, fp
    e1a4:			; <UNDEFINED> instruction: 0xf10b6871
    e1a8:			; <UNDEFINED> instruction: 0xf8013bff
    e1ac:			; <UNDEFINED> instruction: 0xf7f6400b
    e1b0:	stmdacs	sl, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    e1b4:	eorle	r4, r6, r4, lsl #12
    e1b8:	stmiapl	fp!, {r3, r5, r8, r9, fp, lr}^
    e1bc:			; <UNDEFINED> instruction: 0x079a681b
    e1c0:	stfnep	f5, [r3], {33}	; 0x21
    e1c4:			; <UNDEFINED> instruction: 0xf1bbd038
    e1c8:	stclle	15, cr0, [fp]
    e1cc:	ldrdge	pc, [r0], -r9
    e1d0:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    e1d4:			; <UNDEFINED> instruction: 0xf8d9b9b8
    e1d8:			; <UNDEFINED> instruction: 0xf10a1004
    e1dc:			; <UNDEFINED> instruction: 0xf8d933ff
    e1e0:	sbcsmi	r2, r9, #0
    e1e4:	rscscc	pc, pc, r2, lsl #2
    e1e8:	andle	r4, r9, #8, 8	; 0x8000000
    e1ec:	movweq	lr, #43777	; 0xab01
    e1f0:	stcgt	8, cr15, [r1, #-76]	; 0xffffffb4
    e1f4:			; <UNDEFINED> instruction: 0xf8004299
    e1f8:	mvnsle	ip, r1, lsl #18
    e1fc:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}
    e200:	bleq	2c9090 <error@@Base+0x2b7eb4>
    e204:			; <UNDEFINED> instruction: 0xf7f6e7cf
    e208:	ldrdcc	pc, [r1], -r3
    e20c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    e210:	svceq	0x0000f1b8
    e214:	blmi	4c2230 <error@@Base+0x4b1054>
    e218:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e21c:			; <UNDEFINED> instruction: 0xf8c8445b
    e220:	teqlt	r7, r0
    e224:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    e228:	blcc	6829c <error@@Base+0x570c0>
    e22c:	movweq	lr, #48035	; 0xbba3
    e230:	andlt	r6, r3, fp, lsr r0
    e234:	svchi	0x00f0e8bd
    e238:	strmi	r2, [r1], -r0
    e23c:			; <UNDEFINED> instruction: 0xf04fe7e8
    e240:			; <UNDEFINED> instruction: 0x460130ff
    e244:	svclt	0x0000e7f5
    e248:	andeq	ip, r1, r8, lsr #22
    e24c:	strdeq	pc, [r1], -lr
    e250:	strdeq	pc, [r1], -r8
    e254:	strdeq	pc, [r1], -r0
    e258:	andeq	pc, r1, r8, ror #21
    e25c:			; <UNDEFINED> instruction: 0x000001bc
    e260:	andeq	pc, r1, ip, ror #20
    e264:	andeq	pc, r1, lr, asr sl	; <UNPREDICTABLE>
    e268:	mvnsmi	lr, #737280	; 0xb4000
    e26c:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    e270:	strcs	r4, [r0], #-3356	; 0xfffff2e4
    e274:			; <UNDEFINED> instruction: 0x46204a1c
    e278:	blmi	71f474 <error@@Base+0x70e298>
    e27c:	ldmdavs	r7!, {r1, r2, r3, r5, r7, fp, ip, lr}
    e280:	stmiapl	fp!, {r0, r4, r5, sp, lr}^
    e284:			; <UNDEFINED> instruction: 0xf003601c
    e288:	blmi	68c9bc <error@@Base+0x67b7e0>
    e28c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    e290:	ldrdcc	pc, [r0], -r8
    e294:	andeq	lr, r1, #0, 20
    e298:	svccc	0x00fff1b2
    e29c:	adcmi	fp, r3, #24, 30	; 0x60
    e2a0:	movwcs	fp, #8140	; 0x1fcc
    e2a4:	ldcle	3, cr2, [fp, #-0]
    e2a8:	ldrdls	pc, [r8], #-143	; 0xffffff71
    e2ac:	ldrbtmi	r4, [r9], #1573	; 0x625
    e2b0:	mrc2	7, 4, pc, cr14, cr13, {7}
    e2b4:			; <UNDEFINED> instruction: 0x2018f8d9
    e2b8:	ldrdcc	pc, [r0], -r8
    e2bc:	addsmi	r3, r4, #4194304	; 0x400000
    e2c0:			; <UNDEFINED> instruction: 0x4614bfb8
    e2c4:	andeq	lr, r1, #0, 20
    e2c8:	svccc	0x00fff1b2
    e2cc:	adcmi	fp, fp, #24, 30	; 0x60
    e2d0:	adcmi	sp, r7, #60928	; 0xee00
    e2d4:	svclt	0x00d46037
    e2d8:	andcs	r1, r0, r0, ror #23
    e2dc:	mvnshi	lr, #12386304	; 0xbd0000
    e2e0:			; <UNDEFINED> instruction: 0xe7f6461c
    e2e4:	andeq	ip, r1, ip, lsl sl
    e2e8:	andeq	r0, r0, ip, ror #4
    e2ec:	andeq	r0, r0, ip, lsr #5
    e2f0:	andeq	r0, r0, r0, lsl #4
    e2f4:	ldrdeq	pc, [r1], -r6
    e2f8:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
    e2fc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    e300:	blle	d8f08 <error@@Base+0xc7d2c>
    e304:	blcs	191af10 <error@@Base+0x1909d34>
    e308:	eorvs	sp, r3, r1, lsl #24
    e30c:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    e310:	eorvs	r2, r6, r0, lsl #12
    e314:			; <UNDEFINED> instruction: 0xf0021c5d
    e318:	addmi	pc, r5, #37632	; 0x9300
    e31c:	stmdami	r5, {r1, r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    e320:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    e324:			; <UNDEFINED> instruction: 0xffd6f002
    e328:	mvnscc	pc, #79	; 0x4f
    e32c:	svclt	0x0000e7ed
    e330:	andeq	pc, r1, r8, ror #23
    e334:	andeq	sl, r0, r2, lsl lr
    e338:	ldrtlt	r4, [r0], #-2833	; 0xfffff4ef
    e33c:			; <UNDEFINED> instruction: 0xf503447b
    e340:	ldrmi	r5, [r9], -r6, asr #5
    e344:	addsmi	r3, r3, #32, 6	; 0x80000000
    e348:	stccc	8, cr15, [r0], #-268	; 0xfffffef4
    e34c:	bmi	382b3c <error@@Base+0x371960>
    e350:	andsvs	r2, ip, r0, lsl #8
    e354:	sbcpl	pc, r7, r1, lsl #10
    e358:	strcs	r4, [r1], #-1146	; 0xfffffb86
    e35c:	ldrmi	r2, [r3], -r0, lsl #10
    e360:	stmib	r3, {r4, r9, ip, sp}^
    e364:	andcs	r1, r0, r2
    e368:	stmib	r3, {r8, sp}^
    e36c:	stmib	r3, {r1, r3, r8, sl, lr}^
    e370:	lfmlt	f2, 4, [r0], #-16
    e374:	smlabteq	r8, r3, r9, lr
    e378:	smlabteq	r6, r3, r9, lr
    e37c:	svclt	0x00004770
    e380:	ldrdeq	pc, [r1], -r8
    e384:	andeq	pc, r1, ip, lsl #23
    e388:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    e38c:	ldrbtmi	fp, [ip], #1520	; 0x5f0
    e390:	ldrmi	r4, [r4], -r6, lsl #12
    e394:	svceq	0x0010f85c
    e398:	ldrmi	r4, [sp], -pc, lsl #12
    e39c:	andsle	r4, r1, r0, ror #10
    e3a0:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
    e3a4:	and	r3, r8, r0, lsl r1
    e3a8:	movwcs	lr, #27088	; 0x69d0
    e3ac:	svclt	0x000842bb
    e3b0:	ldrhtle	r4, [r0], #-34	; 0xffffffde
    e3b4:	addmi	r6, r8, #0, 16
    e3b8:	ldmib	r0, {r2, ip, lr, pc}^
    e3bc:	adcmi	r2, r2, #134217728	; 0x8000000
    e3c0:	blle	ffc5ea74 <error@@Base+0xffc4d898>
    e3c4:	ldrsbt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    e3c8:	ldrbtmi	r6, [lr], #2113	; 0x841
    e3cc:			; <UNDEFINED> instruction: 0x3c02e9de
    e3d0:	rsble	r2, r1, r0, lsl #22
    e3d4:			; <UNDEFINED> instruction: 0xf8ce681a
    e3d8:	bmi	e96400 <error@@Base+0xe85224>
    e3dc:	ldrbtmi	r6, [sl], #-24	; 0xffffffe8
    e3e0:	andscc	r6, r0, #89	; 0x59
    e3e4:	strmi	lr, [r2, #-2499]	; 0xfffff63d
    e3e8:	stmib	r3, {r0, r1, r4, r7, r9, lr}^
    e3ec:	subvs	r6, r3, r6, lsl #14
    e3f0:	subsle	r6, ip, fp
    e3f4:	addsmi	r6, r6, #1966080	; 0x1e0000
    e3f8:			; <UNDEFINED> instruction: 0xf8d3d00a
    e3fc:	ldmib	r6, {r2, sp, lr, pc}^
    e400:	ldmib	lr, {r1, r9, sl, sp}^
    e404:	blne	ff4adc14 <error@@Base+0xff49ca38>
    e408:	bl	19a6878 <error@@Base+0x199569c>
    e40c:	cmpvs	lr, lr, lsl #12
    e410:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    e414:	addsmi	r3, r0, #16, 4
    e418:	bmi	b42450 <error@@Base+0xb31274>
    e41c:	ldrbtmi	r6, [sl], #-2054	; 0xfffff7fa
    e420:	addsmi	r3, r6, #16, 4
    e424:	ldmib	r6, {r1, r2, ip, lr, pc}^
    e428:	blne	497c38 <error@@Base+0x486a5c>
    e42c:	bl	19a683c <error@@Base+0x1995660>
    e430:	cmpvs	r6, r5, lsl #12
    e434:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    e438:	addsmi	r3, r1, #16, 4
    e43c:	addsmi	fp, r3, #24, 30	; 0x60
    e440:	stmdavs	sl, {r0, r1, r2, ip, lr, pc}^
    e444:	andcc	lr, r2, #3440640	; 0x348000
    e448:	smlattvs	fp, r3, sl, r1
    e44c:	andeq	lr, r2, #103424	; 0x19400
    e450:			; <UNDEFINED> instruction: 0xf1bc614a
    e454:	tstle	lr, r0, lsl #30
    e458:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    e45c:			; <UNDEFINED> instruction: 0xf8544614
    e460:	stmdavs	fp!, {r4, r8, r9, sl, fp, ip, lr}
    e464:			; <UNDEFINED> instruction: 0x6704e9d5
    e468:	eorle	r4, r3, r3, lsr #5
    e46c:	ldmdavs	sl, {r2, r4, r7, r9, sl, lr}
    e470:	andle	r4, r9, r2, lsr #5
    e474:	ldrdeq	lr, [r4, -r3]
    e478:	bl	1ddee98 <error@@Base+0x1dcdcbc>
    e47c:	ble	451c88 <error@@Base+0x440aac>
    e480:	ldmdavs	sl, {r0, r1, r4, r9, sl, lr}
    e484:	mvnsle	r4, r2, lsr #5
    e488:	andpl	pc, ip, ip, asr #17
    e48c:	andcc	lr, r0, #3489792	; 0x354000
    e490:	stmdavs	sl!, {r1, r3, r4, r6, sp, lr}^
    e494:	ldcllt	0, cr6, [r0, #76]!	; 0x4c
    e498:	andcc	pc, ip, lr, asr #17
    e49c:			; <UNDEFINED> instruction: 0xf04f4663
    e4a0:	ldr	r0, [sl, r0, lsl #24]
    e4a4:			; <UNDEFINED> instruction: 0x4606461d
    e4a8:	ldrmi	r4, [r3], -pc, lsl #12
    e4ac:	addsmi	lr, r8, #61079552	; 0x3a40000
    e4b0:			; <UNDEFINED> instruction: 0xe7ced1b3
    e4b4:	strb	r4, [r9, r5, ror #12]!
    e4b8:	andeq	pc, r1, r6, asr fp	; <UNPREDICTABLE>
    e4bc:	andeq	pc, r1, r2, asr #22
    e4c0:	andeq	pc, r1, sl, lsl fp	; <UNPREDICTABLE>
    e4c4:	andeq	pc, r1, r6, lsl #22
    e4c8:	ldrdeq	pc, [r1], -r2
    e4cc:	andeq	pc, r1, r6, asr #21
    e4d0:	andeq	pc, r1, lr, lsr #21
    e4d4:	andeq	pc, r1, sl, lsl #21
    e4d8:	push	{r0, r1, r4, r5, r6, r8, r9, fp, lr}
    e4dc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    e4e0:	ldrdhi	pc, [r8, #143]	; 0x8f
    e4e4:			; <UNDEFINED> instruction: 0xf853b083
    e4e8:			; <UNDEFINED> instruction: 0x46064f10
    e4ec:			; <UNDEFINED> instruction: 0x460f44f8
    e4f0:			; <UNDEFINED> instruction: 0xd073429c
    e4f4:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    e4f8:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    e4fc:	movwcs	lr, #10708	; 0x29d4
    e500:	bl	1cdefd0 <error@@Base+0x1ccddf4>
    e504:	blle	198e528 <error@@Base+0x197d34c>
    e508:	svclt	0x000842bb
    e50c:	ldrhtle	r4, [lr], #-34	; 0xffffffde
    e510:	blx	fe5ca522 <error@@Base+0xfe5b9346>
    e514:	andls	lr, r1, #212, 18	; 0x350000
    e518:			; <UNDEFINED> instruction: 0xf8d44d66
    e51c:	ldmib	r9, {r2, r3, lr, pc}^
    e520:	ldrbtmi	r3, [sp], #-3586	; 0xfffff1fe
    e524:	strdls	r1, [r0, -r1]
    e528:	tsteq	lr, r7, ror #22
    e52c:	bl	fecb2938 <error@@Base+0xfeca175c>
    e530:	bl	1b10d50 <error@@Base+0x1affb74>
    e534:	rsbvs	r0, r8, r7, lsl #22
    e538:	ldrdeq	lr, [r0, -sp]
    e53c:	bl	1c5fa84 <error@@Base+0x1c4e8a8>
    e540:	ble	1ace974 <error@@Base+0x1abd798>
    e544:			; <UNDEFINED> instruction: 0x46714618
    e548:			; <UNDEFINED> instruction: 0xf8b2f7f6
    e54c:	cmple	r5, r0, lsl #16
    e550:	ldmib	r9, {r0, r3, r4, r6, r8, r9, fp, lr}^
    e554:	ldrbtmi	r4, [fp], #-1282	; 0xfffffafe
    e558:	stmdbge	r6, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e55c:			; <UNDEFINED> instruction: 0x601842b4
    e560:	movweq	lr, #31605	; 0x7b75
    e564:	addhi	pc, sl, r0, lsl #5
    e568:			; <UNDEFINED> instruction: 0xf8584b54
    e56c:	and	fp, lr, r3
    e570:	svclt	0x00081c69
    e574:	svccc	0x00fff1b4
    e578:			; <UNDEFINED> instruction: 0xf7ffd040
    e57c:			; <UNDEFINED> instruction: 0xf11afebd
    e580:			; <UNDEFINED> instruction: 0xf1490a01
    e584:	adcsmi	r0, r4, #0, 18
    e588:	movweq	lr, #31605	; 0x7b75
    e58c:	movwcs	sp, #2678	; 0xa76
    e590:	strtmi	r4, [r9], -r0, lsr #12
    e594:			; <UNDEFINED> instruction: 0xf7ff461a
    e598:			; <UNDEFINED> instruction: 0xf8dbfd75
    e59c:	strmi	r3, [r4], -r0
    e5a0:			; <UNDEFINED> instruction: 0x460d0798
    e5a4:	blmi	11c293c <error@@Base+0x11b1760>
    e5a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e5ac:	bcs	a861c <error@@Base+0x97440>
    e5b0:	bmi	11429c8 <error@@Base+0x11317ec>
    e5b4:			; <UNDEFINED> instruction: 0xf8582101
    e5b8:	andsvs	r2, r1, r2
    e5bc:	tstcs	r0, r2, asr #16
    e5c0:	andsvs	r4, r9, sl, lsl #13
    e5c4:			; <UNDEFINED> instruction: 0x46d14478
    e5c8:	cdp2	0, 0, cr15, cr8, cr2, {0}
    e5cc:			; <UNDEFINED> instruction: 0x46494650
    e5d0:	pop	{r0, r1, ip, sp, pc}
    e5d4:	stmdavs	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e5d8:	orrle	r4, pc, ip, lsl #5
    e5dc:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
    e5e0:	movwcs	lr, #27092	; 0x69d4
    e5e4:	svclt	0x0008429f
    e5e8:	mulle	pc, r6, r2	; <UNPREDICTABLE>
    e5ec:	blx	a4a5fe <error@@Base+0xa39422>
    e5f0:			; <UNDEFINED> instruction: 0x9014f8d4
    e5f4:			; <UNDEFINED> instruction: 0x3e02e9d9
    e5f8:	str	r6, [r3, r0, rrx]!
    e5fc:	beq	4a740 <error@@Base+0x39564>
    e600:			; <UNDEFINED> instruction: 0x465046d1
    e604:	andlt	r4, r3, r9, asr #12
    e608:	svchi	0x00f0e8bd
    e60c:	ldmib	r4, {r4, sl, ip, sp}^
    e610:	ldrbmi	sl, [r0], -r6, lsl #18
    e614:	andlt	r4, r3, r9, asr #12
    e618:	svchi	0x00f0e8bd
    e61c:			; <UNDEFINED> instruction: 0x46614610
    e620:			; <UNDEFINED> instruction: 0xf846f7f6
    e624:	stmdacs	r0, {r0, r1, r9, sl, lr}
    e628:	ldmib	r4, {r3, r5, r6, r7, r8, ip, lr, pc}^
    e62c:	eorvs	r0, fp, r2, lsl #2
    e630:	ldmib	r4, {r1, r2, r7, r9, lr}^
    e634:	bl	1df8a54 <error@@Base+0x1de7878>
    e638:	ble	b8f244 <error@@Base+0xb7e068>
    e63c:			; <UNDEFINED> instruction: 0xf8584b1f
    e640:	ands	fp, r2, r3
    e644:	stmib	sp, {r0, r1, r3, r6, sl, fp, ip}^
    e648:	svclt	0x00080100
    e64c:	svccc	0x00fff1b0
    e650:			; <UNDEFINED> instruction: 0xf7ffd0d4
    e654:	ldmib	sp, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    e658:			; <UNDEFINED> instruction: 0xf11a0100
    e65c:			; <UNDEFINED> instruction: 0xf1493aff
    e660:	addmi	r3, r6, #4177920	; 0x3fc000
    e664:	movweq	lr, #7031	; 0x1b77
    e668:	movwcs	sp, #2583	; 0xa17
    e66c:			; <UNDEFINED> instruction: 0xf7ff461a
    e670:			; <UNDEFINED> instruction: 0xf8dbfd75
    e674:	ldreq	r3, [sl, r0]
    e678:	ldr	sp, [r4, r4, ror #1]
    e67c:	strtmi	r4, [r2], -fp, lsr #12
    e680:			; <UNDEFINED> instruction: 0x46494650
    e684:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    e688:	bl	1ddf128 <error@@Base+0x1dcdf4c>
    e68c:	ble	fee0f2a8 <error@@Base+0xfedfe0cc>
    e690:	bcc	ab00 <pclose@plt+0x881c>
    e694:	ldmibcc	pc!, {r0, r3, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e698:			; <UNDEFINED> instruction: 0x4602e7b3
    e69c:	ldrbmi	r4, [r0], -fp, lsl #12
    e6a0:			; <UNDEFINED> instruction: 0xf7ff4649
    e6a4:			; <UNDEFINED> instruction: 0xe7acfe71
    e6a8:	andeq	pc, r1, r6, lsl #20
    e6ac:	andeq	ip, r1, r8, lsr #15
    e6b0:	andeq	pc, r1, lr, ror #19
    e6b4:	andeq	pc, r1, r2, asr #19
    e6b8:	andeq	pc, r1, lr, lsl #19
    e6bc:			; <UNDEFINED> instruction: 0x000001bc
    e6c0:	muleq	r0, r0, r1
    e6c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e6c8:	andeq	sl, r0, ip, lsl #23
    e6cc:	andeq	pc, r1, r6, lsl #18
    e6d0:	b	3b898 <error@@Base+0x2a6bc>
    e6d4:	stcmi	6, cr0, [ip], {1}
    e6d8:	ldrbtmi	r4, [ip], #-3340	; 0xfffff2f4
    e6dc:	stmdavs	r4!, {r2, r5, r6, r8, fp, ip, lr}
    e6e0:	svccc	0x00fff1b6
    e6e4:	stccs	15, cr11, [r0], {24}
    e6e8:	stmdacs	r1, {r1, r2, ip, lr, pc}
    e6ec:			; <UNDEFINED> instruction: 0xf173460b
    e6f0:	blle	14f2f8 <error@@Base+0x13e11c>
    e6f4:	uxtb	fp, r0, ror #24
    e6f8:	mrscs	r2, (UNDEF: 0)
    e6fc:			; <UNDEFINED> instruction: 0x4770bc70
    e700:	tstcs	r0, r1
    e704:			; <UNDEFINED> instruction: 0x4770bc70
    e708:			; <UNDEFINED> instruction: 0x0001c5ba
    e70c:	muleq	r0, r0, r1
    e710:	push	{r1, fp, sp}
    e714:			; <UNDEFINED> instruction: 0xf1714ff0
    e718:			; <UNDEFINED> instruction: 0xf8df0300
    e71c:	addlt	sl, r3, r0, ror r1
    e720:	blle	199fb10 <error@@Base+0x198e934>
    e724:	pkhtbmi	r4, r0, sl, asr #22
    e728:	ldrbtmi	r4, [fp], #-1673	; 0xfffff977
    e72c:	svcmi	0x0010f853
    e730:			; <UNDEFINED> instruction: 0xd054429c
    e734:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    e738:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    e73c:	movwcs	lr, #27092	; 0x69d4
    e740:	bl	1cdfc50 <error@@Base+0x1ccea74>
    e744:	blle	11ce770 <error@@Base+0x11bd594>
    e748:	svclt	0x0008454b
    e74c:	subsle	r4, r8, r2, asr #10
    e750:	ldmib	r5, {r0, r2, r5, r6, fp, sp, lr}^
    e754:	bl	fee12774 <error@@Base+0xfee01598>
    e758:	bl	1a51364 <error@@Base+0x1a40188>
    e75c:	bl	fec91764 <error@@Base+0xfec80588>
    e760:	bl	18cff88 <error@@Base+0x18bedac>
    e764:	ldrmi	r0, [r3, #1801]!	; 0x709
    e768:	movweq	lr, #31612	; 0x7b7c
    e76c:	ldmib	r5, {r1, r2, r3, r4, r6, r9, fp, ip, lr, pc}^
    e770:			; <UNDEFINED> instruction: 0xf7f50102
    e774:	bllt	e4e5f0 <error@@Base+0xe3d414>
    e778:			; <UNDEFINED> instruction: 0x6706e9d5
    e77c:	strcs	lr, [r2], #-2517	; 0xfffff62b
    e780:	bl	1ddfca0 <error@@Base+0x1dceac4>
    e784:	ble	10cf3b0 <error@@Base+0x10be1d4>
    e788:			; <UNDEFINED> instruction: 0xf85a4b43
    e78c:	and	r5, r6, r3
    e790:			; <UNDEFINED> instruction: 0xf1473601
    e794:	ldrmi	r0, [r9, #1792]!	; 0x700
    e798:	ldrmi	fp, [r0, #3848]!	; 0xf08
    e79c:	movwcs	sp, #58	; 0x3a
    e7a0:			; <UNDEFINED> instruction: 0x46214610
    e7a4:			; <UNDEFINED> instruction: 0xf7ff461a
    e7a8:	stmdavs	fp!, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    e7ac:	movweq	pc, #12307	; 0x3013	; <UNPREDICTABLE>
    e7b0:	movwcs	fp, #7960	; 0x1f18
    e7b4:	andmi	r4, r1, ip, lsl #12
    e7b8:	svccc	0x00fff1b1
    e7bc:			; <UNDEFINED> instruction: 0xf043bf08
    e7c0:	strmi	r0, [r2], -r1, lsl #6
    e7c4:	rscle	r2, r3, r0, lsl #22
    e7c8:	rscscc	pc, pc, #79	; 0x4f
    e7cc:			; <UNDEFINED> instruction: 0x46104614
    e7d0:	andlt	r4, r3, r1, lsr #12
    e7d4:	svchi	0x00f0e8bd
    e7d8:	addmi	r6, ip, #36, 16	; 0x240000
    e7dc:	stfmid	f5, [pc], #-696	; e52c <pclose@plt+0xc248>
    e7e0:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    e7e4:	ldrmi	r2, [r9, #778]	; 0x30a
    e7e8:	ldrmi	fp, [r0, #3848]	; 0xf08
    e7ec:	stmdbvs	r5!, {r3, ip, lr, pc}^
    e7f0:	andcs	lr, r0, #49545216	; 0x2f40000
    e7f4:			; <UNDEFINED> instruction: 0x46104614
    e7f8:	andlt	r4, r3, r1, lsr #12
    e7fc:	svchi	0x00f0e8bd
    e800:	ldmib	r4, {r4, sl, ip, sp}^
    e804:	ldrmi	r2, [r0], -r2, lsl #8
    e808:	andlt	r4, r3, r1, lsr #12
    e80c:	svchi	0x00f0e8bd
    e810:			; <UNDEFINED> instruction: 0x46b946b0
    e814:	strbmi	r4, [r9], -r0, asr #12
    e818:	andls	r4, r1, #36700160	; 0x2300000
    e81c:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
    e820:	strtmi	r9, [r1], -r1, lsl #20
    e824:	andlt	r4, r3, r0, lsl r6
    e828:	svchi	0x00f0e8bd
    e82c:	ldrdeq	lr, [r2, -r4]
    e830:			; <UNDEFINED> instruction: 0xff3ef7f5
    e834:	bicle	r2, r7, r0, lsl #16
    e838:			; <UNDEFINED> instruction: 0x6706e9d4
    e83c:	strcs	lr, [r2], #-2516	; 0xfffff62c
    e840:	bl	1e5ff08 <error@@Base+0x1e4ed2c>
    e844:	ble	ff8cf468 <error@@Base+0xff8be28c>
    e848:			; <UNDEFINED> instruction: 0xf85a4b13
    e84c:	and	r5, r7, r3
    e850:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    e854:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
    e858:	svclt	0x000845b9
    e85c:	ldrhle	r4, [r9], #80	; 0x50
    e860:	ldrmi	r2, [r0], -r0, lsl #6
    e864:	ldrmi	r4, [sl], -r1, lsr #12
    e868:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    e86c:			; <UNDEFINED> instruction: 0xf013682b
    e870:	svclt	0x00180303
    e874:	strmi	r2, [ip], -r1, lsl #6
    e878:			; <UNDEFINED> instruction: 0xf1b14001
    e87c:	svclt	0x00083fff
    e880:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e884:	blcs	20094 <error@@Base+0xeeb8>
    e888:	ldr	sp, [sp, r2, ror #1]
    e88c:	andeq	ip, r1, r4, ror r5
    e890:			; <UNDEFINED> instruction: 0x0001f7ba
    e894:	andeq	pc, r1, lr, lsr #15
    e898:			; <UNDEFINED> instruction: 0x000001bc
    e89c:	andeq	pc, r1, r4, lsl #14
    e8a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    e8a4:			; <UNDEFINED> instruction: 0xf0024606
    e8a8:	svcmi	0x0031febb
    e8ac:			; <UNDEFINED> instruction: 0x4604447f
    e8b0:			; <UNDEFINED> instruction: 0xf7f5460d
    e8b4:	b	14e200 <error@@Base+0x13d024>
    e8b8:	cdpcs	3, 0, cr0, cr0, cr5, {0}
    e8bc:			; <UNDEFINED> instruction: 0xf1b3bfa8
    e8c0:			; <UNDEFINED> instruction: 0x46803fff
    e8c4:	smlawble	r9, r9, r6, r4
    e8c8:			; <UNDEFINED> instruction: 0xf8574b2a
    e8cc:	and	sl, sl, r3
    e8d0:	cdp2	0, 10, cr15, cr6, cr2, {0}
    e8d4:	movweq	lr, #6656	; 0x1a00
    e8d8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
    e8dc:			; <UNDEFINED> instruction: 0xf1b3bfa8
    e8e0:			; <UNDEFINED> instruction: 0x460d3fff
    e8e4:			; <UNDEFINED> instruction: 0xf8dad11a
    e8e8:	adcsmi	r3, r3, #0
    e8ec:	streq	pc, [r1], -r6, lsl #2
    e8f0:	stclle	6, cr4, [sp], #192	; 0xc0
    e8f4:	ldmpl	fp!, {r5, r8, r9, fp, lr}^
    e8f8:	movtlt	r6, #47131	; 0xb81b
    e8fc:	svccc	0x00fff1b9
    e900:			; <UNDEFINED> instruction: 0xf1b8bf02
    e904:			; <UNDEFINED> instruction: 0x46403fff
    e908:	andsle	r4, ip, r9, asr #12
    e90c:	svceq	0x0001f1b8
    e910:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
    e914:	strbmi	sp, [r4], -r9, lsr #22
    e918:	and	r4, ip, sp, asr #12
    e91c:			; <UNDEFINED> instruction: 0x1c694b16
    e920:			; <UNDEFINED> instruction: 0xf1b4bf08
    e924:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    e928:	rscle	r6, r5, sl, lsl r8
    e92c:	stfcsd	f3, [r1], {106}	; 0x6a
    e930:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    e934:			; <UNDEFINED> instruction: 0x4620db11
    e938:			; <UNDEFINED> instruction: 0xf7ff4629
    e93c:	strmi	pc, [r9, #3533]!	; 0xdcd
    e940:	strmi	fp, [r0, #3848]!	; 0xf08
    e944:	pop	{r2, r3, ip, lr, pc}
    e948:	strdcs	r8, [r0], -r0
    e94c:	ldrb	r4, [r6, r1, lsl #12]!
    e950:	rscscc	pc, pc, pc, asr #32
    e954:	pop	{r0, r9, sl, lr}
    e958:	strdcs	r8, [r1], -r0
    e95c:	strb	r2, [lr, r0, lsl #2]!
    e960:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    e964:	mvnscc	pc, r1, asr #2
    e968:	andcs	lr, r0, sp, ror #15
    e96c:	strb	r4, [sl, r1, lsl #12]!
    e970:	andeq	ip, r1, r8, ror #7
    e974:	andeq	r0, r0, r0, lsl #4
    e978:	muleq	r0, r0, r1
    e97c:	svcmi	0x00f0e92d
    e980:	stmdavc	r3, {r2, r9, sl, lr}
    e984:			; <UNDEFINED> instruction: 0xf8dfb087
    e988:	strmi	r9, [r8], r4, ror #2
    e98c:	ldrbtmi	r2, [r9], #2861	; 0xb2d
    e990:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    e994:			; <UNDEFINED> instruction: 0xf7f5d00c
    e998:	ldmdami	r5, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
    e99c:			; <UNDEFINED> instruction: 0xf0024478
    e9a0:			; <UNDEFINED> instruction: 0x4620fa9d
    e9a4:	blx	fe6ca9b4 <error@@Base+0xfe6b97d8>
    e9a8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    e9ac:	blx	fe5ca9bc <error@@Base+0xfe5b97e0>
    e9b0:	blx	febcc9a4 <error@@Base+0xfebbb7c8>
    e9b4:	andcs	r4, r0, r2, lsl #13
    e9b8:	stc2l	7, cr15, [r0, #1004]!	; 0x3ec
    e9bc:			; <UNDEFINED> instruction: 0xff68f7f4
    e9c0:			; <UNDEFINED> instruction: 0xf9def002
    e9c4:			; <UNDEFINED> instruction: 0xf7f42000
    e9c8:	mulcs	r0, r5, r8
    e9cc:			; <UNDEFINED> instruction: 0xf93cf005
    e9d0:			; <UNDEFINED> instruction: 0xf7f32000
    e9d4:	strmi	lr, [r6], -r8, lsr #22
    e9d8:			; <UNDEFINED> instruction: 0xf7f32000
    e9dc:	stmdami	r6, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    e9e0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    e9e4:	bl	16cc9b8 <error@@Base+0x16bb7dc>
    e9e8:	blle	1d189f0 <error@@Base+0x1d07814>
    e9ec:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    e9f0:			; <UNDEFINED> instruction: 0xf82af7fb
    e9f4:	cmnlt	r0, #7340032	; 0x700000
    e9f8:	stmdavc	r3!, {r1, fp, ip, sp, lr}
    e9fc:	blcs	3b74c <error@@Base+0x2a570>
    ea00:	strtmi	sp, [r0], -sp, rrx
    ea04:			; <UNDEFINED> instruction: 0xf83af7fc
    ea08:	tstlt	r0, #137363456	; 0x8300000
    ea0c:			; <UNDEFINED> instruction: 0xf7f34638
    ea10:	strmi	lr, [r5], -r8, lsl #23
    ea14:			; <UNDEFINED> instruction: 0xf7f34658
    ea18:	smlabbcs	r1, r4, fp, lr
    ea1c:	cfstrdne	mvd4, [r3, #-160]	; 0xffffff60
    ea20:	ldrmi	r9, [r8], -r5, lsl #6
    ea24:	mcr2	7, 7, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    ea28:			; <UNDEFINED> instruction: 0xf7fc4605
    ea2c:	blls	18e120 <error@@Base+0x17cf44>
    ea30:	smladxls	r1, r3, sl, r4
    ea34:			; <UNDEFINED> instruction: 0x4619447a
    ea38:			; <UNDEFINED> instruction: 0xf04f9200
    ea3c:	andcs	r3, r1, #-67108861	; 0xfc000003
    ea40:	bleq	c917c <error@@Base+0xb7fa0>
    ea44:			; <UNDEFINED> instruction: 0xf7f34628
    ea48:			; <UNDEFINED> instruction: 0x4658ec3c
    ea4c:	b	feb4ca20 <error@@Base+0xfeb3b844>
    ea50:	stmdavc	r3!, {r0, r2, r3, r5, r8, fp, ip, sp, pc}
    ea54:	strtmi	fp, [r0], -fp, asr #7
    ea58:	mrc2	7, 6, pc, cr14, cr3, {7}
    ea5c:	strtmi	r4, [r8], -r5, lsl #12
    ea60:	bl	d4ca34 <error@@Base+0xd3b858>
    ea64:			; <UNDEFINED> instruction: 0xf7f34628
    ea68:	andcs	lr, r0, r0, lsr #21
    ea6c:	stc	7, cr15, [r2], #-972	; 0xfffffc34
    ea70:			; <UNDEFINED> instruction: 0xf7f34630
    ea74:			; <UNDEFINED> instruction: 0x4630ead8
    ea78:	ldc	7, cr15, [ip], {243}	; 0xf3
    ea7c:			; <UNDEFINED> instruction: 0xf0052001
    ea80:	andcs	pc, r1, r3, ror #17
    ea84:			; <UNDEFINED> instruction: 0xf836f7f4
    ea88:	svceq	0x0000f1b8
    ea8c:	strbmi	sp, [r0], -sp
    ea90:	blx	94aaa0 <error@@Base+0x9398c4>
    ea94:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    ea98:	blx	84aaa8 <error@@Base+0x8398cc>
    ea9c:	blx	fe24aaae <error@@Base+0xfe2398d2>
    eaa0:			; <UNDEFINED> instruction: 0xf002200a
    eaa4:			; <UNDEFINED> instruction: 0xf002f99b
    eaa8:			; <UNDEFINED> instruction: 0xf7f4f96b
    eaac:	blmi	5ce4b0 <error@@Base+0x5bd2d4>
    eab0:	andcs	r4, r1, #80, 12	; 0x5000000
    eab4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eab8:			; <UNDEFINED> instruction: 0xf7fb601a
    eabc:	andcs	pc, r0, r3, asr #28
    eac0:	pop	{r0, r1, r2, ip, sp, pc}
    eac4:			; <UNDEFINED> instruction: 0xf0054ff0
    eac8:	ldmdami	r0, {r0, r3, r4, r6, fp, ip, sp, pc}
    eacc:			; <UNDEFINED> instruction: 0xf7f34478
    ead0:	strmi	pc, [r5], -r3, lsr #29
    ead4:	ldrtmi	lr, [r0], -r3, asr #15
    ead8:	b	fe94caac <error@@Base+0xfe93b8d0>
    eadc:			; <UNDEFINED> instruction: 0xf7f3e786
    eae0:			; <UNDEFINED> instruction: 0x4605fe9b
    eae4:			; <UNDEFINED> instruction: 0xd1ba2d00
    eae8:	svclt	0x0000e7b3
    eaec:	andeq	ip, r1, r6, lsl #6
    eaf0:	strdeq	r7, [r0], -r0
    eaf4:	andeq	sl, r0, sl, lsl #21
    eaf8:	andeq	sl, r0, r6, lsl #15
    eafc:	andeq	r7, r0, r2, ror #8
    eb00:	andeq	r7, r0, r8, lsr #8
    eb04:	andeq	sl, r0, r2, ror #13
    eb08:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eb0c:	andeq	sl, r0, r8, lsr #13
    eb10:	svcmi	0x00f8e92d
    eb14:			; <UNDEFINED> instruction: 0x46044619
    eb18:	ldmib	sp, {r4, r9, sl, lr}^
    eb1c:	ldrmi	r8, [r6], -sl, lsl #18
    eb20:			; <UNDEFINED> instruction: 0xf7f5461f
    eb24:			; <UNDEFINED> instruction: 0xf8dffdc5
    eb28:	ldrbtmi	fp, [fp], #252	; 0xfc
    eb2c:	cmnle	r9, r0, lsl #16
    eb30:			; <UNDEFINED> instruction: 0x4682493d
    eb34:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    eb38:	bl	1d4cb0c <error@@Base+0x1d3b930>
    eb3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    eb40:			; <UNDEFINED> instruction: 0xf7f5d068
    eb44:	ldmdami	r9!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    eb48:			; <UNDEFINED> instruction: 0xf0024478
    eb4c:	strtmi	pc, [r0], -r7, asr #19
    eb50:			; <UNDEFINED> instruction: 0xf9c4f002
    eb54:			; <UNDEFINED> instruction: 0xf04f4836
    eb58:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    eb5c:			; <UNDEFINED> instruction: 0xf9bef002
    eb60:	mrc2	7, 4, pc, cr6, cr4, {7}
    eb64:			; <UNDEFINED> instruction: 0xf90cf002
    eb68:			; <UNDEFINED> instruction: 0xf7f34650
    eb6c:	ldrbmi	pc, [r0], -r3, asr #31	; <UNPREDICTABLE>
    eb70:			; <UNDEFINED> instruction: 0xf86af005
    eb74:	andcs	r2, sp, r1, lsl #2
    eb78:	b	c4cb4c <error@@Base+0xc3b970>
    eb7c:			; <UNDEFINED> instruction: 0xf7f3e003
    eb80:	andcc	lr, r1, lr, asr fp
    eb84:			; <UNDEFINED> instruction: 0xf1b9d032
    eb88:	svclt	0x00083fff
    eb8c:	svccc	0x00fff1b8
    eb90:	ldclne	0, cr13, [r2], #-32	; 0xffffffe0
    eb94:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    eb98:	bl	1e60260 <error@@Base+0x1e4f084>
    eb9c:	ldrmi	r0, [r6], -r7, lsl #2
    eba0:	blle	8e0424 <error@@Base+0x8cf248>
    eba4:	stc2	7, cr15, [r2, #-980]!	; 0xfffffc2c
    eba8:	mcrrne	6, 2, r4, r2, cr9
    ebac:	mvnle	r4, r4, lsl #12
    ebb0:			; <UNDEFINED> instruction: 0xf7f34628
    ebb4:			; <UNDEFINED> instruction: 0x2100eb9a
    ebb8:			; <UNDEFINED> instruction: 0xf7f3200d
    ebbc:	andcs	lr, r1, r0, lsl sl
    ebc0:			; <UNDEFINED> instruction: 0xf842f005
    ebc4:			; <UNDEFINED> instruction: 0xf7f32001
    ebc8:			; <UNDEFINED> instruction: 0xf7f4ff95
    ebcc:	blmi	68e390 <error@@Base+0x67d1b4>
    ebd0:	andcs	r2, r1, #0
    ebd4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ebd8:			; <UNDEFINED> instruction: 0xf004601a
    ebdc:	ldrbmi	pc, [r0], -pc, asr #31	; <UNPREDICTABLE>
    ebe0:	svchi	0x00f8e8bd
    ebe4:	bl	accbb8 <error@@Base+0xabb9dc>
    ebe8:	rscle	r3, r1, r1
    ebec:	svclt	0x00182c0a
    ebf0:	svccc	0x00fff1b4
    ebf4:			; <UNDEFINED> instruction: 0xf7f5d0dc
    ebf8:			; <UNDEFINED> instruction: 0x4629fcf9
    ebfc:	strmi	r1, [r4], -r3, asr #24
    ec00:			; <UNDEFINED> instruction: 0xe7d5d1f0
    ec04:	tstcs	r0, ip, lsl #16
    ec08:	bcc	ad4c <pclose@plt+0x8a68>
    ec0c:			; <UNDEFINED> instruction: 0xf0024478
    ec10:	strb	pc, [r4, r5, ror #21]!	; <UNPREDICTABLE>
    ec14:	ldrbmi	r4, [r1], -r9, lsl #16
    ec18:	bcc	ad5c <pclose@plt+0x8a78>
    ec1c:			; <UNDEFINED> instruction: 0xf0024478
    ec20:			; <UNDEFINED> instruction: 0xe7dcfadd
    ec24:	andeq	ip, r1, sl, ror #2
    ec28:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    ec2c:	andeq	r6, r0, r4, asr #30
    ec30:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    ec34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ec38:	andeq	sl, r0, r0, lsl #11
    ec3c:	muleq	r0, r0, r5
    ec40:	mvnsmi	lr, #737280	; 0xb4000
    ec44:	strmi	fp, [r9], r3, lsl #1
    ec48:			; <UNDEFINED> instruction: 0xf0004680
    ec4c:	vmovne	s27, s28, pc, ip
    ec50:			; <UNDEFINED> instruction: 0xf1b0bf08
    ec54:	ldrshtle	r3, [sp], -pc
    ec58:	andcs	r4, r0, r6, lsl #12
    ec5c:			; <UNDEFINED> instruction: 0xf002460f
    ec60:			; <UNDEFINED> instruction: 0x4604fcdf
    ec64:	svclt	0x00081c48
    ec68:	svccc	0x00fff1b4
    ec6c:	rscscc	pc, pc, pc, asr #32
    ec70:	svclt	0x0004460d
    ec74:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    ec78:	ldc2l	0, cr15, [r2], {2}
    ec7c:	svceq	0x002ef1b8
    ec80:	strmi	r4, [fp], -r2, lsl #12
    ec84:	adcsmi	sp, r4, #18
    ec88:	tsteq	r7, r5, ror fp
    ec8c:	vmovne	sp, r9, s16, s17
    ec90:			; <UNDEFINED> instruction: 0xf1b2bf08
    ec94:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
    ec98:	strtmi	r4, [fp], -r2, lsr #12
    ec9c:	stmib	sp, {r3, r6, r9, sl, lr}^
    eca0:			; <UNDEFINED> instruction: 0xf7ff6700
    eca4:	andlt	pc, r3, r5, lsr pc	; <UNPREDICTABLE>
    eca8:	mvnshi	lr, #12386304	; 0xbd0000
    ecac:	movwcs	lr, #2509	; 0x9cd
    ecb0:	strtmi	r4, [r2], -r8, asr #12
    ecb4:			; <UNDEFINED> instruction: 0xf7ff462b
    ecb8:	andlt	pc, r3, fp, lsr #30
    ecbc:	mvnshi	lr, #12386304	; 0xbd0000
    ecc0:	movwcs	lr, #2509	; 0x9cd
    ecc4:	ldrtmi	r4, [r2], -r8, asr #12
    ecc8:			; <UNDEFINED> instruction: 0xf7ff463b
    eccc:	andlt	pc, r3, r1, lsr #30
    ecd0:	mvnshi	lr, #12386304	; 0xbd0000
    ecd4:	rscscc	pc, pc, pc, asr #32
    ecd8:	svclt	0x0000e7e5
    ecdc:			; <UNDEFINED> instruction: 0xf1a0b508
    ece0:	blcs	64fa6c <error@@Base+0x63e890>
    ece4:			; <UNDEFINED> instruction: 0xf1a0d910
    ece8:	blcs	64f9f4 <error@@Base+0x63e818>
    ecec:	stmdacs	r3!, {r1, r2, r8, fp, ip, lr, pc}
    ecf0:	stmdami	fp, {r0, r1, r2, r3, r8, ip, lr, pc}
    ecf4:			; <UNDEFINED> instruction: 0xf5004478
    ecf8:	stclt	0, cr6, [r8, #-832]	; 0xfffffcc0
    ecfc:	stmdacc	r7!, {r0, r3, r8, r9, fp, lr}
    ed00:	bl	dfef4 <error@@Base+0xced18>
    ed04:	stclt	0, cr1, [r8, #-256]	; 0xffffff00
    ed08:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    ed0c:	subne	lr, r3, r0, lsl #22
    ed10:	stmdami	r6, {r3, r8, sl, fp, ip, sp, pc}
    ed14:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    ed18:	blx	184ad28 <error@@Base+0x1839b4c>
    ed1c:	stclt	0, cr2, [r8, #-0]
    ed20:	andeq	r0, r2, r0, lsr #22
    ed24:	andeq	r0, r2, r4, lsl fp
    ed28:	andeq	r0, r2, sl, lsl #22
    ed2c:	andeq	sl, r0, sl, lsr #9
    ed30:	mvnsmi	lr, sp, lsr #18
    ed34:	ldcmi	8, cr2, [r7], #-184	; 0xffffff48
    ed38:	eorle	r4, r0, ip, ror r4
    ed3c:	stmdacs	r4!, {r0, r3, sl, fp, ip, lr, pc}
    ed40:	stmdacs	r7!, {r0, r1, r6, ip, lr, pc}
    ed44:	ldmdami	r4!, {r0, r1, r2, r3, r5, r8, ip, lr, pc}
    ed48:			; <UNDEFINED> instruction: 0xf5004478
    ed4c:	pop	{r2, r4, r6, r7, sp, lr}
    ed50:	ldmdacs	lr, {r4, r5, r6, r7, r8, pc}^
    ed54:	bmi	c831f8 <error@@Base+0xc7201c>
    ed58:	blmi	c57160 <error@@Base+0xc45f84>
    ed5c:	strcs	r2, [r0, -r0, lsl #12]
    ed60:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    ed64:	sbcsvs	pc, r8, r3, lsl #10
    ed68:	ldrbne	pc, [r8], r3, asr #17	; <UNPREDICTABLE>
    ed6c:	stmib	r0, {r1, r4, fp, sp, lr}^
    ed70:			; <UNDEFINED> instruction: 0xf8c36704
    ed74:			; <UNDEFINED> instruction: 0xf8c316c8
    ed78:	pop	{r2, r6, r7, r9, sl, sp}
    ed7c:	stfmid	f0, [r9, #-960]!	; 0xfffffc40
    ed80:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    ed84:	sbcsvs	pc, sl, r5, lsl #10
    ed88:	ldrbvs	pc, [r8], r5, lsl #10	; <UNPREDICTABLE>
    ed8c:	stc2l	0, cr15, [r4, #-8]
    ed90:	andcs	r4, r0, #34816	; 0x8800
    ed94:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    ed98:	strbcs	pc, [r8], r5, asr #17	; <UNPREDICTABLE>
    ed9c:			; <UNDEFINED> instruction: 0xf8c5681b
    eda0:	pop	{r2, r6, r7, r9, sl, ip, sp}
    eda4:			; <UNDEFINED> instruction: 0xf7ff81f0
    eda8:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    edac:	ldmib	r0, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
    edb0:	movwcc	r2, #4868	; 0x1304
    edb4:			; <UNDEFINED> instruction: 0xf1b2bf08
    edb8:	strdle	r3, [r8, #255]	; 0xff
    edbc:	tstcs	r0, sl, lsl r8
    edc0:			; <UNDEFINED> instruction: 0xf0024478
    edc4:	andcs	pc, r0, fp, lsl #20
    edc8:			; <UNDEFINED> instruction: 0xf7f5e7c1
    edcc:			; <UNDEFINED> instruction: 0x4605fd3f
    edd0:	blmi	4bd4f8 <error@@Base+0x4ac31c>
    edd4:			; <UNDEFINED> instruction: 0xf8d358e3
    edd8:			; <UNDEFINED> instruction: 0xf7f58000
    eddc:	bmi	50dd88 <error@@Base+0x4fcbac>
    ede0:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    ede4:	stmiapl	r1!, {r0, r1, r2, r3, r9, sl, lr}
    ede8:	sbcsvs	pc, r8, #12582912	; 0xc00000
    edec:			; <UNDEFINED> instruction: 0xf8c34606
    edf0:	stmdavs	r9, {r2, r6, r7, r9, sl, pc}
    edf4:			; <UNDEFINED> instruction: 0xf8c34610
    edf8:	stmib	r2, {r3, r6, r7, r9, sl, ip, lr}^
    edfc:			; <UNDEFINED> instruction: 0xf8c36704
    ee00:	pop	{r3, r4, r6, r7, r9, sl, ip}
    ee04:	stmdami	fp, {r4, r5, r6, r7, r8, pc}
    ee08:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    ee0c:			; <UNDEFINED> instruction: 0xf9e6f002
    ee10:	ldr	r2, [ip, r0]
    ee14:	andeq	fp, r1, ip, asr pc
    ee18:	andeq	r0, r2, ip, asr #21
    ee1c:	andeq	r0, r0, r4, asr r1
    ee20:			; <UNDEFINED> instruction: 0x00020ab2
    ee24:	muleq	r2, r2, sl
    ee28:	andeq	sl, r0, r4, lsl r4
    ee2c:	andeq	r0, r0, r0, lsl #4
    ee30:	andeq	r0, r2, r2, lsr sl
    ee34:	andeq	sl, r0, sl, ror #4
    ee38:	andcs	r4, r0, #28, 22	; 0x7000
    ee3c:	ldrbtmi	fp, [fp], #-1264	; 0xfffffb10
    ee40:	ldrbtcc	pc, [pc], #79	; ee48 <pclose@plt+0xcb64>	; <UNPREDICTABLE>
    ee44:	ldrbcc	pc, [pc, #79]!	; ee9b <pclose@plt+0xcbb7>	; <UNPREDICTABLE>
    ee48:			; <UNDEFINED> instruction: 0xf04f4611
    ee4c:	bcs	d1ca50 <error@@Base+0xd0b874>
    ee50:	bcs	d82e9c <error@@Base+0xd71cc0>
    ee54:			; <UNDEFINED> instruction: 0x2127d119
    ee58:			; <UNDEFINED> instruction: 0xf04f2200
    ee5c:			; <UNDEFINED> instruction: 0xf04f34ff
    ee60:			; <UNDEFINED> instruction: 0x701935ff
    ee64:	mvnscc	pc, pc, asr #32
    ee68:	addsvs	r6, sl, sl, asr r0
    ee6c:	strmi	lr, [r4, #-2499]	; 0xfffff63d
    ee70:	ldflte	f6, [r0], #612	; 0x264
    ee74:	eorcs	r4, r3, r0, ror r7
    ee78:	subsvs	r7, r9, r8, lsl r0
    ee7c:	strmi	lr, [r4, #-2499]	; 0xfffff63d
    ee80:	umullsvs	r6, r9, lr, r1
    ee84:			; <UNDEFINED> instruction: 0x33203201
    ee88:	bcs	688e14 <error@@Base+0x677c38>
    ee8c:	rsbeq	pc, r1, r2, lsl #2
    ee90:	streq	pc, [r7, -r2, lsl #2]!
    ee94:	sbclt	fp, r0, #216, 30	; 0x360
    ee98:	bcs	d86658 <error@@Base+0xd7547c>
    ee9c:	subsvs	r7, r9, pc, lsl r0
    eea0:	strmi	lr, [r4, #-2499]	; 0xfffff63d
    eea4:	umullsvs	r6, r9, lr, r1
    eea8:	strb	sp, [r2, ip, ror #3]!
    eeac:	ldrdeq	r0, [r2], -r6
    eeb0:			; <UNDEFINED> instruction: 0xf7ffb508
    eeb4:	blx	fec4ebb0 <error@@Base+0xfec3d9d4>
    eeb8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    eebc:	svclt	0x0000bd08
    eec0:	blmi	761738 <error@@Base+0x75055c>
    eec4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    eec8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    eecc:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx13
    eed0:	movwls	r6, #22555	; 0x581b
    eed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eed8:			; <UNDEFINED> instruction: 0xff00f7ff
    eedc:	bicslt	r4, r0, lr, ror r4
    eee0:	strmi	r4, [r4], -r9, lsr #12
    eee4:			; <UNDEFINED> instruction: 0xf0024668
    eee8:	ldmib	sp, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}^
    eeec:	stfnee	f0, [fp], {-0}
    eef0:			; <UNDEFINED> instruction: 0xf1b0bf08
    eef4:			; <UNDEFINED> instruction: 0xd0183fff
    eef8:	strcs	r4, [r1, #-2833]	; 0xfffff4ef
    eefc:	ldmpl	r6!, {r1, r9, fp, ip, pc}^
    ef00:	stmib	r4, {r4, r8, r9, fp, lr}^
    ef04:	tstcs	r0, r4, lsl #2
    ef08:	ldrbtmi	r6, [fp], #-2096	; 0xfffff7d0
    ef0c:			; <UNDEFINED> instruction: 0xf8c361a2
    ef10:	stmib	r4, {r5, r6, r7, r9, sl, ip, lr}^
    ef14:	bmi	30f320 <error@@Base+0x2fe144>
    ef18:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ef1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ef20:	subsmi	r9, sl, r5, lsl #22
    ef24:	andlt	sp, r6, r4, lsl #2
    ef28:			; <UNDEFINED> instruction: 0xf7f4bd70
    ef2c:	ldrb	pc, [r2, pc, lsl #27]!	; <UNPREDICTABLE>
    ef30:	ldmda	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef34:	ldrdeq	fp, [r1], -r0
    ef38:	muleq	r0, ip, r1
    ef3c:			; <UNDEFINED> instruction: 0x0001bdb8
    ef40:	andeq	r0, r0, r4, asr r1
    ef44:	andeq	r0, r2, sl, lsl #18
    ef48:	andeq	fp, r1, sl, ror sp
    ef4c:			; <UNDEFINED> instruction: 0xf7ffb538
    ef50:	orrlt	pc, r8, r5, asr #29
    ef54:	movwcs	lr, #18896	; 0x49d0
    ef58:	svclt	0x00083301
    ef5c:	svccc	0x00fff1b2
    ef60:	blmi	242f94 <error@@Base+0x231db8>
    ef64:			; <UNDEFINED> instruction: 0xf04f2201
    ef68:			; <UNDEFINED> instruction: 0xf04f34ff
    ef6c:	ldrbtmi	r3, [fp], #-1535	; 0xfffffa01
    ef70:	strmi	lr, [r4, #-2496]	; 0xfffff640
    ef74:	strbtcs	pc, [r0], r3, asr #17	; <UNPREDICTABLE>
    ef78:	pop	{r3, r4, r5, r8, sl, fp, ip, sp, pc}
    ef7c:			; <UNDEFINED> instruction: 0xf7f44038
    ef80:	svclt	0x0000bd65
    ef84:	andeq	r0, r2, r6, lsr #17
    ef88:	blmi	761800 <error@@Base+0x750624>
    ef8c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ef90:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    ef94:	ldmdavs	fp, {r0, r1, r3, r4, r8, sl, fp, lr}
    ef98:			; <UNDEFINED> instruction: 0xf04f9305
    ef9c:			; <UNDEFINED> instruction: 0xf7f50300
    efa0:	ldrbtmi	pc, [sp], #-3745	; 0xfffff15f	; <UNPREDICTABLE>
    efa4:	streq	pc, [r8], #-16
    efa8:	bmi	602fd4 <error@@Base+0x5f1df8>
    efac:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    efb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    efb4:	subsmi	r9, sl, r5, lsl #22
    efb8:	andlt	sp, r6, sp, lsl r1
    efbc:			; <UNDEFINED> instruction: 0x4621bd70
    efc0:			; <UNDEFINED> instruction: 0xf0024668
    efc4:	ldmib	sp, {r0, r3, r5, sl, fp, ip, sp, lr, pc}^
    efc8:	stfnee	f0, [fp], {-0}
    efcc:			; <UNDEFINED> instruction: 0xf1b0bf08
    efd0:	strdle	r3, [sl], #255	; 0xff	; <UNPREDICTABLE>
    efd4:	blmi	3a1810 <error@@Base+0x390634>
    efd8:	stmiapl	sl!, {r1, r9, sl, fp, ip, pc}
    efdc:			; <UNDEFINED> instruction: 0xf503447b
    efe0:			; <UNDEFINED> instruction: 0xf8c365d6
    efe4:	ldmdavs	r2, {r3, r5, r7, r9, sl, lr}
    efe8:	ldrtvs	pc, [r8], r3, asr #17	; <UNPREDICTABLE>
    efec:	smlabteq	r0, r5, r9, lr
    eff0:	strtcs	pc, [r4], r3, asr #17
    eff4:			; <UNDEFINED> instruction: 0xf7f3e7d9
    eff8:	svclt	0x0000e810
    effc:	andeq	fp, r1, r8, lsl #26
    f000:	muleq	r0, ip, r1
    f004:	strdeq	fp, [r1], -r2
    f008:	andeq	fp, r1, r6, ror #25
    f00c:	andeq	r0, r0, r4, asr r1
    f010:	andeq	r0, r2, r8, lsr r8
    f014:	mvnsmi	lr, #737280	; 0xb4000
    f018:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    f01c:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    f020:	bmi	9bb788 <error@@Base+0x9aa5ac>
    f024:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    f028:	bicsvs	pc, r4, r2, lsl #10
    f02c:	andsle	r4, r6, r8, lsl #5
    f030:	ldmpl	lr, {r0, r1, r5, r9, fp, lr}
    f034:	cmnlt	sp, #6619136	; 0x650000
    f038:	ldmib	r4, {r0, r1, r4, r5, fp, sp, lr}^
    f03c:	adcmi	r6, fp, #4, 14	; 0x100000
    f040:	andle	r6, r3, r4, lsr #19
    f044:			; <UNDEFINED> instruction: 0xf7fb4628
    f048:	ldmdblt	r0!, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    f04c:	ldrtmi	r4, [r0], -r2, lsr #12
    f050:	pop	{r0, r3, r4, r5, r9, sl, lr}
    f054:			; <UNDEFINED> instruction: 0xf7fd43f8
    f058:	pop	{r0, r2, r3, r6, r7, r9, fp, ip, sp, pc}
    f05c:			; <UNDEFINED> instruction: 0xf50283f8
    f060:	ldmib	r5, {r1, r2, r4, r6, r7, r8, sl, sp, lr}^
    f064:	mrscc	r0, (UNDEF: 17)
    f068:			; <UNDEFINED> instruction: 0xf1b0bf08
    f06c:	ldrshle	r3, [pc, #255]	; f173 <pclose@plt+0xce8f>
    f070:	smladcs	r0, r3, r9, r4
    f074:			; <UNDEFINED> instruction: 0xf04f4813
    f078:			; <UNDEFINED> instruction: 0xf04f0800
    f07c:	ldmdapl	lr, {r8, fp}^
    f080:			; <UNDEFINED> instruction: 0xf8c25818
    f084:	ldmdavs	r3!, {r3, r5, r7, r9, sl, ip, sp, lr}
    f088:	stmib	r5, {r0, fp, sp, lr}^
    f08c:			; <UNDEFINED> instruction: 0xf8c28900
    f090:			; <UNDEFINED> instruction: 0xf8c236a4
    f094:			; <UNDEFINED> instruction: 0xe7cd16b8
    f098:	stmiavs	r7!, {r3, r5, r9, sl, lr}
    f09c:	mcr2	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    f0a0:	ldrtmi	r4, [r8], -r1, lsl #12
    f0a4:	mrc2	7, 7, pc, cr2, cr12, {7}
    f0a8:	stmiavs	r0!, {r0, r1, r9, sl, lr}
    f0ac:			; <UNDEFINED> instruction: 0xf7f26063
    f0b0:	adcvs	lr, r5, ip, ror pc
    f0b4:	ldr	r6, [pc, r5, ror #16]!
    f0b8:	andeq	fp, r1, r6, ror ip
    f0bc:	andeq	r0, r2, lr, ror #15
    f0c0:	andeq	r0, r0, r4, asr r1
    f0c4:	andeq	r0, r0, r8, lsr r2
    f0c8:			; <UNDEFINED> instruction: 0xf7ffb508
    f0cc:	bmi	3ce998 <error@@Base+0x3bd7bc>
    f0d0:	orrslt	r4, r8, sl, ror r4
    f0d4:	stmdavs	r1, {r0, r2, r3, r8, r9, fp, lr}^
    f0d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f0dc:	svclt	0x00084299
    f0e0:	ldrdeq	lr, [r4, -r0]
    f0e4:	stfltd	f5, [r8, #-0]
    f0e8:	tstcs	r0, r9, lsl #16
    f0ec:			; <UNDEFINED> instruction: 0xf0024478
    f0f0:			; <UNDEFINED> instruction: 0xf04ff875
    f0f4:			; <UNDEFINED> instruction: 0xf04f30ff
    f0f8:	stflts	f3, [r8, #-1020]	; 0xfffffc04
    f0fc:	rscscc	pc, pc, pc, asr #32
    f100:	mvnscc	pc, pc, asr #32
    f104:	svclt	0x0000bd08
    f108:	andeq	fp, r1, r4, asr #23
    f10c:	andeq	r0, r0, r4, asr r1
    f110:	strdeq	sl, [r0], -r8
    f114:	andcs	r4, r0, #20, 22	; 0x5000
    f118:	ldrbtmi	fp, [fp], #-1136	; 0xfffffb90
    f11c:			; <UNDEFINED> instruction: 0x46044e13
    f120:			; <UNDEFINED> instruction: 0x460d4618
    f124:	stmibpl	r1, {r1, r4, r8, r9, fp, lr}
    f128:	stmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    f12c:	andcc	lr, r1, #3
    f130:	bcs	d5bdb8 <error@@Base+0xd4abdc>
    f134:	ldmdavs	r9, {r0, r2, r4, ip, lr, pc}^
    f138:	ldrhle	r4, [r8, #33]!	; 0x21
    f13c:	ldrdeq	lr, [r4, -r3]
    f140:	svclt	0x000842a9
    f144:	mvnsle	r4, r0, lsr #5
    f148:	svclt	0x00dc2a19
    f14c:	sbcslt	r3, r0, #268435462	; 0x10000006
    f150:	bcs	d46578 <error@@Base+0xd3539c>
    f154:	eorcs	fp, r3, r8, lsl #30
    f158:	eorcc	sp, r7, #4
    f15c:	sbcslt	fp, r0, #112, 24	; 0x7000
    f160:	andcs	r4, r0, r0, ror r7
    f164:			; <UNDEFINED> instruction: 0x4770bc70
    f168:	andeq	fp, r1, sl, ror fp
    f16c:	andeq	r0, r0, r4, asr r1
    f170:	andeq	r0, r2, ip, ror #13
    f174:	ldrtlt	r4, [r0], #-2825	; 0xfffff4f7
    f178:			; <UNDEFINED> instruction: 0xf503447b
    f17c:			; <UNDEFINED> instruction: 0xf04f61d8
    f180:			; <UNDEFINED> instruction: 0xf04f34ff
    f184:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    f188:	addmi	r3, r2, #32, 6	; 0x80000000
    f18c:	stmdb	r3, {r3, r8, r9, sl, fp, ip, sp, pc}^
    f190:	addmi	r4, fp, #4, 10	; 0x1000000
    f194:	ldfltd	f5, [r0], #-988	; 0xfffffc24
    f198:	svclt	0x00004770
    f19c:	muleq	r2, ip, r6
    f1a0:	mvnsmi	lr, #737280	; 0xb4000
    f1a4:			; <UNDEFINED> instruction: 0xf7fc4681
    f1a8:			; <UNDEFINED> instruction: 0xf7fbfee9
    f1ac:	ldcmi	15, cr15, [r2], {167}	; 0xa7
    f1b0:			; <UNDEFINED> instruction: 0xf504447c
    f1b4:	pkhtbmi	r6, r0, r8, asr #15
    f1b8:	strtmi	lr, [r8], -r5
    f1bc:	mrc	7, 7, APSR_nzcv, cr4, cr2, {7}
    f1c0:	adcsmi	r3, ip, #32, 8	; 0x20000000
    f1c4:	stmiavs	r0!, {r0, r1, r4, ip, lr, pc}
    f1c8:	rscsle	r2, r9, r0, lsl #16
    f1cc:			; <UNDEFINED> instruction: 0xff96f7fb
    f1d0:	strbmi	r4, [r0], -r5, lsl #12
    f1d4:			; <UNDEFINED> instruction: 0xf7f24629
    f1d8:	strmi	lr, [r6], -r0, asr #29
    f1dc:	mvnle	r2, r0, lsl #16
    f1e0:			; <UNDEFINED> instruction: 0xf8c468a0
    f1e4:			; <UNDEFINED> instruction: 0xf7f29004
    f1e8:	adcvs	lr, r6, r0, ror #29
    f1ec:	strbmi	lr, [r0], -r5, ror #15
    f1f0:	mvnsmi	lr, #12386304	; 0xbd0000
    f1f4:	mrclt	7, 6, APSR_nzcv, cr6, cr2, {7}
    f1f8:	andeq	r0, r2, r4, ror #12
    f1fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    f200:	stcmi	0, cr11, [fp], #-560	; 0xfffffdd0
    f204:	ldrbtmi	r4, [ip], #-2859	; 0xfffff4d5
    f208:	stmiapl	r3!, {r0, r1, r3, r5, r9, fp, lr}^
    f20c:	cfstrsmi	mvf4, [fp], #-488	; 0xfffffe18
    f210:	movwls	r6, #47131	; 0xb81b
    f214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f218:	ldmdavs	fp, {r0, r1, r4, r8, fp, ip, lr}
    f21c:	bmi	a3d770 <error@@Base+0xa2c594>
    f220:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    f224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f228:	subsmi	r9, sl, fp, lsl #22
    f22c:	andlt	sp, ip, lr, lsr r1
    f230:			; <UNDEFINED> instruction: 0x87f0e8bd
    f234:	strmi	r4, [fp], -r3, lsr #20
    f238:	tstcs	r1, r3, lsr #24
    f23c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    f240:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    f244:	ldrbtmi	r4, [sl], #1665	; 0x681
    f248:	svc	0x00ccf7f2
    f24c:	ldrbvs	pc, [r4], r4, lsl #10	; <UNPREDICTABLE>
    f250:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    f254:	stmdavc	r3!, {r4, sp, lr, pc}
    f258:	strls	r4, [r2, #-1618]	; 0xfffff9ae
    f25c:			; <UNDEFINED> instruction: 0xf8cd2101
    f260:	strbmi	r8, [r8], -r4
    f264:	strls	r6, [r0, -r7, lsr #19]
    f268:	svc	0x00bcf7f2
    f26c:			; <UNDEFINED> instruction: 0xf7f24628
    f270:	strtcc	lr, [r0], #-3740	; 0xfffff164
    f274:	ldrhle	r4, [r2], #36	; 0x24
    f278:	ldrdeq	lr, [r4, -r4]
    f27c:	svclt	0x00081c4b
    f280:	svccc	0x00fff1b0
    f284:			; <UNDEFINED> instruction: 0x4642d0f5
    f288:	cdp2	0, 3, cr15, cr4, cr1, {0}
    f28c:	smlaltblt	r6, r8, r0, r8
    f290:			; <UNDEFINED> instruction: 0xff34f7fb
    f294:	strmi	r7, [r5], -r3, lsl #16
    f298:	bicsle	r2, ip, sp, lsr #22
    f29c:	blcs	2d3b0 <error@@Base+0x1c1d4>
    f2a0:	ldrb	sp, [r8, r4, ror #1]
    f2a4:			; <UNDEFINED> instruction: 0xf7fc6860
    f2a8:	ldrb	pc, [r1, r9, ror #28]!	; <UNPREDICTABLE>
    f2ac:	mrc	7, 5, APSR_nzcv, cr4, cr2, {7}
    f2b0:	andeq	fp, r1, lr, lsl #21
    f2b4:	muleq	r0, ip, r1
    f2b8:	andeq	fp, r1, r8, lsl #21
    f2bc:	andeq	r0, r0, ip, lsl r2
    f2c0:	andeq	fp, r1, r2, ror sl
    f2c4:	ldrdeq	r6, [r0], -r4
    f2c8:	ldrdeq	r0, [r2], -r2
    f2cc:			; <UNDEFINED> instruction: 0x00009fba
    f2d0:	addlt	fp, r2, r0, ror r5
    f2d4:	cdpmi	12, 2, cr1, cr7, cr3, {2}
    f2d8:	stmdavc	r2, {r0, r8, r9, ip, pc}
    f2dc:	bcs	1b604dc <error@@Base+0x1b4f300>
    f2e0:	stmdavc	r2, {r0, r2, r6, r8, ip, lr, pc}^
    f2e4:	tstle	r4, r0, lsr #20
    f2e8:	movwls	r3, #4865	; 0x1301
    f2ec:	bcs	82d35c <error@@Base+0x81c180>
    f2f0:	mrrcne	0, 15, sp, sl, cr10
    f2f4:	ldmdavc	r8, {r0, r9, ip, pc}
    f2f8:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    f2fc:	stmdacs	r0, {r2, r9, sl, lr}
    f300:	stmdals	r1, {r0, r2, r4, r5, ip, lr, pc}
    f304:	bcs	82d314 <error@@Base+0x81c138>
    f308:	andcc	sp, r1, r4, lsl #2
    f30c:	stmdavc	r2, {r0, ip, pc}
    f310:	rscsle	r2, sl, r0, lsr #20
    f314:	tstls	r0, r1, lsl #18
    f318:			; <UNDEFINED> instruction: 0xff2cf001
    f31c:	blls	61b7c <error@@Base+0x509a0>
    f320:	ldmpl	r5!, {r8, fp, ip, pc}
    f324:	stmdavs	sp!, {r1, r3, r4, fp, ip, sp, lr}
    f328:	svclt	0x00b82801
    f32c:	addmi	r2, r5, #1
    f330:	strmi	fp, [r5], -r8, lsr #31
    f334:	tstle	r4, r0, lsr #20
    f338:	movwls	r3, #4865	; 0x1301
    f33c:	bcs	82d3ac <error@@Base+0x81c1d0>
    f340:			; <UNDEFINED> instruction: 0x4618d0fa
    f344:	cdp2	0, 14, cr15, cr12, cr1, {0}
    f348:	ldmdavc	sl, {r0, r8, r9, fp, ip, pc}
    f34c:	tstle	r4, r0, lsr #20
    f350:	movwls	r3, #4865	; 0x1301
    f354:	bcs	82d3c4 <error@@Base+0x81c1e8>
    f358:	strdvs	sp, [r0, -sl]!
    f35c:	cmnvs	r1, r8, lsl r6
    f360:			; <UNDEFINED> instruction: 0x61a52300
    f364:	movwcc	lr, #6596	; 0x19c4
    f368:	blx	15cd33c <error@@Base+0x15bc160>
    f36c:	andlt	r6, r2, r0, lsr #1
    f370:	svclt	0x0000bd70
    f374:			; <UNDEFINED> instruction: 0x0001b9b8
    f378:	andeq	r0, r0, r0, lsl #4
    f37c:	blmi	ea1c68 <error@@Base+0xe90a8c>
    f380:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    f384:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    f388:	ldmdavs	fp, {r3, r4, r5, sl, fp, lr}
    f38c:			; <UNDEFINED> instruction: 0xf04f9303
    f390:	blmi	dcff98 <error@@Base+0xdbedbc>
    f394:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    f398:	ldmdblt	sp!, {r0, r2, r3, r4, fp, sp, lr}^
    f39c:	andsle	r2, sl, r1, lsl #16
    f3a0:	strmi	r2, [lr], -r2, lsl #16
    f3a4:	cmnlt	r8, r6, lsr #32
    f3a8:	blmi	be1c78 <error@@Base+0xbd0a9c>
    f3ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f3b0:	blls	e9420 <error@@Base+0xd8244>
    f3b4:	cmple	r3, sl, asr r0
    f3b8:	ldcllt	0, cr11, [r0, #-16]!
    f3bc:	tstcs	r0, lr, lsr #16
    f3c0:			; <UNDEFINED> instruction: 0xf0014478
    f3c4:	strb	pc, [pc, fp, lsl #30]!	; <UNPREDICTABLE>
    f3c8:			; <UNDEFINED> instruction: 0xf7f34608
    f3cc:	blmi	b0dc68 <error@@Base+0xafca8c>
    f3d0:	andsvs	r5, r8, r3, ror #17
    f3d4:	blmi	ac937c <error@@Base+0xab81a0>
    f3d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f3dc:	blle	b99fe4 <error@@Base+0xb88e08>
    f3e0:	strbtmi	r4, [r9], -r6, lsr #22
    f3e4:	stmiapl	r3!, {r0, r1, r2, r5, fp, lr}^
    f3e8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f3ec:			; <UNDEFINED> instruction: 0xf0019300
    f3f0:			; <UNDEFINED> instruction: 0xe7d9fef5
    f3f4:	ldc2l	7, cr15, [r6], #-980	; 0xfffffc2c
    f3f8:	tsteq	r1, r0, lsl r0	; <UNPREDICTABLE>
    f3fc:	blmi	8438ac <error@@Base+0x8326d0>
    f400:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f404:	ble	81a00c <error@@Base+0x808e30>
    f408:			; <UNDEFINED> instruction: 0xf7f34630
    f40c:	blmi	70da18 <error@@Base+0x6fc83c>
    f410:	strmi	r5, [r5], -r4, ror #17
    f414:	tstlt	r8, r0, lsr #16
    f418:	stcl	7, cr15, [r6, #968]	; 0x3c8
    f41c:			; <UNDEFINED> instruction: 0xf7fb4628
    f420:			; <UNDEFINED> instruction: 0x4605fd79
    f424:	blx	feecd418 <error@@Base+0xfeebc23c>
    f428:	strtmi	r4, [r8], -r3, lsl #12
    f42c:			; <UNDEFINED> instruction: 0xf7f26023
    f430:	stmdavs	r0!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    f434:	stc2	7, cr15, [lr, #1000]	; 0x3e8
    f438:			; <UNDEFINED> instruction: 0xf826f7f5
    f43c:	ldmdami	r2, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    f440:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    f444:	cdp2	0, 12, cr15, cr10, cr1, {0}
    f448:	ldmdami	r0, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    f44c:			; <UNDEFINED> instruction: 0xf0014478
    f450:	str	pc, [r9, r5, asr #29]!
    f454:	strtmi	r4, [r9], -lr, lsl #16
    f458:			; <UNDEFINED> instruction: 0xf0014478
    f45c:			; <UNDEFINED> instruction: 0xe7a3febf
    f460:	ldcl	7, cr15, [sl, #968]	; 0x3c8
    f464:	andeq	fp, r1, r4, lsl r9
    f468:	muleq	r0, ip, r1
    f46c:	andeq	fp, r1, r0, lsl #18
    f470:	andeq	r0, r0, r8, asr #4
    f474:	andeq	fp, r1, r8, ror #17
    f478:	andeq	r9, r0, r0, asr lr
    f47c:	andeq	r0, r0, ip, asr #4
    f480:	andeq	r0, r0, r0, ror r1
    f484:	andeq	r9, r0, r8, lsl #29
    f488:	andeq	r9, r0, r2, lsr #28
    f48c:	strdeq	r9, [r0], -ip
    f490:	ldrdeq	r9, [r0], -ip
    f494:	bmi	1a20b0 <error@@Base+0x190ed4>
    f498:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
    f49c:	ldmpl	fp, {r0, sl, sp}
    f4a0:			; <UNDEFINED> instruction: 0xf85d601c
    f4a4:			; <UNDEFINED> instruction: 0xf7ff4b04
    f4a8:	svclt	0x0000bf69
    f4ac:	strdeq	fp, [r1], -ip
    f4b0:	andeq	r0, r0, r0, asr #4
    f4b4:	stmdacs	r1, {r0, r1, r2, r6, r9, fp, lr}
    f4b8:	ldrlt	r4, [r0, #-2887]!	; 0xfffff4b9
    f4bc:	addlt	r4, sp, sl, ror r4
    f4c0:	tstls	r3, r6, asr #26
    f4c4:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    f4c8:	movwls	r6, #47131	; 0xb81b
    f4cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f4d0:			; <UNDEFINED> instruction: 0xf030d00c
    f4d4:	eorsle	r0, r0, r2, lsl #8
    f4d8:	blmi	fe1de4 <error@@Base+0xfd0c08>
    f4dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f4e0:	blls	2e9550 <error@@Base+0x2d8374>
    f4e4:	cmnle	r3, sl, asr r0
    f4e8:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    f4ec:	stmiapl	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    f4f0:	blcs	29564 <error@@Base+0x18388>
    f4f4:			; <UNDEFINED> instruction: 0xac07db36
    f4f8:	blmi	ef4100 <error@@Base+0xee2f24>
    f4fc:	andscs	r4, r0, #1048576	; 0x100000
    f500:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    f504:	mrc	7, 1, APSR_nzcv, cr8, cr2, {7}
    f508:			; <UNDEFINED> instruction: 0xf7f24620
    f50c:	stmdane	r3!, {r1, r3, r9, sl, fp, sp, lr, pc}
    f510:			; <UNDEFINED> instruction: 0xf813e005
    f514:	cdpne	13, 4, cr2, cr1, cr1, {0}
    f518:	tstle	r2, r0, lsr sl
    f51c:	stmdacs	r2, {r3, r9, sl, lr}
    f520:	blge	346904 <error@@Base+0x335728>
    f524:	strmi	sl, [r3], #-2308	; 0xfffff6fc
    f528:	andcs	r4, r0, #48, 16	; 0x300000
    f52c:	ldrbtmi	r9, [r8], #-1028	; 0xfffffbfc
    f530:	ldccs	8, cr15, [r4], {3}
    f534:	cdp2	0, 5, cr15, cr2, cr1, {0}
    f538:	stmdavc	sl, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    f53c:	bcs	ba0d70 <error@@Base+0xb8fb94>
    f540:	andsle	sl, pc, r4, lsl #20
    f544:	stmdage	r3, {r1, r3, r5, r8, fp, lr}
    f548:			; <UNDEFINED> instruction: 0xf0004479
    f54c:	blls	14eda0 <error@@Base+0x13dbc4>
    f550:	bmi	a3dba4 <error@@Base+0xa2c9c8>
    f554:	mvnscc	pc, pc, asr #32
    f558:	stmiapl	sl!, {r1, r5, r8, r9, fp, lr}
    f55c:	stmiapl	fp!, {r4, sp, lr}^
    f560:			; <UNDEFINED> instruction: 0xe7b96019
    f564:	stmdbge	r4, {r0, r1, r5, r8, r9, fp, lr}
    f568:	stmiapl	fp!, {r0, r1, r5, fp, lr}^
    f56c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f570:			; <UNDEFINED> instruction: 0xf0019304
    f574:			; <UNDEFINED> instruction: 0xe7affe33
    f578:	strtmi	r4, [r1], -r0, lsr #16
    f57c:			; <UNDEFINED> instruction: 0xf0014478
    f580:	str	pc, [r9, sp, lsr #28]!
    f584:	stmdage	r3, {r1, r2, r3, r4, r8, fp, lr}
    f588:	movwls	r3, #13057	; 0x3301
    f58c:			; <UNDEFINED> instruction: 0xf0014479
    f590:	blmi	54db74 <error@@Base+0x53c998>
    f594:	stmiapl	fp!, {r2, r9, fp, ip, pc}^
    f598:	ldmiblt	sl, {r3, r4, sp, lr}
    f59c:	blle	fe6d95a4 <error@@Base+0xfe6c83c8>
    f5a0:			; <UNDEFINED> instruction: 0xf64d4918
    f5a4:	blmi	4e7fb8 <error@@Base+0x4d6ddc>
    f5a8:	andscc	pc, fp, #196, 4	; 0x4000000c
    f5ac:	stmiapl	r9!, {r2, r3, r5, r6, fp, ip, lr}^
    f5b0:	blx	e9646 <error@@Base+0xd846a>
    f5b4:	blx	fe0cb5be <error@@Base+0xfe0ba3e2>
    f5b8:	strbne	r3, [r0, r0, lsl #4]
    f5bc:	adcmi	lr, r2, r0, asr #23
    f5c0:	str	r6, [r9, r8]
    f5c4:			; <UNDEFINED> instruction: 0x46214810
    f5c8:			; <UNDEFINED> instruction: 0xf0014478
    f5cc:	str	pc, [r3, r7, lsl #28]
    f5d0:	stc	7, cr15, [r2, #-968]!	; 0xfffffc38
    f5d4:	ldrdeq	fp, [r1], -r8
    f5d8:	muleq	r0, ip, r1
    f5dc:	ldrdeq	fp, [r1], -r0
    f5e0:			; <UNDEFINED> instruction: 0x0001b7b8
    f5e4:	andeq	r0, r0, r8, ror r1
    f5e8:	ldrdeq	r9, [r0], -r2
    f5ec:	andeq	r9, r0, lr, lsr #27
    f5f0:	andeq	r9, r0, r8, lsr sp
    f5f4:	andeq	r0, r0, r8, lsr r2
    f5f8:	andeq	r9, r0, r4, asr #26
    f5fc:	andeq	r9, r0, r0, lsr #26
    f600:	strdeq	r9, [r0], -r4
    f604:	andeq	r0, r0, r0, lsl #4
    f608:			; <UNDEFINED> instruction: 0x00009cbc
    f60c:	blmi	3a1e48 <error@@Base+0x390c6c>
    f610:	ldrtlt	r4, [r0], #-1146	; 0xfffffb86
    f614:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f618:	blle	41aa20 <error@@Base+0x409844>
    f61c:			; <UNDEFINED> instruction: 0xf64d4c0b
    f620:	stmdami	fp, {r0, r1, r7, r8, sp, lr}
    f624:	tstcc	fp, r4, asr #5	; <UNPREDICTABLE>
    f628:	ldmdapl	r2, {r0, r1, r4, r8, fp, ip, lr}
    f62c:	blx	e96a2 <error@@Base+0xd84c6>
    f630:	blx	fe08c24e <error@@Base+0xfe07b072>
    f634:	ldrbne	r0, [fp, r3, lsl #2]
    f638:			; <UNDEFINED> instruction: 0x43a1ebc3
    f63c:	ldclt	0, cr6, [r0], #-76	; 0xffffffb4
    f640:	svclt	0x00004770
    f644:	andeq	fp, r1, r4, lsl #13
    f648:	andeq	r0, r0, r8, ror r1
    f64c:	andeq	r0, r0, r0, lsl #4
    f650:	andeq	r0, r0, r8, lsr r2
    f654:	stmdacs	r1, {r0, r1, r2, r6, r9, fp, lr}
    f658:	ldrlt	r4, [r0, #-2887]!	; 0xfffff4b9
    f65c:	addlt	r4, sp, sl, ror r4
    f660:	tstls	r3, r6, asr #26
    f664:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    f668:	movwls	r6, #47131	; 0xb81b
    f66c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f670:			; <UNDEFINED> instruction: 0xf030d00c
    f674:	eorsle	r0, r0, r2, lsl #8
    f678:	blmi	fe1f84 <error@@Base+0xfd0da8>
    f67c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f680:	blls	2e96f0 <error@@Base+0x2d8514>
    f684:	cmnle	r3, sl, asr r0
    f688:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    f68c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    f690:	blcs	29704 <error@@Base+0x18528>
    f694:			; <UNDEFINED> instruction: 0xac07db36
    f698:	blmi	ef42a0 <error@@Base+0xee30c4>
    f69c:	andscs	r4, r0, #1048576	; 0x100000
    f6a0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    f6a4:	stcl	7, cr15, [r8, #-968]!	; 0xfffffc38
    f6a8:			; <UNDEFINED> instruction: 0xf7f24620
    f6ac:	stmdane	r3!, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    f6b0:			; <UNDEFINED> instruction: 0xf813e005
    f6b4:	cdpne	13, 4, cr2, cr1, cr1, {0}
    f6b8:	tstle	r2, r0, lsr sl
    f6bc:	stmdacs	r2, {r3, r9, sl, lr}
    f6c0:	blge	346aa4 <error@@Base+0x3358c8>
    f6c4:	strmi	sl, [r3], #-2308	; 0xfffff6fc
    f6c8:	andcs	r4, r0, #48, 16	; 0x300000
    f6cc:	ldrbtmi	r9, [r8], #-1028	; 0xfffffbfc
    f6d0:	ldccs	8, cr15, [r4], {3}
    f6d4:	stc2	0, cr15, [r2, #4]
    f6d8:	stmdavc	sl, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    f6dc:	bcs	ba0f10 <error@@Base+0xb8fd34>
    f6e0:	andsle	sl, pc, r4, lsl #20
    f6e4:	stmdage	r3, {r1, r3, r5, r8, fp, lr}
    f6e8:			; <UNDEFINED> instruction: 0xf0004479
    f6ec:	blls	14ec00 <error@@Base+0x13da24>
    f6f0:	bmi	a3dd44 <error@@Base+0xa2cb68>
    f6f4:	mvnscc	pc, pc, asr #32
    f6f8:	stmiapl	sl!, {r1, r5, r8, r9, fp, lr}
    f6fc:	stmiapl	fp!, {r4, sp, lr}^
    f700:			; <UNDEFINED> instruction: 0xe7b96019
    f704:	stmdbge	r4, {r0, r1, r5, r8, r9, fp, lr}
    f708:	stmiapl	fp!, {r0, r1, r5, fp, lr}^
    f70c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    f710:			; <UNDEFINED> instruction: 0xf0019304
    f714:	str	pc, [pc, r3, ror #26]!
    f718:	strtmi	r4, [r1], -r0, lsr #16
    f71c:			; <UNDEFINED> instruction: 0xf0014478
    f720:	sbfx	pc, sp, #26, #10
    f724:	stmdage	r3, {r1, r2, r3, r4, r8, fp, lr}
    f728:	movwls	r3, #13057	; 0x3301
    f72c:			; <UNDEFINED> instruction: 0xf0014479
    f730:	blmi	54d9d4 <error@@Base+0x53c7f8>
    f734:	stmiapl	fp!, {r2, r9, fp, ip, pc}^
    f738:	ldmiblt	sl, {r3, r4, sp, lr}
    f73c:	blle	fe6d9744 <error@@Base+0xfe6c8568>
    f740:			; <UNDEFINED> instruction: 0xf64d4918
    f744:	blmi	4e8158 <error@@Base+0x4d6f7c>
    f748:	andscc	pc, fp, #196, 4	; 0x4000000c
    f74c:	stmiapl	r9!, {r2, r3, r5, r6, fp, ip, lr}^
    f750:	blx	e97e6 <error@@Base+0xd860a>
    f754:	blx	fe0cb75e <error@@Base+0xfe0ba582>
    f758:	strbne	r3, [r0, r0, lsl #4]
    f75c:	adcmi	lr, r2, r0, asr #23
    f760:	str	r6, [r9, r8]
    f764:			; <UNDEFINED> instruction: 0x46214810
    f768:			; <UNDEFINED> instruction: 0xf0014478
    f76c:			; <UNDEFINED> instruction: 0xe783fd37
    f770:	mrrc	7, 15, pc, r2, cr2	; <UNPREDICTABLE>
    f774:	andeq	fp, r1, r8, lsr r6
    f778:	muleq	r0, ip, r1
    f77c:	andeq	fp, r1, r0, lsr r6
    f780:	andeq	fp, r1, r8, lsl r6
    f784:	andeq	r0, r0, r8, ror #4
    f788:	andeq	r9, r0, r2, lsr ip
    f78c:	andeq	r9, r0, r6, lsl #25
    f790:	andeq	r9, r0, ip, lsl ip
    f794:	andeq	r0, r0, r0, lsl r2
    f798:	andeq	r9, r0, ip, lsr #24
    f79c:	andeq	r9, r0, r4, lsl #24
    f7a0:	ldrdeq	r9, [r0], -r8
    f7a4:	andeq	r0, r0, ip, ror #4
    f7a8:	andeq	r9, r0, r0, lsr #23
    f7ac:	blmi	3a1fe8 <error@@Base+0x390e0c>
    f7b0:	ldrtlt	r4, [r0], #-1146	; 0xfffffb86
    f7b4:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f7b8:	blle	41abc0 <error@@Base+0x4099e4>
    f7bc:			; <UNDEFINED> instruction: 0xf64d4c0b
    f7c0:	stmdami	fp, {r0, r1, r7, r8, sp, lr}
    f7c4:	tstcc	fp, r4, asr #5	; <UNPREDICTABLE>
    f7c8:	ldmdapl	r2, {r0, r1, r4, r8, fp, ip, lr}
    f7cc:	blx	e9842 <error@@Base+0xd8666>
    f7d0:	blx	fe08c3ee <error@@Base+0xfe07b212>
    f7d4:	ldrbne	r0, [fp, r3, lsl #2]
    f7d8:			; <UNDEFINED> instruction: 0x43a1ebc3
    f7dc:	ldclt	0, cr6, [r0], #-76	; 0xffffffb4
    f7e0:	svclt	0x00004770
    f7e4:	andeq	fp, r1, r4, ror #9
    f7e8:	andeq	r0, r0, r8, ror #4
    f7ec:	andeq	r0, r0, ip, ror #4
    f7f0:	andeq	r0, r0, r0, lsl r2
    f7f4:	blmi	4e2044 <error@@Base+0x4d0e68>
    f7f8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    f7fc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    f800:	movwls	r6, #14363	; 0x381b
    f804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f808:	bmi	3fbd30 <error@@Base+0x3eab54>
    f80c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    f810:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f814:	subsmi	r9, sl, r3, lsl #22
    f818:	andlt	sp, r4, pc, lsl #2
    f81c:			; <UNDEFINED> instruction: 0x460cbd10
    f820:	strtmi	r4, [r0], -r1, lsl #12
    f824:			; <UNDEFINED> instruction: 0xf958f7fa
    f828:	rscle	r2, lr, r0, lsl #16
    f82c:	strbtmi	r4, [r9], -r7, lsl #16
    f830:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    f834:	ldc2l	0, cr15, [r2], {1}
    f838:			; <UNDEFINED> instruction: 0xf7f2e7e7
    f83c:	svclt	0x0000ebee
    f840:	muleq	r1, ip, r4
    f844:	muleq	r0, ip, r1
    f848:	andeq	fp, r1, r6, lsl #9
    f84c:	andeq	r6, r0, r2, ror r4
    f850:	cfldr32mi	mvfx11, [lr], {248}	; 0xf8
    f854:	mvnslt	r4, ip, ror r4
    f858:			; <UNDEFINED> instruction: 0xd1222802
    f85c:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
    f860:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
    f864:			; <UNDEFINED> instruction: 0xf7f24608
    f868:			; <UNDEFINED> instruction: 0xf004ff53
    f86c:			; <UNDEFINED> instruction: 0xf7fafe19
    f870:	strmi	pc, [r5], -pc, asr #22
    f874:			; <UNDEFINED> instruction: 0xff5cf004
    f878:			; <UNDEFINED> instruction: 0xf004b940
    f87c:	mcrrne	14, 4, pc, fp, cr1	; <UNPREDICTABLE>
    f880:	svclt	0x00084606
    f884:	svccc	0x00fff1b0
    f888:	tstle	r2, pc, lsl #12
    f88c:	pop	{r3, r5, r9, sl, lr}
    f890:			; <UNDEFINED> instruction: 0xf7fa40f8
    f894:			; <UNDEFINED> instruction: 0x4608bf57
    f898:			; <UNDEFINED> instruction: 0xffbef7f2
    f89c:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    f8a0:	ldcllt	0, cr6, [r8, #96]!	; 0x60
    f8a4:	tstcs	r0, ip, lsl #16
    f8a8:	ldrhtmi	lr, [r8], #141	; 0x8d
    f8ac:			; <UNDEFINED> instruction: 0xf0014478
    f8b0:			; <UNDEFINED> instruction: 0x4628bc95
    f8b4:	blx	f4d8a6 <error@@Base+0xf3c6ca>
    f8b8:	ldrtmi	r4, [r0], -r8, lsl #22
    f8bc:	stmiapl	r3!, {r0, r3, r4, r5, r9, sl, lr}^
    f8c0:	pop	{r1, r3, r4, fp, sp, lr}
    f8c4:			; <UNDEFINED> instruction: 0xf7fc40f8
    f8c8:	svclt	0x0000be95
    f8cc:	andeq	fp, r1, r0, asr #8
    f8d0:	andeq	r0, r0, r8, asr #4
    f8d4:	andeq	r0, r2, sl, asr r6
    f8d8:	andeq	r9, r0, ip, asr #21
    f8dc:	andeq	r0, r0, r8, lsr r2
    f8e0:	stmdacs	r1, {r2, r5, r9, fp, lr}
    f8e4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    f8e8:	addlt	fp, r4, r0, ror r5
    f8ec:	stcmi	8, cr5, [r3], #-844	; 0xfffffcb4
    f8f0:	movwls	r6, #14363	; 0x381b
    f8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f8f8:	andle	r4, ip, ip, ror r4
    f8fc:	andsle	r2, fp, r2, lsl #16
    f900:	bmi	7fbf68 <error@@Base+0x7ead8c>
    f904:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    f908:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f90c:	subsmi	r9, sl, r3, lsl #22
    f910:	andlt	sp, r4, lr, lsr #2
    f914:	blmi	6feedc <error@@Base+0x6edd00>
    f918:	ldmdami	fp, {r0, r3, r5, r6, r9, sl, lr}
    f91c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    f920:	movwls	r6, #2075	; 0x81b
    f924:	mrrc2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    f928:	strmi	lr, [r8], -fp, ror #15
    f92c:			; <UNDEFINED> instruction: 0xff74f7f2
    f930:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
    f934:			; <UNDEFINED> instruction: 0xe7e46018
    f938:			; <UNDEFINED> instruction: 0xf7f24608
    f93c:	bmi	48f4e8 <error@@Base+0x47e30c>
    f940:	stmiapl	r6!, {r1, r4, r8, r9, fp, lr}
    f944:	strmi	r5, [r5], -r3, ror #17
    f948:	stmdacs	r0, {r4, r5, fp, sp, lr}
    f94c:	addsmi	fp, r8, #24, 30	; 0x60
    f950:	strtmi	sp, [r8], -fp, lsl #2
    f954:	blx	ff7cd948 <error@@Base+0xff7bc76c>
    f958:			; <UNDEFINED> instruction: 0xf7fb4604
    f95c:			; <UNDEFINED> instruction: 0x4603f81f
    f960:	eorsvs	r4, r3, r0, lsr #12
    f964:	bl	84d934 <error@@Base+0x83c758>
    f968:			; <UNDEFINED> instruction: 0xf7f2e7cb
    f96c:			; <UNDEFINED> instruction: 0xe7f0eb1e
    f970:	bl	14cd940 <error@@Base+0x14bc764>
    f974:	andeq	fp, r1, lr, lsr #7
    f978:	muleq	r0, ip, r1
    f97c:	muleq	r1, ip, r3
    f980:	andeq	fp, r1, lr, lsl #7
    f984:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f988:	andeq	r9, r0, sl, ror sl
    f98c:	andeq	r0, r0, r8, lsl #5
    f990:	cfldr32mi	mvfx11, [r0, #-224]	; 0xffffff20
    f994:	ldmdblt	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
    f998:	strmi	r4, [ip], -pc, lsl #22
    f99c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    f9a0:			; <UNDEFINED> instruction: 0x4608b133
    f9a4:			; <UNDEFINED> instruction: 0xff38f7f2
    f9a8:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
    f9ac:	ldclt	0, cr6, [r8, #-96]!	; 0xffffffa0
    f9b0:			; <UNDEFINED> instruction: 0xf04f4b0b
    f9b4:	andcs	r4, r1, #128	; 0x80
    f9b8:	andsvs	r5, sl, fp, ror #17
    f9bc:	blx	74d9a2 <error@@Base+0x73c7c6>
    f9c0:			; <UNDEFINED> instruction: 0xf7f74620
    f9c4:	stmdami	r7, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    f9c8:	ldrhtmi	lr, [r8], -sp
    f9cc:			; <UNDEFINED> instruction: 0xf7f74478
    f9d0:	svclt	0x0000bea1
    f9d4:	andeq	fp, r1, r0, lsl #6
    f9d8:	andeq	r0, r0, ip, asr #3
    f9dc:	andeq	r0, r0, r0, lsr #5
    f9e0:	andeq	r0, r0, r4, ror #6
    f9e4:	andeq	r6, r0, ip, asr #32
    f9e8:	stmdacs	r1, {r0, r2, r4, r5, r9, fp, lr}
    f9ec:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    f9f0:	addlt	fp, r5, r0, lsr r5
    f9f4:	bmi	d25d48 <error@@Base+0xd14b6c>
    f9f8:	movwls	r6, #14363	; 0x381b
    f9fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fa00:	andle	r4, ip, sl, ror r4
    fa04:	movweq	pc, #8240	; 0x2030	; <UNPREDICTABLE>
    fa08:	bmi	c43a6c <error@@Base+0xc32890>
    fa0c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    fa10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa14:	subsmi	r9, sl, r3, lsl #22
    fa18:	andlt	sp, r5, r0, asr r1
    fa1c:	stcmi	13, cr11, [ip], #-192	; 0xffffff40
    fa20:	blmi	b213cc <error@@Base+0xb101f0>
    fa24:	ldmdbpl	r4, {r2, r3, r5, fp, lr}
    fa28:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    fa2c:			; <UNDEFINED> instruction: 0xf8536822
    fa30:	movwls	r3, #34	; 0x22
    fa34:	blx	ff4cba42 <error@@Base+0xff4ba866>
    fa38:	stmdavc	fp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fa3c:	blcs	1de1274 <error@@Base+0x1dd0098>
    fa40:	blcs	1a05ad4 <error@@Base+0x19f48f8>
    fa44:	blcc	1a45e7c <error@@Base+0x1a34ca0>
    fa48:	ldmdale	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
    fa4c:			; <UNDEFINED> instruction: 0xf003e8df
    fa50:	ldcne	13, cr1, [sp, #-132]	; 0xffffff7c
    fa54:	ldcne	6, cr2, [sp, #-116]	; 0xffffff8c
    fa58:	ldccs	13, cr1, [sp], {29}
    fa5c:	ldmdane	sp, {r0, r2, r3, r4, r8, sl, fp, ip}
    fa60:	eorle	r2, r6, sp, lsr fp
    fa64:	tstle	r0, sp, asr #22
    fa68:	strcc	r4, [r1], #-2842	; 0xfffff4e6
    fa6c:			; <UNDEFINED> instruction: 0xf85558d5
    fa70:			; <UNDEFINED> instruction: 0xf7f20f08
    fa74:			; <UNDEFINED> instruction: 0x4620ea9a
    fa78:	mcr2	7, 6, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
    fa7c:	strb	r6, [r4, r8, lsr #32]
    fa80:	strcc	r4, [r1], #-2838	; 0xfffff4ea
    fa84:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
    fa88:	blmi	4c9a5c <error@@Base+0x4b8880>
    fa8c:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
    fa90:	blmi	509a54 <error@@Base+0x4f8878>
    fa94:	ldmpl	r5, {r0, sl, ip, sp}^
    fa98:	strb	r6, [sl, r8, lsr #16]!
    fa9c:	strcc	r4, [r1], #-2829	; 0xfffff4f3
    faa0:			; <UNDEFINED> instruction: 0xf85558d5
    faa4:	strb	r0, [r4, r4, lsl #30]!
    faa8:	strcc	r4, [r1], #-2826	; 0xfffff4f6
    faac:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
    fab0:	blmi	349a34 <error@@Base+0x338858>
    fab4:	ldmpl	r5, {r0, sl, ip, sp}^
    fab8:	ldrb	r6, [sl, r8, lsr #16]
    fabc:	b	feb4da8c <error@@Base+0xfeb3c8b0>
    fac0:	andeq	fp, r1, r6, lsr #5
    fac4:	muleq	r0, ip, r1
    fac8:	muleq	r1, r4, r2
    facc:	andeq	fp, r1, r6, lsl #5
    fad0:	ldrdeq	r0, [r0], -r8
    fad4:	andeq	r0, r0, r4, lsl #3
    fad8:	ldrdeq	sl, [r0], -lr
    fadc:	andeq	r0, r0, r8, ror r2
    fae0:	strdeq	r0, [r0], -r8
    fae4:	andeq	r0, r0, r0, ror #5
    fae8:			; <UNDEFINED> instruction: 0xf0304b05
    faec:	ldrbtmi	r0, [fp], #-514	; 0xfffffdfe
    faf0:	ldrbmi	sp, [r0, -r0]!
    faf4:	ldmpl	fp, {r0, r1, r9, fp, lr}
    faf8:			; <UNDEFINED> instruction: 0xf7f46818
    fafc:	svclt	0x0000bf75
    fb00:	andeq	fp, r1, r6, lsr #3
    fb04:	andeq	r0, r0, ip, lsl #6
    fb08:	andle	r2, r0, r2, lsl #16
    fb0c:			; <UNDEFINED> instruction: 0xf0034770
    fb10:	svclt	0x0000be53
    fb14:			; <UNDEFINED> instruction: 0x4604b538
    fb18:	ldrbtmi	r4, [sp], #-3357	; 0xfffff2e3
    fb1c:	mcrne	1, 2, fp, cr4, cr0, {1}
    fb20:	ldmdale	r4!, {r0, sl, fp, sp}
    fb24:	ldrhtmi	lr, [r8], -sp
    fb28:	ldclt	7, cr15, [ip, #988]!	; 0x3dc
    fb2c:	andcs	r4, r1, #25600	; 0x6400
    fb30:	stmiapl	fp!, {r0, r3, r4, fp, lr}^
    fb34:	andsvs	r4, sl, r8, ror r4
    fb38:			; <UNDEFINED> instruction: 0xf9d0f001
    fb3c:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    fb40:			; <UNDEFINED> instruction: 0xf9ccf001
    fb44:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    fb48:			; <UNDEFINED> instruction: 0xf9c8f001
    fb4c:	stc2l	0, cr15, [r2, #-4]!
    fb50:			; <UNDEFINED> instruction: 0xf9c4f001
    fb54:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    fb58:			; <UNDEFINED> instruction: 0xf9c0f001
    fb5c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    fb60:			; <UNDEFINED> instruction: 0xf9bcf001
    fb64:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    fb68:			; <UNDEFINED> instruction: 0xf9b8f001
    fb6c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    fb70:			; <UNDEFINED> instruction: 0xf9b4f001
    fb74:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    fb78:			; <UNDEFINED> instruction: 0xf9b0f001
    fb7c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    fb80:			; <UNDEFINED> instruction: 0xf9acf001
    fb84:	pop	{r5, r9, sl, lr}
    fb88:			; <UNDEFINED> instruction: 0xf7f24038
    fb8c:	ldclt	13, cr11, [r8, #-1012]!	; 0xfffffc0c
    fb90:	andeq	fp, r1, sl, ror r1
    fb94:	andeq	r0, r0, r0, asr #3
    fb98:	andeq	r9, r0, r4, ror r8
    fb9c:	andeq	r0, r0, r4, lsr #5
    fba0:	andeq	r9, r0, sl, ror #16
    fba4:	andeq	r9, r0, lr, asr r8
    fba8:	andeq	r9, r0, lr, ror #16
    fbac:	muleq	r0, r2, r8
    fbb0:	andeq	r9, r0, sl, asr #17
    fbb4:	strdeq	r9, [r0], -r6
    fbb8:	andeq	r9, r0, r6, lsr #18
    fbbc:	stmdacs	r1, {r1, r3, r4, r6, r9, fp, lr}
    fbc0:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    fbc4:	ldrbmi	lr, [r0, sp, lsr #18]!
    fbc8:	cfldr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
    fbcc:			; <UNDEFINED> instruction: 0x460458d3
    fbd0:	ldmdavs	fp, {r0, r1, r2, r4, r6, r9, sl, fp, lr}
    fbd4:			; <UNDEFINED> instruction: 0xf04f9393
    fbd8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    fbdc:			; <UNDEFINED> instruction: 0xf030d00f
    fbe0:	rsble	r0, r4, r2, lsl #6
    fbe4:	blmi	1462538 <error@@Base+0x145135c>
    fbe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fbec:	blls	fe4e9c5c <error@@Base+0xfe4d8a80>
    fbf0:			; <UNDEFINED> instruction: 0xf040405a
    fbf4:			; <UNDEFINED> instruction: 0xf50d8097
    fbf8:	pop	{r2, r4, r8, sl, fp, ip, sp, lr}
    fbfc:	bmi	13b1bc4 <error@@Base+0x13a09e8>
    fc00:	svcmi	0x004ead04
    fc04:			; <UNDEFINED> instruction: 0x462b447a
    fc08:	movwgt	ip, #14855	; 0x3a07
    fc0c:			; <UNDEFINED> instruction: 0xf8230c11
    fc10:	andsvc	r2, r9, r2, lsl #22
    fc14:	andhi	pc, r7, r6, asr r8	; <UNPREDICTABLE>
    fc18:	ldrdcc	pc, [r0], -r8
    fc1c:	vldmdble	r0!, {d2}
    fc20:			; <UNDEFINED> instruction: 0xf8df4b47
    fc24:			; <UNDEFINED> instruction: 0xf8df9120
    fc28:	ldmpl	r7!, {r5, r8, sp, pc}^
    fc2c:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    fc30:	and	r3, r5, r4, lsl #14
    fc34:	andvc	pc, pc, #1325400064	; 0x4f000000
    fc38:			; <UNDEFINED> instruction: 0x46284651
    fc3c:	b	fe5cdc0c <error@@Base+0xfe5bca30>
    fc40:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    fc44:	b	1b4dc14 <error@@Base+0x1b3ca38>
    fc48:	blgt	14ddac <error@@Base+0x13cbd0>
    fc4c:			; <UNDEFINED> instruction: 0xf04f464b
    fc50:	strdcs	r3, [r1, -pc]
    fc54:	andgt	pc, r0, sp, asr #17
    fc58:			; <UNDEFINED> instruction: 0xf7f24428
    fc5c:			; <UNDEFINED> instruction: 0xf8d8ea8e
    fc60:	adcmi	r3, r3, #0
    fc64:	strtmi	sp, [r8], -r6, ror #25
    fc68:	b	16cdc38 <error@@Base+0x16bca5c>
    fc6c:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    fc70:	strmi	r1, [r2], -ip, lsr #16
    fc74:	ldmdahi	pc, {r0, r1, r8, r9, fp, lr, pc}	; <UNPREDICTABLE>
    fc78:	umlalpl	r7, r8, fp, r8
    fc7c:			; <UNDEFINED> instruction: 0x81276061
    fc80:	strtmi	r7, [r8], -r3, lsr #5
    fc84:	b	134dc54 <error@@Base+0x133ca78>
    fc88:	blmi	ca2154 <error@@Base+0xc90f78>
    fc8c:	rscscc	pc, pc, #79	; 0x4f
    fc90:	ldrbtmi	r5, [fp], #-2164	; 0xfffff78c
    fc94:	stmdavs	r4!, {r0, r8, sp}
    fc98:	strtmi	r9, [r8], #-1024	; 0xfffffc00
    fc9c:	b	1b4dc6c <error@@Base+0x1b3ca90>
    fca0:	stmdbge	r2, {r0, r2, r3, r5, fp, lr}
    fca4:	andvs	r4, sp, r8, ror r4
    fca8:	blx	fe64bcb4 <error@@Base+0xfe63aad8>
    fcac:	blmi	949b1c <error@@Base+0x938940>
    fcb0:	strcs	r4, [r1], #-1544	; 0xfffff9f8
    fcb4:	ldmpl	r5!, {r1, r3, r8, r9, sl, sp}^
    fcb8:	stc2	7, cr15, [sl, #-968]!	; 0xfffffc38
    fcbc:			; <UNDEFINED> instruction: 0xf1a17801
    fcc0:	sbcslt	r0, sl, #48, 6	; 0xc0000000
    fcc4:			; <UNDEFINED> instruction: 0xf04f2a09
    fcc8:	stmdale	r8, {r9}
    fccc:	svcne	0x0001f810
    fcd0:	andcc	pc, r2, #7168	; 0x1c00
    fcd4:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    fcd8:	stmdbcs	r9, {r0, r3, r4, r6, r7, r9, ip, sp, pc}
    fcdc:			; <UNDEFINED> instruction: 0x1e63d9f6
    fce0:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    fce4:	svclt	0x00bc4293
    fce8:	eorcs	pc, r4, r5, asr #16
    fcec:			; <UNDEFINED> instruction: 0xf7f23401
    fcf0:			; <UNDEFINED> instruction: 0xf810fd0f
    fcf4:	blcs	b1e900 <error@@Base+0xb0d724>
    fcf8:	stfcsd	f5, [r0], {15}
    fcfc:	cmncs	pc, #220, 2	; 0x37
    fd00:	vfmane.f16	s8, s14, s28	; <UNPREDICTABLE>
    fd04:			; <UNDEFINED> instruction: 0xf8554a12
    fd08:	ldmdapl	r0!, {r0, r1, r5, ip, sp}^
    fd0c:	eorne	pc, r7, r5, asr r8	; <UNPREDICTABLE>
    fd10:	bne	16e7d28 <error@@Base+0x16d6b4c>
    fd14:			; <UNDEFINED> instruction: 0x601358b2
    fd18:	stccs	7, cr14, [r1], {100}	; 0x64
    fd1c:	svcge	0x0062f43f
    fd20:	strb	r1, [sp, r3, ror #28]!
    fd24:	ldmdb	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd28:	ldrdeq	fp, [r1], -r2
    fd2c:	muleq	r0, ip, r1
    fd30:	strheq	fp, [r1], -sl
    fd34:	andeq	fp, r1, ip, lsr #1
    fd38:	ldrdeq	r9, [r0], -r4
    fd3c:	strdeq	r0, [r0], -r4
    fd40:	andeq	r0, r0, r0, lsr #3
    fd44:			; <UNDEFINED> instruction: 0x000098bc
    fd48:			; <UNDEFINED> instruction: 0x000098b6
    fd4c:	andeq	r9, r0, lr, ror r8
    fd50:	strdeq	r0, [r0], -ip
    fd54:	andeq	r9, r0, r6, ror #16
    fd58:	andeq	sl, r0, r4, ror #14
    fd5c:	stmdacs	r1, {r0, r3, r5, r9, fp, lr}
    fd60:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    fd64:	addlt	fp, r5, r0, lsr r5
    fd68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd6c:			; <UNDEFINED> instruction: 0xf04f9303
    fd70:	blmi	990978 <error@@Base+0x97f79c>
    fd74:	andle	r4, ip, fp, ror r4
    fd78:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
    fd7c:	bmi	943dfc <error@@Base+0x932c20>
    fd80:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    fd84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd88:	subsmi	r9, sl, r3, lsl #22
    fd8c:	andlt	sp, r5, r7, lsr r1
    fd90:	stcmi	13, cr11, [r0], #-192	; 0xffffff40
    fd94:	bmi	821740 <error@@Base+0x810564>
    fd98:	stmdami	r0!, {r8, sl, sp}
    fd9c:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    fda0:			; <UNDEFINED> instruction: 0xf88d7824
    fda4:	ldmpl	sl, {r3, lr}
    fda8:	movwls	sl, #2818	; 0xb02
    fdac:	andpl	pc, sl, sp, lsl #17
    fdb0:			; <UNDEFINED> instruction: 0xf88d7813
    fdb4:			; <UNDEFINED> instruction: 0xf0013009
    fdb8:			; <UNDEFINED> instruction: 0xe7e0fa11
    fdbc:	cmplt	r2, sl, lsl #16
    fdc0:	stmdblt	ip!, {r2, r3, r6, fp, ip, sp, lr}^
    fdc4:	ldmdbmi	r4, {r0, r1, r4, fp, lr}
    fdc8:	andvc	r5, r2, r8, lsl r8
    fdcc:	andsvc	r5, sl, fp, asr r8
    fdd0:	ldmdami	r1, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fdd4:	ldmdapl	r8, {r0, r1, r2, r3, r8, fp, lr}
    fdd8:	ldmdapl	fp, {r1, ip, sp, lr}^
    fddc:	bfi	r7, sl, #0, #15
    fde0:	ldmdblt	r1!, {r0, r3, r7, fp, ip, sp, lr}
    fde4:	stmdbmi	ip, {r0, r1, r3, fp, lr}
    fde8:	andvc	r5, r2, r8, lsl r8
    fdec:	andsvc	r5, ip, fp, asr r8
    fdf0:	strmi	lr, [r1], -r5, asr #15
    fdf4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    fdf8:			; <UNDEFINED> instruction: 0xf9f0f001
    fdfc:			; <UNDEFINED> instruction: 0xf7f2e7bf
    fe00:	svclt	0x0000e90c
    fe04:	andeq	sl, r1, r2, lsr pc
    fe08:	muleq	r0, ip, r1
    fe0c:	andeq	sl, r1, r0, lsr #30
    fe10:	andeq	sl, r1, r2, lsl pc
    fe14:	andeq	r0, r0, r4, lsr #4
    fe18:	andeq	r0, r0, r4, asr #4
    fe1c:	andeq	r9, r0, lr, lsl #15
    fe20:	andeq	r9, r0, r2, lsl r7
    fe24:	stmdacs	r1, {r1, r2, r5, r9, fp, lr}
    fe28:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    fe2c:	addlt	fp, r7, r0, lsr r5
    fe30:	stcmi	8, cr5, [r5], #-844	; 0xfffffcb4
    fe34:	movwls	r6, #22555	; 0x581b
    fe38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fe3c:	andle	r4, ip, ip, ror r4
    fe40:	movweq	pc, #8240	; 0x2030	; <UNPREDICTABLE>
    fe44:	bmi	883ea4 <error@@Base+0x872cc8>
    fe48:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    fe4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fe50:	subsmi	r9, sl, r5, lsl #22
    fe54:	andlt	sp, r7, r1, lsr r1
    fe58:	blmi	77f320 <error@@Base+0x76e144>
    fe5c:	ldmdavc	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    fe60:	blmi	73eb48 <error@@Base+0x72d96c>
    fe64:	ldmdami	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    fe68:	movwls	sl, #10498	; 0x2902
    fe6c:			; <UNDEFINED> instruction: 0xf0014478
    fe70:			; <UNDEFINED> instruction: 0xe7e8f9b5
    fe74:	bge	a2ae0 <error@@Base+0x91904>
    fe78:	stmdbge	r1, {r3, r9, sl, lr}
    fe7c:	strcs	r4, [r8, #-1147]	; 0xfffffb85
    fe80:			; <UNDEFINED> instruction: 0xf7f49502
    fe84:	blls	8fe68 <error@@Base+0x7ec8c>
    fe88:	bcs	b6def8 <error@@Base+0xb5cd1c>
    fe8c:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    fe90:	blmi	3fe300 <error@@Base+0x3ed124>
    fe94:	andsvc	r5, sl, r3, ror #17
    fe98:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fe9c:	bmi	42df10 <error@@Base+0x41cd34>
    fea0:	blcs	26028 <error@@Base+0x14e4c>
    fea4:	svclt	0x00089902
    fea8:	andvc	r2, r3, lr, lsr r3
    feac:	andsvs	r5, r9, r3, lsr #17
    feb0:			; <UNDEFINED> instruction: 0xf7f5e7c9
    feb4:	strmi	pc, [r3], -fp, lsl #18
    feb8:			; <UNDEFINED> instruction: 0xf7f2e7d5
    febc:	svclt	0x0000e8ae
    fec0:	andeq	sl, r1, sl, ror #28
    fec4:	muleq	r0, ip, r1
    fec8:	andeq	sl, r1, r8, asr lr
    fecc:	andeq	sl, r1, sl, asr #28
    fed0:	andeq	r0, r0, r8, lsl r3
    fed4:	andeq	r5, r0, r8, lsr r3
    fed8:	ldrdeq	r9, [r0], -r0
    fedc:			; <UNDEFINED> instruction: 0x000096bc
    fee0:	andeq	r0, r0, r0, ror #2
    fee4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    fee8:	stmdacc	r1, {r3, r4, r5, r8, ip, sp, pc}
    feec:	stmdale	r8, {r0, fp, sp}
    fef0:	tstcs	r0, r5, lsl #16
    fef4:			; <UNDEFINED> instruction: 0xf0014478
    fef8:	bmi	13e4c4 <error@@Base+0x12d2e8>
    fefc:	ldmpl	fp, {r0, r8, sp}
    ff00:			; <UNDEFINED> instruction: 0x47706019
    ff04:	andeq	sl, r1, lr, lsr #27
    ff08:	andeq	r9, r0, ip, asr r6
    ff0c:	andeq	r0, r0, r4, asr #3
    ff10:	stmdacs	r2, {r1, r2, r8, r9, fp, lr}
    ff14:	andle	r4, r0, fp, ror r4
    ff18:	bmi	161ce0 <error@@Base+0x150b04>
    ff1c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    ff20:			; <UNDEFINED> instruction: 0xf7f3b90b
    ff24:			; <UNDEFINED> instruction: 0xf7f3bc35
    ff28:	svclt	0x0000bc25
    ff2c:	andeq	sl, r1, r0, lsl #27
    ff30:	muleq	r0, r8, r1
    ff34:			; <UNDEFINED> instruction: 0xf0304b08
    ff38:	ldrbtmi	r0, [fp], #-514	; 0xfffffdfe
    ff3c:	ldrbmi	sp, [r0, -r0]!
    ff40:	ldrlt	r4, [r0, #-2566]	; 0xfffff5fa
    ff44:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
    ff48:	vstrle	d2, [r0, #-0]
    ff4c:			; <UNDEFINED> instruction: 0xf004bd10
    ff50:	eorvs	pc, r0, r5, lsl ip	; <UNPREDICTABLE>
    ff54:	svclt	0x0000bd10
    ff58:	andeq	sl, r1, sl, asr sp
    ff5c:	andeq	r0, r0, r0, lsr #4
    ff60:	bmi	1a2b7c <error@@Base+0x1919a0>
    ff64:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ff68:	stmdacs	r0, {r4, fp, sp, lr}
    ff6c:	bmi	146f80 <error@@Base+0x135da4>
    ff70:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    ff74:			; <UNDEFINED> instruction: 0x47704418
    ff78:	andeq	sl, r1, r0, lsr sp
    ff7c:	andeq	r0, r0, r8, ror #2
    ff80:	andeq	r0, r0, r0, lsl #4
    ff84:	mvnsmi	lr, sp, lsr #18
    ff88:	stmdbmi	r9!, {r3, r7, r9, sl, lr}
    ff8c:	blmi	a6180c <error@@Base+0xa50630>
    ff90:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
    ff94:	svcmi	0x00287805
    ff98:	ldrbtmi	r5, [pc], #-2251	; ffa0 <pclose@plt+0xdcbc>
    ff9c:	movwls	r6, #14363	; 0x381b
    ffa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ffa4:	eorsle	r2, r9, r0, lsl #26
    ffa8:			; <UNDEFINED> instruction: 0xf7f24604
    ffac:			; <UNDEFINED> instruction: 0x2101e8ba
    ffb0:			; <UNDEFINED> instruction: 0xf7f24408
    ffb4:			; <UNDEFINED> instruction: 0xf8c8fc21
    ffb8:	strmi	r0, [r5], -r0
    ffbc:	bicslt	r7, r1, r1, lsr #16
    ffc0:	ldmpl	pc!, {r1, r2, r3, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    ffc4:	subseq	pc, ip, #1073741864	; 0x40000028
    ffc8:	blx	fecaa0b0 <error@@Base+0xfec98ed4>
    ffcc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    ffd0:	svclt	0x00082800
    ffd4:	stmiblt	r2!, {r9, sp}^
    ffd8:	andle	r2, ip, r4, lsr #18
    ffdc:			; <UNDEFINED> instruction: 0x4630b11e
    ffe0:	stmia	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffe4:	stmdavc	r0!, {r3, r4, r5, r8, ip, sp, pc}
    ffe8:			; <UNDEFINED> instruction: 0xf8054622
    ffec:	mrrcne	11, 0, r0, r4, cr1
    fff0:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    fff4:	strtmi	sp, [r0], -r6, ror #3
    fff8:	eorvc	r2, fp, r0, lsl #6
    fffc:	blmi	362844 <error@@Base+0x351668>
   10000:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10004:	blls	ea074 <error@@Base+0xd8e98>
   10008:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   1000c:	pop	{r2, ip, sp, pc}
   10010:	stmdavc	r0!, {r4, r5, r6, r7, r8, pc}^
   10014:	stmdacs	r0, {r1, r5, r6, sl, fp, ip}
   10018:	ldrb	sp, [pc, r7, ror #3]
   1001c:	strbtmi	r4, [r9], -r9, lsl #16
   10020:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   10024:			; <UNDEFINED> instruction: 0xf8daf001
   10028:	strb	r4, [r7, r8, lsr #12]!
   1002c:	svc	0x00f4f7f1
   10030:	andeq	sl, r1, r2, lsl #26
   10034:	muleq	r0, ip, r1
   10038:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   1003c:	andeq	r0, r0, ip, ror r2
   10040:	muleq	r1, r4, ip
   10044:	andeq	r9, r0, r2, asr #10
   10048:	stmdavs	sl, {r0, fp, sp}
   1004c:	addlt	fp, r4, r0, lsl r5
   10050:	stcmi	0, cr13, [lr], {15}
   10054:	andls	r2, r1, sl, lsr #6
   10058:	stmdami	sp, {r0, r3, r4, r9, sl, lr}
   1005c:	andls	r4, r2, #124, 8	; 0x7c000000
   10060:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   10064:			; <UNDEFINED> instruction: 0xf7f29400
   10068:	stmdami	sl, {r2, r3, r5, r8, fp, sp, lr, pc}
   1006c:	andlt	r4, r4, r8, ror r4
   10070:	andls	fp, r1, #16, 26	; 0x400
   10074:	stcmi	6, cr4, [r8], {2}
   10078:	stmdami	r8, {r1, r3, r5, r8, r9, sp}
   1007c:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   10080:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   10084:	ldmdb	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10088:	svclt	0x0000e7ef
   1008c:	andeq	r9, r0, ip, lsr #10
   10090:	muleq	r1, sl, lr
   10094:	muleq	r1, r0, lr
   10098:	andeq	r9, r0, r2, lsl #10
   1009c:	andeq	pc, r1, sl, ror lr	; <UNPREDICTABLE>
   100a0:	addlt	fp, r2, r0, lsl r5
   100a4:			; <UNDEFINED> instruction: 0xf812f7f5
   100a8:	blmi	1e30c8 <error@@Base+0x1d1eec>
   100ac:	ldrbtmi	r2, [ip], #-520	; 0xfffffdf8
   100b0:	strtcc	r2, [ip], #-257	; 0xfffffeff
   100b4:	andls	r4, r0, fp, ror r4
   100b8:			; <UNDEFINED> instruction: 0xf7f24620
   100bc:			; <UNDEFINED> instruction: 0x4620e85e
   100c0:	ldclt	0, cr11, [r0, #-8]
   100c4:	andeq	pc, r1, lr, asr #28
   100c8:	andeq	r9, r0, r0, ror #9
   100cc:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
   100d0:	svceq	0x0053f013
   100d4:	andcs	fp, r1, ip, lsl #30
   100d8:	ldrbmi	r2, [r0, -r0]!
   100dc:	stmvs	r3, {r6, r8, ip, sp, pc}
   100e0:	svceq	0x000cf013
   100e4:	stmibvs	r0, {r0, ip, lr, pc}
   100e8:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   100ec:			; <UNDEFINED> instruction: 0x47704478
   100f0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   100f4:	svclt	0x00004770
   100f8:	andeq	r5, r0, r0, asr #17
   100fc:			; <UNDEFINED> instruction: 0x000058ba
   10100:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   10104:	stmdacc	r0, {r3, r4, r6, r8, r9, fp, sp, lr}
   10108:	andcs	fp, r1, r8, lsl pc
   1010c:	svclt	0x00004770
   10110:	strdeq	pc, [r1], -sl
   10114:	ldmdbmi	r3, {r1, r4, r8, r9, fp, lr}
   10118:	bmi	4e130c <error@@Base+0x4d0130>
   1011c:	blvs	16e1308 <error@@Base+0x16d012c>
   10120:	addlt	fp, r5, r0, lsl #10
   10124:	ldmdavc	r8, {r1, r3, r7, fp, ip, lr}
   10128:	ldmdavs	r2, {r0, r3, r4, r6, fp, sp, lr}
   1012c:			; <UNDEFINED> instruction: 0xf04f9203
   10130:			; <UNDEFINED> instruction: 0xf7ff0200
   10134:	strbtmi	pc, [r9], -r9, lsl #31	; <UNPREDICTABLE>
   10138:	stmdami	ip, {r0, r1, r9, sl, lr}
   1013c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   10140:			; <UNDEFINED> instruction: 0xf84cf001
   10144:	blmi	222974 <error@@Base+0x211798>
   10148:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1014c:	blls	ea1bc <error@@Base+0xd8fe0>
   10150:	qaddle	r4, sl, r2
   10154:			; <UNDEFINED> instruction: 0xf85db005
   10158:			; <UNDEFINED> instruction: 0xf7f1fb04
   1015c:	svclt	0x0000ef5e
   10160:	andeq	pc, r1, r4, ror #27
   10164:	andeq	sl, r1, r8, ror fp
   10168:	muleq	r0, ip, r1
   1016c:	andeq	r9, r0, r6, lsr #8
   10170:	andeq	sl, r1, ip, asr #22
   10174:	mvnsmi	lr, sp, lsr #18
   10178:	bmi	b21bc0 <error@@Base+0xb109e4>
   1017c:	blmi	b3c394 <error@@Base+0xb2b1b8>
   10180:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   10184:	strmi	r6, [sp], -r0, lsl #16
   10188:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1018c:			; <UNDEFINED> instruction: 0xf04f9303
   10190:			; <UNDEFINED> instruction: 0xf7f20300
   10194:	stmdavc	r3, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   10198:	blcs	b619b0 <error@@Base+0xb507d4>
   1019c:	stmdavc	r3, {r0, r2, r8, r9, sl, fp, ip, sp, pc}^
   101a0:	stceq	0, cr15, [r1], {79}	; 0x4f
   101a4:	stceq	0, cr15, [r0], {79}	; 0x4f
   101a8:			; <UNDEFINED> instruction: 0xf1a34464
   101ac:	bcs	250a74 <error@@Base+0x23f898>
   101b0:	mulcs	r0, ip, pc	; <UNPREDICTABLE>
   101b4:	stmdale	r1!, {r1, r3, r9, sl, sp}
   101b8:	tstcc	r0, r6, lsl #22	; <UNPREDICTABLE>
   101bc:	svccc	0x0001f814
   101c0:	ldreq	pc, [r0, #-419]!	; 0xfffffe5d
   101c4:			; <UNDEFINED> instruction: 0xf1a12d09
   101c8:	ldmible	r5!, {r4, r5}^
   101cc:			; <UNDEFINED> instruction: 0xf1b8603c
   101d0:	andle	r0, r2, r0, lsl #30
   101d4:			; <UNDEFINED> instruction: 0xf8c82300
   101d8:			; <UNDEFINED> instruction: 0xf1bc3000
   101dc:	tstle	sl, r0, lsl #30
   101e0:	blmi	4e2a38 <error@@Base+0x4d185c>
   101e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   101e8:	blls	ea258 <error@@Base+0xd907c>
   101ec:	tstle	fp, sl, asr r0
   101f0:	pop	{r2, ip, sp, pc}
   101f4:			; <UNDEFINED> instruction: 0xf1c181f0
   101f8:			; <UNDEFINED> instruction: 0xe7f10030
   101fc:	svceq	0x0000f1b8
   10200:	movwcs	sp, #4101	; 0x1005
   10204:	rscscc	pc, pc, pc, asr #32
   10208:	andcc	pc, r0, r8, asr #17
   1020c:			; <UNDEFINED> instruction: 0xf04fe7e8
   10210:	stccs	0, cr3, [r0, #-1020]	; 0xfffffc04
   10214:	stmdami	r8, {r2, r5, r6, r7, ip, lr, pc}
   10218:	strls	r4, [r0, #-1641]	; 0xfffff997
   1021c:			; <UNDEFINED> instruction: 0xf0004478
   10220:			; <UNDEFINED> instruction: 0xf04fffdd
   10224:			; <UNDEFINED> instruction: 0xe7db30ff
   10228:	mrc	7, 7, APSR_nzcv, cr6, cr1, {7}
   1022c:	andeq	sl, r1, r2, lsl fp
   10230:	muleq	r0, ip, r1
   10234:			; <UNDEFINED> instruction: 0x0001aab0
   10238:	andeq	r9, r0, ip, ror r3
   1023c:	blmi	ff322d70 <error@@Base+0xff311b94>
   10240:	svcmi	0x00f0e92d
   10244:	addlt	r4, fp, sl, ror r4
   10248:	andls	r4, r1, sl, asr #31
   1024c:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   10250:	movwls	r6, #38939	; 0x981b
   10254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10258:	stfmip	f3, [r7], {152}	; 0x98
   1025c:	blvs	19a1454 <error@@Base+0x1990278>
   10260:	ldmvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   10264:	tsteq	pc, #3	; <UNPREDICTABLE>
   10268:			; <UNDEFINED> instruction: 0xf0002b04
   1026c:	blcs	2307b4 <error@@Base+0x21f5d8>
   10270:	strmi	sp, [r1], -r3, lsl #2
   10274:	andcs	r6, r0, r3, ror r9
   10278:	blmi	ff0220e0 <error@@Base+0xff010f04>
   1027c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   10280:	bmi	fefe8ff0 <error@@Base+0xfefd7e14>
   10284:	ldrbtmi	r4, [sl], #-3002	; 0xfffff446
   10288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1028c:	subsmi	r9, sl, r9, lsl #22
   10290:	msrhi	SPSR_fx, r0, asr #32
   10294:	pop	{r0, r1, r3, ip, sp, pc}
   10298:			; <UNDEFINED> instruction: 0x96038ff0
   1029c:	blcs	2e2b0 <error@@Base+0x1d0d4>
   102a0:	mcrrne	0, 14, sp, r4, cr15
   102a4:	stmdavc	r3, {r0, sl, ip, pc}
   102a8:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   102ac:	sbcshi	pc, r4, #14614528	; 0xdf0000
   102b0:	blcs	e61b8c <error@@Base+0xe509b0>
   102b4:	vqshl.s8	q2, q12, q8
   102b8:	blcs	23052c <error@@Base+0x21f350>
   102bc:	adcshi	pc, lr, r0, asr #4
   102c0:	andeq	pc, r9, #-1073741784	; 0xc0000028
   102c4:	vpmin.s8	d2, d0, d16
   102c8:	ldm	pc, {r0, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   102cc:	ldrlt	pc, [r2, r2]!
   102d0:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102d4:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102d8:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102dc:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102e0:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102e4:			; <UNDEFINED> instruction: 0xb7b7b2b7
   102e8:			; <UNDEFINED> instruction: 0xb7b7b2b7
   102ec:			; <UNDEFINED> instruction: 0xb7b7b7b7
   102f0:	ldrblt	fp, [r7, -r3, ror #14]
   102f4:	ldmdbne	r9, {r0, r1, r2, r4, r5, r7, r8, fp, ip}
   102f8:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
   102fc:	andseq	r1, r9, r9, lsl r9
   10300:	ldrdge	pc, [ip], -sp
   10304:	andls	r2, r1, sl, ror r4
   10308:			; <UNDEFINED> instruction: 0xf1ba9505
   1030c:	rsbsle	r0, lr, r0, lsl #30
   10310:	mullt	r0, sl, r8
   10314:	stmdage	r3, {r0, r2, r9, fp, sp, pc}
   10318:			; <UNDEFINED> instruction: 0xf1ab2100
   1031c:			; <UNDEFINED> instruction: 0xf1bb0b61
   10320:	svclt	0x008c0f19
   10324:	bleq	4c468 <error@@Base+0x3b28c>
   10328:	bleq	8c46c <error@@Base+0x7b290>
   1032c:	blx	1fcc336 <error@@Base+0x1fbb15a>
   10330:	strls	r9, [r3, #-2819]	; 0xfffff4fd
   10334:	ldmdavc	sl, {r0, r8, r9, ip, pc}
   10338:	svceq	0x00dff012
   1033c:	andle	r4, sp, r4, lsl #12
   10340:			; <UNDEFINED> instruction: 0xf0402a3d
   10344:	ldrshlt	r8, [r8, -r1]!
   10348:			; <UNDEFINED> instruction: 0xf0026882
   1034c:	bcc	110bd0 <error@@Base+0xff9f4>
   10350:	andeq	pc, r4, #50	; 0x32
   10354:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   10358:	movwls	r3, #4865	; 0x1301
   1035c:			; <UNDEFINED> instruction: 0xf0002c00
   10360:	stmiavs	r3!, {r0, r1, r5, r6, r7, pc}
   10364:			; <UNDEFINED> instruction: 0xf0039504
   10368:	mrcne	3, 2, r0, cr10, cr15, {0}
   1036c:	ldmdale	r0!, {r0, r1, r2, r9, fp, sp}^
   10370:			; <UNDEFINED> instruction: 0xf002e8df
   10374:	strbls	sl, [pc, #-1128]!	; ff14 <pclose@plt+0xdc30>
   10378:	cdpvc	15, 6, cr6, cr15, cr15, {3}
   1037c:	blcs	b6e490 <error@@Base+0xb5d2b4>
   10380:	adchi	pc, r1, r0, asr #32
   10384:	beq	cc78c <error@@Base+0xbb5b0>
   10388:			; <UNDEFINED> instruction: 0xf8cd9505
   1038c:			; <UNDEFINED> instruction: 0xf8cda004
   10390:	ldr	sl, [sp, ip]!
   10394:	movwcs	r2, #4139	; 0x102b
   10398:	eorscc	pc, r8, r8, asr #17
   1039c:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   103a0:	movwcs	sl, #2308	; 0x904
   103a4:	strtmi	r4, [r0], -r2, lsl #12
   103a8:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   103ac:	stmdacs	r0, {r0, ip, pc}
   103b0:	svcge	0x0067f43f
   103b4:	ldmdavc	sl, {r2, r8, r9, fp, ip, pc}
   103b8:			; <UNDEFINED> instruction: 0xf0402a2b
   103bc:	bmi	1cb062c <error@@Base+0x1c9f450>
   103c0:	stmdavs	r0!, {r2, r3, r4, r5, r7, fp, ip, lr}
   103c4:			; <UNDEFINED> instruction: 0xf7f1b110
   103c8:	blls	14bb90 <error@@Base+0x13a9b4>
   103cc:			; <UNDEFINED> instruction: 0xf7f21c58
   103d0:	eorvs	pc, r0, r3, lsr #20
   103d4:			; <UNDEFINED> instruction: 0xf7f19804
   103d8:	stmdals	r1, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   103dc:	blcs	2e3f0 <error@@Base+0x1d214>
   103e0:	svcge	0x004ff43f
   103e4:	strls	r1, [r1], #-3140	; 0xfffff3bc
   103e8:	blcs	e6e3fc <error@@Base+0xe5d220>
   103ec:	svcge	0x0065f67f
   103f0:			; <UNDEFINED> instruction: 0xd1232b6e
   103f4:			; <UNDEFINED> instruction: 0xf8dd4b65
   103f8:	ldmpl	fp!, {r2, r3, sp, pc}^
   103fc:	ldmdavs	fp, {r0, r2, r8, sl, ip, pc}
   10400:	svclt	0x000c2b00
   10404:	ldrbtcs	r2, [sl], #-1134	; 0xfffffb92
   10408:	svceq	0x0000f1ba
   1040c:	strtmi	sp, [r0], -r0, lsl #3
   10410:	bleq	188caa8 <error@@Base+0x187b8cc>
   10414:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   10418:	svceq	0x0019f1bb
   1041c:			; <UNDEFINED> instruction: 0xf04fbf8c
   10420:			; <UNDEFINED> instruction: 0xf04f0b00
   10424:	strmi	r0, [r2], r1, lsl #22
   10428:			; <UNDEFINED> instruction: 0xf0004620
   1042c:	strmi	pc, [r4], -r1, ror #21
   10430:	stmdavc	r3, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   10434:	blcs	21cbc <error@@Base+0x10ae0>
   10438:			; <UNDEFINED> instruction: 0xe722d1d4
   1043c:	ldrdge	pc, [ip], -sp
   10440:			; <UNDEFINED> instruction: 0xe761461c
   10444:	andcc	lr, r3, #212, 18	; 0x350000
   10448:	blx	fecfe8a8 <error@@Base+0xfeced6cc>
   1044c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   10450:	stmdbvs	r3!, {r0, r1, r4, sp, lr}^
   10454:	teqlt	r3, r0, lsl #2
   10458:	ldrmi	r2, [r8, r0]
   1045c:	tstlt	r1, r4, lsl #18
   10460:			; <UNDEFINED> instruction: 0xf7f14608
   10464:	stmdals	r1, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   10468:	blcs	2e47c <error@@Base+0x1d2a0>
   1046c:			; <UNDEFINED> instruction: 0xe708d1ba
   10470:	stmdavc	r3, {r0, fp, ip, pc}
   10474:	rsb	fp, r7, fp, lsl r9
   10478:	andls	r3, r1, r1
   1047c:	blcs	82e490 <error@@Base+0x81d2b4>
   10480:	stmibvs	r3!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}^
   10484:	ldrbmi	sl, [r2], -r4, lsl #18
   10488:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   1048c:	stmdacs	r0, {r0, ip, pc}
   10490:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {1}
   10494:	stmdbvs	r3!, {r2, r8, fp, ip, pc}^
   10498:	bicsle	r2, sp, r0, lsl #22
   1049c:	blls	8a420 <error@@Base+0x79244>
   104a0:	blcs	2e514 <error@@Base+0x1d338>
   104a4:			; <UNDEFINED> instruction: 0x4651d054
   104a8:	strbmi	r2, [r8], -r0, lsl #4
   104ac:			; <UNDEFINED> instruction: 0xa010f8d4
   104b0:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   104b4:			; <UNDEFINED> instruction: 0xf8ca9904
   104b8:	strb	r0, [ip, r0]!
   104bc:	andne	lr, r3, #212, 18	; 0x350000
   104c0:	andsvs	fp, r1, r6, ror r1
   104c4:	blcs	b0a3e0 <error@@Base+0xaf9204>
   104c8:	qadd16mi	fp, r0, ip
   104cc:	orrle	r2, r6, r0, lsl #12
   104d0:	andls	r1, r1, #33280	; 0x8200
   104d4:	strcs	r7, [r1], -r3, lsl #17
   104d8:	blcs	21d20 <error@@Base+0x10b44>
   104dc:	ldrb	sp, [r0], r2, lsl #3
   104e0:	svceq	0x0000f1bb
   104e4:	stmdbcs	r2, {r0, r2, r3, r8, ip, lr, pc}
   104e8:			; <UNDEFINED> instruction: 0x469bbf18
   104ec:	andlt	pc, r0, r2, asr #17
   104f0:			; <UNDEFINED> instruction: 0xf04fe7af
   104f4:			; <UNDEFINED> instruction: 0xf7f64080
   104f8:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   104fc:			; <UNDEFINED> instruction: 0xf90af7f7
   10500:			; <UNDEFINED> instruction: 0xf1b1e768
   10504:	svclt	0x00180b01
   10508:	bleq	8c64c <error@@Base+0x7b470>
   1050c:	ldmdavs	r1!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   10510:			; <UNDEFINED> instruction: 0xf7ff7830
   10514:	blvs	190fb80 <error@@Base+0x18fe9a4>
   10518:	ldmdbvs	ip, {r9, sp}
   1051c:	stmdage	r1, {r0, r9, sl, lr}
   10520:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   10524:	strt	r6, [r8], r0, lsr #32
   10528:	stmdbge	r6, {r0, r2, r8, r9, fp, ip, pc}
   1052c:	andsge	pc, r8, sp, asr #17
   10530:	andle	r2, r4, r1, lsl #22
   10534:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   10538:	cdp2	0, 5, cr15, cr0, cr0, {0}
   1053c:	ldmdami	r5, {r0, r5, r7, r9, sl, sp, lr, pc}
   10540:			; <UNDEFINED> instruction: 0xf0004478
   10544:	ldr	pc, [ip], fp, asr #28
   10548:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   1054c:			; <UNDEFINED> instruction: 0xe698635c
   10550:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   10554:			; <UNDEFINED> instruction: 0xe694635c
   10558:	stmdbge	r6, {r0, r4, fp, lr}
   1055c:	andsge	pc, r8, sp, asr #17
   10560:			; <UNDEFINED> instruction: 0xf0004478
   10564:			; <UNDEFINED> instruction: 0xe68cfe3b
   10568:	ldcl	7, cr15, [r6, #-964]	; 0xfffffc3c
   1056c:	andeq	sl, r1, r0, asr sl
   10570:	muleq	r0, ip, r1
   10574:	andeq	sl, r1, r8, asr #20
   10578:	andeq	pc, r1, r0, lsr #25
   1057c:	andeq	pc, r1, lr, ror ip	; <UNPREDICTABLE>
   10580:	andeq	sl, r1, lr, lsl #20
   10584:	andeq	pc, r1, r8, asr #24
   10588:	andeq	r0, r0, r0, lsr #5
   1058c:	andeq	r0, r0, ip, asr #3
   10590:	andeq	r9, r0, r6, ror #1
   10594:	andeq	r9, r0, r0, lsr #1
   10598:			; <UNDEFINED> instruction: 0x0001f9b2
   1059c:	andeq	pc, r1, sl, lsr #19
   105a0:	andeq	r9, r0, r4, asr r0
   105a4:	mvnsmi	lr, sp, lsr #18
   105a8:	stcmi	6, cr4, [fp], #544	; 0x220
   105ac:	stmibmi	fp!, {r3, r7, ip, sp, pc}
   105b0:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   105b4:	cdpmi	2, 10, cr9, cr10, cr1, {0}
   105b8:	ldrbtmi	r5, [lr], #-2145	; 0xfffff79f
   105bc:	tstls	r7, r9, lsl #16
   105c0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   105c4:			; <UNDEFINED> instruction: 0xf0002800
   105c8:			; <UNDEFINED> instruction: 0xf02380ce
   105cc:			; <UNDEFINED> instruction: 0xf0030440
   105d0:	stccs	7, cr0, [r1], {64}	; 0x40
   105d4:	eorle	r6, r4, r3, lsl #17
   105d8:	ldrbeq	fp, [r8, #2916]	; 0xb64
   105dc:	sbchi	pc, r9, r0, lsl #2
   105e0:	tstlt	r3, fp, ror #18
   105e4:	andcs	r9, r1, r1, lsl #18
   105e8:	ldmdblt	r7!, {r3, r4, r7, r8, r9, sl, lr}^
   105ec:			; <UNDEFINED> instruction: 0xf00368ab
   105f0:	blcs	91274 <error@@Base+0x80098>
   105f4:	adchi	pc, r7, r0, lsl #6
   105f8:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   105fc:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
   10600:			; <UNDEFINED> instruction: 0xf8553306
   10604:			; <UNDEFINED> instruction: 0xf0000023
   10608:	bmi	fe5cfdb4 <error@@Base+0xfe5bebd8>
   1060c:	ldrbtmi	r4, [sl], #-2963	; 0xfffff46d
   10610:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10614:	subsmi	r9, sl, r7, lsl #22
   10618:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1061c:	pop	{r3, ip, sp, pc}
   10620:			; <UNDEFINED> instruction: 0x065981f0
   10624:	adcshi	pc, r1, r0, lsl #2
   10628:	andseq	pc, pc, r3
   1062c:			; <UNDEFINED> instruction: 0xf0303804
   10630:	rsbsle	r0, r9, r4, lsl #2
   10634:			; <UNDEFINED> instruction: 0xf1000619
   10638:			; <UNDEFINED> instruction: 0xf0038091
   1063c:	mcrne	0, 2, r0, cr2, cr15, {0}
   10640:	stmdale	r5, {r0, r1, r2, r9, fp, sp}
   10644:			; <UNDEFINED> instruction: 0xf002e8df
   10648:	svccc	0x00045531
   1064c:	cfstrseq	mvf0, [r4, #-16]
   10650:	cmnlt	sl, sl, ror #18
   10654:	stmdbls	r1, {r2, r3, r4, r6, r8, fp, ip, sp, pc}
   10658:	ldrmi	r2, [r0, r1]
   1065c:	sbcle	r2, r5, r0, lsl #30
   10660:	mcrne	7, 5, lr, cr3, cr3, {6}
   10664:	vqdmulh.s<illegal width 8>	d18, d0, d1
   10668:	stmdbvs	sl!, {r1, r5, r6, r7, pc}^
   1066c:	stmdbls	r1, {r1, r4, r8, ip, sp, pc}
   10670:	ldrmi	r2, [r0, r2]
   10674:	adcsle	r2, r8, r0, lsl #24
   10678:	ldreq	r6, [sl], -fp, lsr #17
   1067c:	stmdblt	pc, {r0, r4, sl, ip, lr, pc}^	; <UNPREDICTABLE>
   10680:	tsteq	pc, #3	; <UNPREDICTABLE>
   10684:	mrrcle	11, 0, r2, r4, cr2
   10688:			; <UNDEFINED> instruction: 0xf0402b00
   1068c:	stccs	0, cr8, [r0], {138}	; 0x8a
   10690:	stmiavs	fp!, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
   10694:	ldrle	r0, [r8, #1691]!	; 0x69b
   10698:	andcs	r4, r1, #117760	; 0x1cc00
   1069c:			; <UNDEFINED> instruction: 0x601a58f3
   106a0:			; <UNDEFINED> instruction: 0xf003e7b3
   106a4:	stmiavs	fp!, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   106a8:	stccs	7, cr14, [r2], {233}	; 0xe9
   106ac:			; <UNDEFINED> instruction: 0xf000696a
   106b0:	stccs	0, cr8, [r3], {155}	; 0x9b
   106b4:	addhi	pc, pc, r0
   106b8:	rsbsle	r2, fp, r1, lsl #24
   106bc:	sbcsle	r2, ip, r0, lsl #20
   106c0:	bicsle	r2, r4, r0, lsl #24
   106c4:	stccs	7, cr14, [r2], {199}	; 0xc7
   106c8:	stccs	0, cr13, [r3], {125}	; 0x7d
   106cc:	adchi	pc, r9, r0
   106d0:	bicle	r2, sl, r1, lsl #24
   106d4:	stmdage	r1, {r0, r1, r9, fp, sp, pc}
   106d8:			; <UNDEFINED> instruction: 0xf7ff2100
   106dc:	blls	10fc10 <error@@Base+0xfea34>
   106e0:			; <UNDEFINED> instruction: 0xf0402b00
   106e4:	ldmib	r5, {r1, r4, r5, r7, pc}^
   106e8:	andsvs	r3, r8, r4, lsl #4
   106ec:			; <UNDEFINED> instruction: 0xd1be2a00
   106f0:	stccs	7, cr14, [r2], {194}	; 0xc2
   106f4:			; <UNDEFINED> instruction: 0xf000696a
   106f8:	stccs	0, cr8, [r3], {141}	; 0x8d
   106fc:	stccs	0, cr13, [r1], {122}	; 0x7a
   10700:	stmdbvs	fp!, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
   10704:			; <UNDEFINED> instruction: 0xf1b86819
   10708:			; <UNDEFINED> instruction: 0xf0000f00
   1070c:			; <UNDEFINED> instruction: 0xf1b18096
   10710:	svclt	0x00180801
   10714:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10718:	andhi	pc, r0, r3, asr #17
   1071c:	adcle	r2, fp, r0, lsl #20
   10720:	andcs	r9, r2, r1, lsl #18
   10724:			; <UNDEFINED> instruction: 0xe7a74790
   10728:	bcs	2e778 <error@@Base+0x1d59c>
   1072c:	svcge	0x0058f43f
   10730:	blcs	14a538 <error@@Base+0x13935c>
   10734:	stmdbvs	fp!, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   10738:	stmibvs	r8!, {r2, r8, fp, sp, pc}^
   1073c:	movwls	r6, #18459	; 0x481b
   10740:	stc2l	0, cr15, [ip, #-0]
   10744:	blcs	14a5d8 <error@@Base+0x1393fc>
   10748:	svcge	0x005ff47f
   1074c:	stmdbge	r4, {r0, r1, r3, r5, r8, fp, sp, lr}
   10750:	ldmdavs	fp, {r3, r5, r6, r7, r8, fp, sp, lr}
   10754:			; <UNDEFINED> instruction: 0xf0009304
   10758:	ldrb	pc, [r6, -r1, asr #26]	; <UNPREDICTABLE>
   1075c:			; <UNDEFINED> instruction: 0xf0022000
   10760:	stmiavs	fp!, {r0, r1, r8, fp, ip, sp, lr, pc}
   10764:	strmi	lr, [r1], -r9, ror #14
   10768:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   1076c:	ldc2	0, cr15, [r6, #-0]
   10770:	stmdavs	r9!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}^
   10774:			; <UNDEFINED> instruction: 0xf7ff7828
   10778:	stmdbge	r4, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   1077c:	ldmdami	ip!, {r0, r1, r9, sl, lr}
   10780:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
   10784:	stc2	0, cr15, [sl, #-0]
   10788:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   1078c:			; <UNDEFINED> instruction: 0xf7ff7800
   10790:	stmdbge	r4, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   10794:	ldmdami	r7!, {r0, r1, r9, sl, lr}
   10798:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
   1079c:	ldc2	0, cr15, [lr, #-0]
   107a0:	stmdbvs	fp!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
   107a4:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
   107a8:			; <UNDEFINED> instruction: 0xf8553306
   107ac:			; <UNDEFINED> instruction: 0xf0000023
   107b0:			; <UNDEFINED> instruction: 0xe76cfd15
   107b4:	stmdavs	fp, {r0, r3, r5, r8, fp, sp, lr}
   107b8:			; <UNDEFINED> instruction: 0xf383fab3
   107bc:	andvs	r0, fp, fp, asr r9
   107c0:			; <UNDEFINED> instruction: 0xd1ad2a00
   107c4:	ldmib	r5, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   107c8:	stmdbvs	sl!, {r0, r1, r8, r9, ip}^
   107cc:	bcs	28838 <error@@Base+0x1765c>
   107d0:	svcge	0x004df47f
   107d4:	ldmib	r5, {r4, r6, r8, r9, sl, sp, lr, pc}^
   107d8:	blx	fecdcbec <error@@Base+0xfeccba10>
   107dc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   107e0:	bcs	28814 <error@@Base+0x17638>
   107e4:			; <UNDEFINED> instruction: 0xe747d19c
   107e8:	movwne	lr, #14805	; 0x39d5
   107ec:	bcs	28858 <error@@Base+0x1767c>
   107f0:			; <UNDEFINED> instruction: 0xe741d196
   107f4:	movwne	lr, #14805	; 0x39d5
   107f8:	svceq	0x0000f1b8
   107fc:			; <UNDEFINED> instruction: 0xf1b1d021
   10800:	svclt	0x00180801
   10804:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10808:	andhi	pc, r0, r3, asr #17
   1080c:			; <UNDEFINED> instruction: 0xf47f2a00
   10810:	ldr	sl, [r1, -lr, lsr #30]!
   10814:	movwne	lr, #14805	; 0x39d5
   10818:	bcs	28884 <error@@Base+0x176a8>
   1081c:	svcge	0x0027f47f
   10820:	ldmdami	r5, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
   10824:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   10828:	ldc2l	0, cr15, [r8], {0}
   1082c:	ldmdami	r3, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   10830:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   10834:	ldc2l	0, cr15, [r2], {0}
   10838:	stmdbcs	r2, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   1083c:	pkhbtmi	fp, r0, r8, lsl #30
   10840:	stmdbcs	r2, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   10844:	pkhbtmi	fp, r0, r8, lsl #30
   10848:	stmdbvs	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1084c:			; <UNDEFINED> instruction: 0xf47f2a00
   10850:	ldr	sl, [r1, -lr, lsl #30]
   10854:	bl	ff84e820 <error@@Base+0xff83d644>
   10858:	andeq	sl, r1, r2, ror #13
   1085c:	muleq	r0, ip, r1
   10860:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   10864:	andeq	sl, r1, r6, lsl #13
   10868:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1086c:	andeq	r8, r0, r2, ror #29
   10870:	strdeq	r8, [r0], -r6
   10874:	andeq	r8, r0, r2, asr #29
   10878:	muleq	r0, sl, lr
   1087c:	andeq	r8, r0, r2, ror #28
   10880:	mvnsmi	lr, sp, lsr #18
   10884:	bmi	d622cc <error@@Base+0xd510f0>
   10888:	blmi	d7caa0 <error@@Base+0xd6b8c4>
   1088c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   10890:	strmi	r6, [ip], -r0, lsl #16
   10894:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10898:			; <UNDEFINED> instruction: 0xf04f9303
   1089c:			; <UNDEFINED> instruction: 0xf7f10300
   108a0:	stmdavc	r6, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   108a4:	ldreq	pc, [r0, #-422]!	; 0xfffffe5a
   108a8:	blcs	27d45c <error@@Base+0x26c280>
   108ac:	strcs	fp, [r0], #-3998	; 0xfffff062
   108b0:	stceq	0, cr15, [sl], {79}	; 0x4f
   108b4:	ldmdale	r8!, {r0, r1, r5, r9, sl, lr}
   108b8:	svcvs	0x0001f810
   108bc:	blx	32214a <error@@Base+0x310f6e>
   108c0:			; <UNDEFINED> instruction: 0xf1a65303
   108c4:	strcc	r0, [r1], #-1328	; 0xfffffad0
   108c8:	bcs	27d478 <error@@Base+0x26c29c>
   108cc:			; <UNDEFINED> instruction: 0x2c06d9f4
   108d0:			; <UNDEFINED> instruction: 0xf64cbfc4
   108d4:			; <UNDEFINED> instruction: 0xf6cc42cd
   108d8:	lfmle	f4, 4, [sl, #-816]	; 0xfffffcd0
   108dc:	movwmi	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
   108e0:			; <UNDEFINED> instruction: 0xf1012906
   108e4:	b	13dd0e8 <error@@Base+0x13cbf0c>
   108e8:	ldclle	3, cr0, [r7], #844	; 0x34c
   108ec:			; <UNDEFINED> instruction: 0xf1b86038
   108f0:	andle	r0, r2, r0, lsl #30
   108f4:			; <UNDEFINED> instruction: 0xf8c82200
   108f8:	ldmdbmi	sl, {sp}
   108fc:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
   10900:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   10904:	subsmi	r9, r1, r3, lsl #20
   10908:	ldrmi	sp, [r8], -r5, lsr #2
   1090c:	pop	{r2, ip, sp, pc}
   10910:			; <UNDEFINED> instruction: 0xf10181f0
   10914:	svclt	0x00180102
   10918:	rscle	r2, r7, sl, lsl #8
   1091c:			; <UNDEFINED> instruction: 0xf1012905
   10920:	blx	110d2e <error@@Base+0xffb52>
   10924:	ldmible	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   10928:			; <UNDEFINED> instruction: 0xf1b8e7e0
   1092c:	andle	r0, r5, r0, lsl #30
   10930:			; <UNDEFINED> instruction: 0xf04f2201
   10934:			; <UNDEFINED> instruction: 0xf8c833ff
   10938:	ldrb	r2, [lr, r0]
   1093c:	mvnscc	pc, #79	; 0x4f
   10940:	sbcsle	r2, sl, r0, lsl #24
   10944:	strbtmi	r4, [r9], -r8, lsl #16
   10948:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   1094c:	mcrr2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
   10950:	mvnscc	pc, #79	; 0x4f
   10954:			; <UNDEFINED> instruction: 0xf7f1e7d1
   10958:	svclt	0x0000eb60
   1095c:	andeq	sl, r1, r6, lsl #8
   10960:	muleq	r0, ip, r1
   10964:	muleq	r1, r6, r3
   10968:	andeq	r8, r0, lr, asr #24
   1096c:	stmdbmi	r7, {r1, r2, r9, fp, lr}
   10970:	blmi	1e1b60 <error@@Base+0x1d0984>
   10974:	ldmpl	r2, {r0, r4, r6, fp, ip, lr}^
   10978:	ldmdavs	r0, {r0, r1, r3, fp, sp, lr}
   1097c:	stmdacs	r0, {r0, r1, r3, r4, r8, ip, sp, pc}
   10980:	andcs	fp, r1, ip, lsl #30
   10984:	ldrbmi	r2, [r0, -r2]!
   10988:	andeq	sl, r1, r4, lsr #6
   1098c:	andeq	r0, r0, ip, asr #3
   10990:	andeq	r0, r0, r0, lsr r2
   10994:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
   10998:			; <UNDEFINED> instruction: 0xf7f94478
   1099c:			; <UNDEFINED> instruction: 0x4604f855
   109a0:			; <UNDEFINED> instruction: 0xf892f7f9
   109a4:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
   109a8:	andsle	r2, r3, r1, lsr fp
   109ac:	ldrbtmi	r4, [ip], #-3086	; 0xfffff3f2
   109b0:	cmnlt	r3, r3, lsr #16
   109b4:	tstcs	r0, r3, lsr #18
   109b8:	tstlt	fp, r8, lsl #12
   109bc:	andsvs	r6, sl, r2, ror #17
   109c0:	ldreq	r6, [fp, #2211]	; 0x8a3
   109c4:	stmdbvs	r3!, {r0, r8, sl, ip, lr, pc}^
   109c8:			; <UNDEFINED> instruction: 0xf8144798
   109cc:	blcs	20664 <error@@Base+0xf488>
   109d0:	ldfltd	f5, [r0, #-960]	; 0xfffffc40
   109d4:	blcs	2eb68 <error@@Base+0x1d98c>
   109d8:	blmi	145180 <error@@Base+0x133fa4>
   109dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   109e0:			; <UNDEFINED> instruction: 0xe7e3601a
   109e4:	andeq	r4, r0, r4, ror r7
   109e8:	strdeq	fp, [r1], -lr
   109ec:	andeq	pc, r1, sl, asr r5	; <UNPREDICTABLE>
   109f0:	ldrlt	r4, [r0], #-2829	; 0xfffff4f3
   109f4:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   109f8:	ands	fp, r0, r2, asr #18
   109fc:			; <UNDEFINED> instruction: 0x0792689a
   10a00:	addmi	sp, r1, #4194304	; 0x400000
   10a04:			; <UNDEFINED> instruction: 0xf813d007
   10a08:	cmplt	r2, r4, lsr #30
   10a0c:			; <UNDEFINED> instruction: 0xf1a24282
   10a10:	ldrmi	r0, [ip], -r0, lsr #2
   10a14:			; <UNDEFINED> instruction: 0x4620d1f2
   10a18:	blmi	14eb94 <error@@Base+0x13d9b8>
   10a1c:			; <UNDEFINED> instruction: 0x46144770
   10a20:			; <UNDEFINED> instruction: 0xf85d4620
   10a24:	ldrbmi	r4, [r0, -r4, lsl #22]!
   10a28:			; <UNDEFINED> instruction: 0x0001bab8
   10a2c:	svcmi	0x00f0e92d
   10a30:	cdpmi	0, 3, cr11, cr11, cr7, {4}
   10a34:	andne	lr, r3, sp, asr #19
   10a38:			; <UNDEFINED> instruction: 0xf8d0447e
   10a3c:	andls	fp, r5, #0
   10a40:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
   10a44:	strcs	sp, [r0, #-99]	; 0xffffff9d
   10a48:	strtmi	r9, [r8], r1, lsl #10
   10a4c:	strls	r4, [r2, #-1579]	; 0xfffff9d5
   10a50:	orrslt	r6, r4, #116, 16	; 0x740000
   10a54:			; <UNDEFINED> instruction: 0xf04f469a
   10a58:	stmdavs	r1!, {r8, fp}
   10a5c:	ldrbmi	r4, [r8], -sl, asr #12
   10a60:	mcr2	7, 3, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   10a64:	stcle	14, cr1, [r1, #-28]!	; 0xffffffe4
   10a68:	andcs	pc, r7, fp, lsl r8	; <UNPREDICTABLE>
   10a6c:	nopeq	{34}	; 0x22
   10a70:	blcs	65f77c <error@@Base+0x64e5a0>
   10a74:	bcs	b86ee4 <error@@Base+0xb75d08>
   10a78:	movweq	pc, #4229	; 0x1085	; <UNPREDICTABLE>
   10a7c:	ldrbmi	sp, [r7, #-22]	; 0xffffffea
   10a80:	movwcs	fp, #3860	; 0xf14
   10a84:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10a88:	teqle	r3, r0, lsl #22
   10a8c:	cfstr32le	mvfx4, [sl, #-348]	; 0xfffffea4
   10a90:	ldrmi	r6, [r8], r0, lsr #16
   10a94:	bl	114ea60 <error@@Base+0x113d884>
   10a98:	stmib	sp, {r1, r3, r4, r5, r7, r9, sl, lr}^
   10a9c:	blne	ff1622a8 <error@@Base+0xff1510cc>
   10aa0:			; <UNDEFINED> instruction: 0xf585fab5
   10aa4:	ldmvs	r3!, {r0, r2, r3, r5, r6, r8, fp}
   10aa8:	strle	r0, [r2, #-1947]	; 0xfffff865
   10aac:	svceq	0x0000f1b9
   10ab0:	stmdavs	r4!, {r0, r2, r3, r4, ip, lr, pc}^
   10ab4:	bicle	r2, lr, r0, lsl #24
   10ab8:			; <UNDEFINED> instruction: 0xf8164653
   10abc:	bcs	1c754 <error@@Base+0xb578>
   10ac0:			; <UNDEFINED> instruction: 0xf8ddd1c6
   10ac4:			; <UNDEFINED> instruction: 0xf1b89008
   10ac8:	tstle	r7, r0, lsl #30
   10acc:	ldrbmi	r9, [fp], #-2564	; 0xfffff5fc
   10ad0:	blls	e8b24 <error@@Base+0xd7948>
   10ad4:	blls	7cfc8 <error@@Base+0x6bdec>
   10ad8:	ldmdavs	fp, {r0, r1, r3, r8, ip, sp, pc}
   10adc:	blls	f56e8 <error@@Base+0xe450c>
   10ae0:	blls	62350 <error@@Base+0x51174>
   10ae4:			; <UNDEFINED> instruction: 0x46486013
   10ae8:	pop	{r0, r1, r2, ip, sp, pc}
   10aec:			; <UNDEFINED> instruction: 0xf04f8ff0
   10af0:	ldr	r0, [r2, r1, lsl #18]!
   10af4:			; <UNDEFINED> instruction: 0xf04f2500
   10af8:	ldrb	r0, [r4, r1, lsl #16]
   10afc:	cmplt	r9, r5, lsl #18
   10b00:	movwcs	r4, #5777	; 0x1691
   10b04:	andvs	r4, fp, r8, asr #12
   10b08:	pop	{r0, r1, r2, ip, sp, pc}
   10b0c:	blls	f4ad4 <error@@Base+0xe38f8>
   10b10:	pkhbtmi	fp, r9, r3, lsl #2
   10b14:	strb	r9, [r2, r1, lsl #2]!
   10b18:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10b1c:	svclt	0x0000e7e3
   10b20:	andeq	fp, r1, r4, ror sl
   10b24:	andeq	r0, r0, r0
   10b28:	strdlt	fp, [fp], r0	; <UNPREDICTABLE>
   10b2c:	andls	r4, r4, #56320	; 0xdc00
   10b30:	movwls	r4, #5243	; 0x147b
   10b34:	bmi	de3814 <error@@Base+0xdd2638>
   10b38:	movwls	r4, #21627	; 0x547b
   10b3c:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
   10b40:	smlabteq	r2, sp, r9, lr
   10b44:	movwls	r4, #25723	; 0x647b
   10b48:	ldmpl	r3, {r2, r4, r5, r8, r9, fp, lr}^
   10b4c:			; <UNDEFINED> instruction: 0x9329681b
   10b50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10b54:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   10b58:	ands	r9, r8, r0, lsl #6
   10b5c:			; <UNDEFINED> instruction: 0xf8d29a06
   10b60:	ldrtmi	r3, [r3], #-392	; 0xfffffe78
   10b64:	orrcc	pc, r8, r2, asr #17
   10b68:	vstrle	d18, [r8, #-80]	; 0xffffffb0
   10b6c:			; <UNDEFINED> instruction: 0xf7f14630
   10b70:	blmi	b503a4 <error@@Base+0xb3f1c8>
   10b74:	stmdbls	r0, {r9, sp}
   10b78:	stmiapl	fp, {r2, r4, r7, r9, lr}^
   10b7c:	ble	ce8bec <error@@Base+0xcd7a10>
   10b80:	b	ff9ceb4c <error@@Base+0xff9bd970>
   10b84:	blcs	2eab98 <error@@Base+0x2d99bc>
   10b88:	blcs	1407f0 <error@@Base+0x12f614>
   10b8c:	stmdals	r1, {r0, r3, r4, r5, r8, ip, lr, pc}
   10b90:	b	ceb5c <error@@Base+0xbd980>
   10b94:			; <UNDEFINED> instruction: 0xf000b9b8
   10b98:	blmi	8cef6c <error@@Base+0x8bdd90>
   10b9c:	strcs	r9, [r1], -r0, lsl #30
   10ba0:	andne	lr, r3, #3620864	; 0x374000
   10ba4:	ldmpl	sp!, {r1, fp, ip, pc}^
   10ba8:			; <UNDEFINED> instruction: 0xf7f1602e
   10bac:	blmi	7cb35c <error@@Base+0x7ba180>
   10bb0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   10bb4:	blcs	223cc <error@@Base+0x111f0>
   10bb8:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   10bbc:	bls	184efc <error@@Base+0x173d20>
   10bc0:	orrcc	pc, r8, r2, asr #17
   10bc4:	bls	4ab20 <error@@Base+0x39944>
   10bc8:	blmi	5baff4 <error@@Base+0x5a9e18>
   10bcc:	tstls	r7, r0, lsl #10
   10bd0:			; <UNDEFINED> instruction: 0xf06f4608
   10bd4:	ldmpl	r3, {r0, sl}^
   10bd8:			; <UNDEFINED> instruction: 0xf7f1601d
   10bdc:	stmdbls	r7, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   10be0:	andcs	r4, r2, sl, lsr #12
   10be4:	ldmib	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10be8:	blmi	323430 <error@@Base+0x312254>
   10bec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10bf0:	blls	a6ac60 <error@@Base+0xa59a84>
   10bf4:	qaddle	r4, sl, r7
   10bf8:	eorlt	r4, fp, r0, lsr #12
   10bfc:	strdvs	fp, [r8], -r0	; <UNPREDICTABLE>
   10c00:			; <UNDEFINED> instruction: 0xf04fe7f2
   10c04:			; <UNDEFINED> instruction: 0xe7ef34ff
   10c08:	b	1cebd4 <error@@Base+0x1bd9f8>
   10c0c:	andeq	pc, r1, ip, lsl #8
   10c10:	andeq	pc, r1, r4, lsl #8
   10c14:	andeq	sl, r1, r6, asr r1
   10c18:	strdeq	pc, [r1], -r8
   10c1c:	muleq	r0, ip, r1
   10c20:	andeq	sl, r1, lr, lsr r1
   10c24:	strdeq	r0, [r0], -r8
   10c28:	andeq	r0, r0, r0, ror #4
   10c2c:	andeq	sl, r1, r8, lsr #1
   10c30:	tstcs	r1, r2, lsl #16
   10c34:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   10c38:	b	ff84ec04 <error@@Base+0xff83da28>
   10c3c:	andeq	pc, r1, r6, lsl #6
   10c40:	blmi	3a347c <error@@Base+0x3922a0>
   10c44:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   10c48:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   10c4c:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   10c50:			; <UNDEFINED> instruction: 0xf04f9301
   10c54:			; <UNDEFINED> instruction: 0xf7f10300
   10c58:	bmi	28b380 <error@@Base+0x27a1a4>
   10c5c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   10c60:	ldmpl	r3, {fp, ip, pc}^
   10c64:	blls	6acd4 <error@@Base+0x59af8>
   10c68:	qaddle	r4, sl, r2
   10c6c:			; <UNDEFINED> instruction: 0xf85db003
   10c70:			; <UNDEFINED> instruction: 0xf7f1fb04
   10c74:	svclt	0x0000e9d2
   10c78:	andeq	sl, r1, r0, asr r0
   10c7c:	muleq	r0, ip, r1
   10c80:	andeq	sl, r1, r6, lsr r0
   10c84:	addlt	fp, r4, r0, ror r5
   10c88:			; <UNDEFINED> instruction: 0xf7f14605
   10c8c:	stmdavs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
   10c90:	b	5cec5c <error@@Base+0x5bda80>
   10c94:	strtmi	r4, [r8], -r6, lsl #12
   10c98:	b	10cec64 <error@@Base+0x10bda88>
   10c9c:	ldrtmi	r4, [r0], -r4, lsl #12
   10ca0:	b	fcec6c <error@@Base+0xfbda90>
   10ca4:	strmi	r2, [r4], #-257	; 0xfffffeff
   10ca8:	strtmi	r3, [r0], -r3, lsl #8
   10cac:	stc2	7, cr15, [r4, #964]!	; 0x3c4
   10cb0:	strtmi	r4, [r1], -r7, lsl #20
   10cb4:	mvnscc	pc, #79	; 0x4f
   10cb8:			; <UNDEFINED> instruction: 0x9602447a
   10cbc:	andcs	r9, r1, #0, 4
   10cc0:	strmi	r9, [r4], -r1, lsl #10
   10cc4:	b	fff4ec90 <error@@Base+0xfff3dab4>
   10cc8:	andlt	r4, r4, r0, lsr #12
   10ccc:	svclt	0x0000bd70
   10cd0:	andeq	r9, r0, ip, asr #14
   10cd4:			; <UNDEFINED> instruction: 0x461cb510
   10cd8:	blhi	cc194 <error@@Base+0xbafb8>
   10cdc:	andls	fp, r1, #130	; 0x82
   10ce0:			; <UNDEFINED> instruction: 0xf870f004
   10ce4:	blvc	34c368 <error@@Base+0x33b18c>
   10ce8:	bleq	64bdf4 <error@@Base+0x63ac18>
   10cec:	strtmi	r9, [r1], -r1, lsl #16
   10cf0:	blhi	20c598 <error@@Base+0x1fb3bc>
   10cf4:			; <UNDEFINED> instruction: 0xf866f004
   10cf8:	blvc	4c7d8 <error@@Base+0x3b5fc>
   10cfc:	bleq	5cbe08 <error@@Base+0x5bac2c>
   10d00:	blvs	1cc728 <error@@Base+0x1bb54c>
   10d04:	blvc	20c5e4 <error@@Base+0x1fb408>
   10d08:	bleq	60be54 <error@@Base+0x5fac78>
   10d0c:			; <UNDEFINED> instruction: 0xf8f6f004
   10d10:	ldc	0, cr11, [sp], #8
   10d14:	vldrlt	d8, [r0, #-8]
   10d18:	andeq	r0, r0, r0
   10d1c:	subsmi	r0, r9, r0
   10d20:	vqrshl.s8	d27, d24, d8
   10d24:	vorr.i32	d21, #6225920	; 0x005f0000
   10d28:	ldrbne	r1, [ip, fp, ror #11]
   10d2c:	movwpl	pc, #15237	; 0x3b85	; <UNPREDICTABLE>
   10d30:	ldrvc	pc, [r0, #-578]	; 0xfffffdbe
   10d34:	cmnne	r3, #196, 22	; 0x31000
   10d38:	strcc	pc, [r2, #-2821]	; 0xfffff4fb
   10d3c:			; <UNDEFINED> instruction: 0xf004b1b5
   10d40:	cdp	8, 0, cr15, cr7, cr1, {2}
   10d44:	vldr	s10, [pc, #576]	; 10f8c <pclose@plt+0xeca8>
   10d48:	vmov.f64	d4, #140	; 0xc0600000 -3.5
   10d4c:	mcrr	11, 14, r7, r1, cr7
   10d50:	vmov.32	d6[1], r0
   10d54:	vmov.f64	d7, #103	; 0x3f380000  0.7187500
   10d58:	vdiv.f64	d6, d7, d0
   10d5c:	vadd.f64	d5, d5, d4
   10d60:	mrrc	11, 0, r7, r1, cr6
   10d64:			; <UNDEFINED> instruction: 0xf0040b17
   10d68:	ldclt	8, cr15, [r8, #-804]!	; 0xfffffcdc
   10d6c:	strmi	r2, [r1], -r0
   10d70:	svclt	0x0000bd38
   10d74:	andhi	pc, r0, pc, lsr #7
   10d78:	andeq	r0, r0, r0
   10d7c:	smlawbmi	lr, r0, r4, r8
   10d80:	blmi	3fe268 <error@@Base+0x3ed08c>
   10d84:	ldrbtmi	r4, [fp], #-2319	; 0xfffff6f1
   10d88:	ldrbtmi	r4, [r9], #-3343	; 0xfffff2f1
   10d8c:	ldrbtmi	r6, [sp], #-2076	; 0xfffff7e4
   10d90:	andsle	r1, r4, r4, ror #20
   10d94:	strtmi	r4, [r2], -sp, lsl #22
   10d98:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   10d9c:	svclt	0x00142b00
   10da0:	andcs	r2, r2, r1
   10da4:	b	24ed70 <error@@Base+0x23db94>
   10da8:	andle	r4, r3, r0, lsr #5
   10dac:	andcs	r4, r1, #8, 22	; 0x2000
   10db0:	andsvs	r5, sl, fp, ror #17
   10db4:	bmi	2239d8 <error@@Base+0x2127fc>
   10db8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   10dbc:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
   10dc0:	andeq	fp, r1, r2, asr #31
   10dc4:	andeq	pc, r1, lr, lsr r3	; <UNPREDICTABLE>
   10dc8:	andeq	r9, r1, r6, lsl #30
   10dcc:	andeq	r0, r0, r0, asr #3
   10dd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   10dd4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   10dd8:	andeq	pc, r1, lr, lsl #6
   10ddc:	addlt	fp, r2, r0, ror r5
   10de0:			; <UNDEFINED> instruction: 0x46044d12
   10de4:	ldrbtmi	r4, [sp], #-2834	; 0xfffff4ee
   10de8:	stmiapl	fp!, {r0, ip, pc}^
   10dec:	stmiblt	r2!, {r1, r3, r4, fp, sp, lr}
   10df0:	blmi	464638 <error@@Base+0x45345c>
   10df4:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   10df8:	vtst.8	d6, d3, d18
   10dfc:	addsmi	r3, sl, #-67108861	; 0xfc000003
   10e00:	stmdbmi	lr, {r4, r9, ip, lr, pc}
   10e04:	blmi	397f64 <error@@Base+0x386d88>
   10e08:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   10e0c:	andcs	r7, r0, #20
   10e10:	stmiapl	fp!, {r1, r2, r3, sp, lr}^
   10e14:	andlt	r6, r2, sl, lsl r0
   10e18:	andcs	fp, r0, #112, 26	; 0x1c00
   10e1c:			; <UNDEFINED> instruction: 0xf7f2601a
   10e20:			; <UNDEFINED> instruction: 0xe7e5fef5
   10e24:			; <UNDEFINED> instruction: 0xffacf7ff
   10e28:			; <UNDEFINED> instruction: 0xe7ea6832
   10e2c:	andeq	r9, r1, lr, lsr #29
   10e30:			; <UNDEFINED> instruction: 0x000002bc
   10e34:	andeq	fp, r1, r4, asr pc
   10e38:	ldrdeq	pc, [r1], -r2
   10e3c:	andeq	fp, r1, lr, lsr pc
   10e40:	andeq	r0, r0, ip, asr r3
   10e44:	bmi	7e32c4 <error@@Base+0x7d20e8>
   10e48:	blmi	7e2034 <error@@Base+0x7d0e58>
   10e4c:	strdlt	fp, [r3], r0
   10e50:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   10e54:	andls	r6, r1, #1179648	; 0x120000
   10e58:	andeq	pc, r0, #79	; 0x4f
   10e5c:	ldmpl	sl, {r0, r1, r3, r4, r9, fp, lr}
   10e60:			; <UNDEFINED> instruction: 0xf0156815
   10e64:			; <UNDEFINED> instruction: 0xd1240503
   10e68:			; <UNDEFINED> instruction: 0x466f4a19
   10e6c:	mlasvs	r5, lr, r8, r5
   10e70:	strtmi	lr, [r0], -r3
   10e74:			; <UNDEFINED> instruction: 0xffb2f7ff
   10e78:	ldrtmi	r3, [r9], -r1, lsl #10
   10e7c:			; <UNDEFINED> instruction: 0xf7fd4628
   10e80:	strmi	pc, [r4], -fp, asr #17
   10e84:	stmdals	r0, {r3, r6, r8, ip, sp, pc}
   10e88:	mrc2	7, 7, pc, cr12, cr2, {7}
   10e8c:			; <UNDEFINED> instruction: 0x2c089b00
   10e90:	mvnle	r6, r3, lsr r0
   10e94:			; <UNDEFINED> instruction: 0xff56f7f2
   10e98:			; <UNDEFINED> instruction: 0xf7f2e7ee
   10e9c:	bmi	390838 <error@@Base+0x37f65c>
   10ea0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10ea4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10ea8:	subsmi	r9, sl, r1, lsl #22
   10eac:	andlt	sp, r3, r6, lsl #2
   10eb0:	bmi	280678 <error@@Base+0x26f49c>
   10eb4:	ldmpl	fp, {r0, r8, sp}
   10eb8:			; <UNDEFINED> instruction: 0xe7f06019
   10ebc:	stmia	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ec0:	andeq	r9, r1, ip, asr #28
   10ec4:	muleq	r0, ip, r1
   10ec8:	andeq	r9, r1, r2, asr #28
   10ecc:			; <UNDEFINED> instruction: 0x000001bc
   10ed0:	andeq	r0, r0, r4, asr #6
   10ed4:	strdeq	r9, [r1], -r2
   10ed8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   10edc:			; <UNDEFINED> instruction: 0x4604b510
   10ee0:			; <UNDEFINED> instruction: 0xb1287800
   10ee4:			; <UNDEFINED> instruction: 0xff7af7ff
   10ee8:	svceq	0x0001f814
   10eec:	mvnsle	r2, r0, lsl #16
   10ef0:	svclt	0x0000bd10
   10ef4:	ldrbmi	lr, [r0, sp, lsr #18]!
   10ef8:	strmi	r1, [pc], -fp, asr #15
   10efc:	ldrmi	r4, [r1], r3, lsr #18
   10f00:	ldrbtmi	r4, [r9], #-2595	; 0xfffff5dd
   10f04:	b	fe0fd12c <error@@Base+0xfe0ebf50>
   10f08:			; <UNDEFINED> instruction: 0xf10d0400
   10f0c:	stmpl	sl, {r1, r3, r4, fp}
   10f10:	streq	lr, [r7, #-2691]	; 0xfffff57d
   10f14:	strmi	r1, [r6], -r4, ror #21
   10f18:	andls	r6, r7, #1179648	; 0x120000
   10f1c:	andeq	pc, r0, #79	; 0x4f
   10f20:	streq	lr, [r3, #-2917]	; 0xfffff49b
   10f24:			; <UNDEFINED> instruction: 0xf88d2300
   10f28:			; <UNDEFINED> instruction: 0x4620301a
   10f2c:	andcs	r4, sl, #42991616	; 0x2900000
   10f30:			; <UNDEFINED> instruction: 0xf0032300
   10f34:			; <UNDEFINED> instruction: 0x46c2ff75
   10f38:	strtmi	r4, [r9], -r0, lsr #12
   10f3c:			; <UNDEFINED> instruction: 0xf1022300
   10f40:	andcs	r0, sl, #48, 8	; 0x30000000
   10f44:	stcmi	8, cr15, [r1, #-32]	; 0xffffffe0
   10f48:			; <UNDEFINED> instruction: 0xff6af003
   10f4c:	strmi	r4, [sp], -r4, lsl #12
   10f50:	movweq	lr, #23124	; 0x5a54
   10f54:	mvfcsdz	f5, #1.0
   10f58:			; <UNDEFINED> instruction: 0xf1774648
   10f5c:	svclt	0x00be0300
   10f60:			; <UNDEFINED> instruction: 0xf808232d
   10f64:			; <UNDEFINED> instruction: 0xf1aa3c01
   10f68:	strbmi	r0, [r1], -r2, lsl #16
   10f6c:	stm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f70:	blmi	1e3798 <error@@Base+0x1d25bc>
   10f74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10f78:	blls	1eafe8 <error@@Base+0x1d9e0c>
   10f7c:	qaddle	r4, sl, r2
   10f80:	pop	{r3, ip, sp, pc}
   10f84:			; <UNDEFINED> instruction: 0xf7f187f0
   10f88:	svclt	0x0000e848
   10f8c:	muleq	r1, r2, sp
   10f90:	muleq	r0, ip, r1
   10f94:	andeq	r9, r1, r0, lsr #26
   10f98:	svclt	0x00acf7ff
   10f9c:	rscvc	lr, r0, #128, 20	; 0x80000
   10fa0:	ldrblt	r4, [r0, #2845]!	; 0xb1d
   10fa4:	rscvc	lr, r0, #165888	; 0x28800
   10fa8:	strmi	r4, [r8], -r6, lsl #13
   10fac:	addlt	r4, r7, fp, lsl r9
   10fb0:	strbmi	pc, [sp], ip, asr #12	; <UNPREDICTABLE>
   10fb4:	ldrbtmi	sl, [r9], #-3332	; 0xfffff2fc
   10fb8:	strbmi	pc, [ip], ip, asr #13	; <UNPREDICTABLE>
   10fbc:	stmiapl	fp, {r1, r3, r8, r9, sl, sp}^
   10fc0:	movwls	r6, #22555	; 0x581b
   10fc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10fc8:			; <UNDEFINED> instruction: 0xf88d2300
   10fcc:	blx	fe99d016 <error@@Base+0xfe98be3a>
   10fd0:	strtmi	r1, [ip], r2, lsl #6
   10fd4:	blx	1d334a <error@@Base+0x1c216e>
   10fd8:			; <UNDEFINED> instruction: 0x461a2413
   10fdc:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
   10fe0:	stccc	8, cr15, [r1, #-20]	; 0xffffffec
   10fe4:	mvnsle	r2, r0, lsl #20
   10fe8:	svceq	0x0000f1be
   10fec:			; <UNDEFINED> instruction: 0x232dbfbe
   10ff0:	stccc	8, cr15, [r1], {5}
   10ff4:	streq	pc, [r2, #-428]	; 0xfffffe54
   10ff8:			; <UNDEFINED> instruction: 0xf7f14629
   10ffc:	bmi	24b0fc <error@@Base+0x239f20>
   11000:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   11004:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11008:	subsmi	r9, sl, r5, lsl #22
   1100c:	andlt	sp, r7, r1, lsl #2
   11010:			; <UNDEFINED> instruction: 0xf7f1bdf0
   11014:	svclt	0x0000e802
   11018:	muleq	r0, ip, r1
   1101c:	ldrdeq	r9, [r1], -lr
   11020:	muleq	r1, r2, ip
   11024:	blmi	f23918 <error@@Base+0xf1273c>
   11028:	push	{r1, r3, r4, r5, r6, sl, lr}
   1102c:			; <UNDEFINED> instruction: 0x460443f0
   11030:	addlt	r7, r9, r0, lsl #16
   11034:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11038:			; <UNDEFINED> instruction: 0xf04f9307
   1103c:	stmdacs	r0, {r8, r9}
   11040:			; <UNDEFINED> instruction: 0xf10dd063
   11044:	strmi	r0, [pc], -r4, lsl #16
   11048:	and	r2, r5, r0, lsl #12
   1104c:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   11050:	strcc	r3, [r1], -r1, lsl #8
   11054:	movwlt	r7, #2080	; 0x820
   11058:	mvnsle	r2, r5, lsr #16
   1105c:	strcc	r7, [r2], #-2147	; 0xfffff79d
   11060:	eorsle	r2, ip, lr, ror #22
   11064:	blcs	987100 <error@@Base+0x975f24>
   11068:	blcs	1945148 <error@@Base+0x1933f6c>
   1106c:	ldmdavs	r8!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   11070:			; <UNDEFINED> instruction: 0xf7ff4641
   11074:			; <UNDEFINED> instruction: 0xf89dff93
   11078:	teqlt	r0, r4
   1107c:			; <UNDEFINED> instruction: 0xf7ff4645
   11080:			; <UNDEFINED> instruction: 0xf815fead
   11084:	stmdacs	r0, {r0, r8, r9, sl, fp}
   11088:			; <UNDEFINED> instruction: 0x4640d1f9
   1108c:			; <UNDEFINED> instruction: 0xf7f13708
   11090:	strmi	lr, [r6], #-2120	; 0xfffff7b8
   11094:	stmdacs	r0, {r5, fp, ip, sp, lr}
   11098:	bmi	845818 <error@@Base+0x83463c>
   1109c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   110a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   110a4:	subsmi	r9, sl, r7, lsl #22
   110a8:			; <UNDEFINED> instruction: 0x4630d131
   110ac:	pop	{r0, r3, ip, sp, pc}
   110b0:	blcs	1cf2078 <error@@Base+0x1ce0e9c>
   110b4:			; <UNDEFINED> instruction: 0xf857d1ce
   110b8:	stmdavc	r8!, {r3, r8, r9, fp, ip, lr}
   110bc:	sbcle	r2, r9, r0, lsl #16
   110c0:	bl	fe99e8cc <error@@Base+0xfe98d6f0>
   110c4:			; <UNDEFINED> instruction: 0xf7ff0905
   110c8:	bl	290af4 <error@@Base+0x27f918>
   110cc:			; <UNDEFINED> instruction: 0xf8150605
   110d0:	stmdacs	r0, {r0, r8, r9, sl, fp}
   110d4:			; <UNDEFINED> instruction: 0xe7bdd1f7
   110d8:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   110dc:	ldmib	r7, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   110e0:	strbmi	r0, [r2], -r0, lsl #2
   110e4:			; <UNDEFINED> instruction: 0xff06f7ff
   110e8:	muleq	r4, sp, r8
   110ec:	sbcle	r2, ip, r0, lsl #16
   110f0:			; <UNDEFINED> instruction: 0xf7ff4645
   110f4:			; <UNDEFINED> instruction: 0xf815fe73
   110f8:	stmdacs	r0, {r0, r8, r9, sl, fp}
   110fc:			; <UNDEFINED> instruction: 0x4640d1f9
   11100:			; <UNDEFINED> instruction: 0xf7f13708
   11104:	strmi	lr, [r6], #-2062	; 0xfffff7f2
   11108:	strmi	lr, [r6], -r4, asr #15
   1110c:			; <UNDEFINED> instruction: 0xf7f0e7c5
   11110:	svclt	0x0000ef84
   11114:	andeq	r9, r1, ip, ror #24
   11118:	muleq	r0, ip, r1
   1111c:	strdeq	r9, [r1], -r6
   11120:	ldmeq	r0!, {r0, r2, r3, r5, r8, fp, sp, lr, pc}^
   11124:			; <UNDEFINED> instruction: 0xf8174607
   11128:	andcs	r6, r0, r1, lsl #22
   1112c:			; <UNDEFINED> instruction: 0xf1a64684
   11130:	blcs	251df8 <error@@Base+0x240c1c>
   11134:	stmdane	r3, {r3, r4, fp, ip, lr, pc}
   11138:	andeq	lr, ip, #76, 22	; 0x13000
   1113c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   11140:	bl	10971b4 <error@@Base+0x1085fd8>
   11144:	ldmne	ip, {r2, r3, r9}^
   11148:	streq	lr, [r2, #-2882]	; 0xfffff4be
   1114c:	bleq	1cbda4 <error@@Base+0x1babc8>
   11150:	blvs	8f1b4 <error@@Base+0x7dfd8>
   11154:	stfeqd	f7, [r0], {69}	; 0x45
   11158:	ldrhteq	pc, [r0], -fp	; <UNPREDICTABLE>
   1115c:	eorseq	pc, r0, #-2147483607	; 0x80000029
   11160:	ldfccp	f7, [pc], #304	; 11298 <error@@Base+0xbc>
   11164:	stmible	r6!, {r0, r3, r9, fp, sp}^
   11168:	andvs	fp, pc, r1, lsl #2
   1116c:	pop	{r0, r5, r6, r9, sl, lr}
   11170:			; <UNDEFINED> instruction: 0x477008f0
   11174:			; <UNDEFINED> instruction: 0xf8124602
   11178:			; <UNDEFINED> instruction: 0xf1a33b01
   1117c:	stmdacs	r9, {r4, r5}
   11180:	ldrtlt	sp, [r0], #-2064	; 0xfffff7f0
   11184:	strcs	r2, [sl, #-0]
   11188:	andcc	pc, r0, r5, lsl #22
   1118c:	blcc	8f1dc <error@@Base+0x7e000>
   11190:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
   11194:			; <UNDEFINED> instruction: 0xf1a02c09
   11198:	ldmible	r5!, {r4, r5}^
   1119c:	andvs	fp, sl, r1, lsl #2
   111a0:			; <UNDEFINED> instruction: 0x4770bc30
   111a4:	mrslt	r2, (UNDEF: 9)
   111a8:	ldrbmi	r6, [r0, -sl]!
   111ac:	svclt	0x00004770
   111b0:			; <UNDEFINED> instruction: 0xf003b508
   111b4:			; <UNDEFINED> instruction: 0xf1b0fae5
   111b8:			; <UNDEFINED> instruction: 0xf1000220
   111bc:	svclt	0x00180302
   111c0:	blcs	3d99cc <error@@Base+0x3c87f0>
   111c4:	vrecps.f32	d27, d25, d14
   111c8:	blx	8515d4 <error@@Base+0x8403f8>
   111cc:	orrsmi	pc, sl, #201326592	; 0xc000000
   111d0:	vstrlt.16	s22, [r8, #-4]	; <UNPREDICTABLE>
   111d4:			; <UNDEFINED> instruction: 0x4008e8bd
   111d8:	svclt	0x000ef7f5

000111dc <error@@Base>:
   111dc:	push	{r4, r5, r6, r7, lr}
   111de:	mov	r4, r0
   111e0:	ldr	r5, [pc, #200]	; (112ac <error@@Base+0xd0>)
   111e2:	sub	sp, #12
   111e4:	ldr	r2, [pc, #200]	; (112b0 <error@@Base+0xd4>)
   111e6:	add	r5, pc
   111e8:	ldr	r3, [pc, #200]	; (112b4 <error@@Base+0xd8>)
   111ea:	ldr	r0, [r5, r2]
   111ec:	ldr	r2, [r0, #0]
   111ee:	adds	r2, #1
   111f0:	str	r2, [r0, #0]
   111f2:	ldr	r7, [r5, r3]
   111f4:	ldr	r6, [r7, #0]
   111f6:	cbz	r6, 11202 <error@@Base+0x26>
   111f8:	ldr	r3, [pc, #188]	; (112b8 <error@@Base+0xdc>)
   111fa:	ldr	r3, [r5, r3]
   111fc:	ldr	r6, [r3, #0]
   111fe:	cmp	r6, #0
   11200:	bne.n	11266 <error@@Base+0x8a>
   11202:	mov	r0, r4
   11204:	bl	11024 <pclose@plt+0xed40>
   11208:	ldr	r3, [r7, #0]
   1120a:	mov	r7, r0
   1120c:	cmp	r3, #0
   1120e:	beq.n	11294 <error@@Base+0xb8>
   11210:	ldr	r3, [pc, #164]	; (112b8 <error@@Base+0xdc>)
   11212:	ldr	r3, [r5, r3]
   11214:	ldr	r3, [r3, #0]
   11216:	cmp	r3, #0
   11218:	beq.n	11294 <error@@Base+0xb8>
   1121a:	ldr	r4, [pc, #160]	; (112bc <error@@Base+0xe0>)
   1121c:	add	r4, pc
   1121e:	ldrb	r0, [r4, #0]
   11220:	cbz	r0, 1122e <error@@Base+0x52>
   11222:	bl	10ddc <pclose@plt+0xeaf8>
   11226:	ldrb.w	r0, [r4, #1]!
   1122a:	cmp	r0, #0
   1122c:	bne.n	11222 <error@@Base+0x46>
   1122e:	bl	3b68 <pclose@plt+0x1884>
   11232:	ldr	r3, [pc, #140]	; (112c0 <error@@Base+0xe4>)
   11234:	add	r6, r7
   11236:	ldr	r3, [r5, r3]
   11238:	ldr	r3, [r3, #0]
   1123a:	adds	r3, #17
   1123c:	add	r6, r3
   1123e:	bl	111b0 <pclose@plt+0xeecc>
   11242:	bl	3994 <pclose@plt+0x16b0>
   11246:	bl	3a98 <pclose@plt+0x17b4>
   1124a:	ldr	r3, [pc, #120]	; (112c4 <error@@Base+0xe8>)
   1124c:	ldr	r3, [r5, r3]
   1124e:	ldr	r3, [r3, #0]
   11250:	cmp	r3, r6
   11252:	bgt.n	1125c <error@@Base+0x80>
   11254:	ldr	r3, [pc, #112]	; (112c8 <error@@Base+0xec>)
   11256:	movs	r2, #1
   11258:	ldr	r3, [r5, r3]
   1125a:	str	r2, [r3, #0]
   1125c:	add	sp, #12
   1125e:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   11262:	b.w	10d80 <pclose@plt+0xea9c>
   11266:	ldr	r3, [pc, #100]	; (112cc <error@@Base+0xf0>)
   11268:	ldr	r3, [r5, r3]
   1126a:	ldr	r3, [r3, #0]
   1126c:	cbz	r3, 112a0 <error@@Base+0xc4>
   1126e:	str	r1, [sp, #4]
   11270:	bl	3b68 <pclose@plt+0x1884>
   11274:	bl	3c0c <pclose@plt+0x1928>
   11278:	movs	r0, #8
   1127a:	bl	3ab8 <pclose@plt+0x17d4>
   1127e:	ldr	r3, [pc, #80]	; (112d0 <error@@Base+0xf4>)
   11280:	ldr	r1, [sp, #4]
   11282:	mov	r0, r4
   11284:	ldr	r3, [r5, r3]
   11286:	ldr	r6, [r3, #0]
   11288:	bl	11024 <pclose@plt+0xed40>
   1128c:	ldr	r3, [r7, #0]
   1128e:	mov	r7, r0
   11290:	cmp	r3, #0
   11292:	bne.n	11210 <error@@Base+0x34>
   11294:	movs	r0, #10
   11296:	add	sp, #12
   11298:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   1129c:	b.w	10ddc <pclose@plt+0xeaf8>
   112a0:	str	r1, [sp, #4]
   112a2:	bl	b650 <pclose@plt+0x936c>
   112a6:	ldr	r1, [sp, #4]
   112a8:	b.n	1126e <error@@Base+0x92>
   112aa:	nop
   112ac:	ldr	r2, [sp, #696]	; 0x2b8
   112ae:	movs	r1, r0
   112b0:	lsls	r4, r7, #8
   112b2:	movs	r0, r0
   112b4:	lsls	r0, r0, #7
   112b6:	movs	r0, r0
   112b8:	lsls	r4, r4, #7
   112ba:	movs	r0, r0
   112bc:	revsh	r4, r7
   112be:	movs	r1, r0
   112c0:	lsls	r4, r6, #9
   112c2:	movs	r0, r0
   112c4:	lsls	r4, r5, #9
   112c6:	movs	r0, r0
   112c8:	lsls	r0, r6, #7
   112ca:	movs	r0, r0
   112cc:	lsls	r0, r4, #12
   112ce:	movs	r0, r0
   112d0:	lsls	r0, r7, #6
   112d2:	movs	r0, r0
   112d4:	push	{r4, r5, lr}
   112d6:	sub	sp, #12
   112d8:	mov	r4, r0
   112da:	ldr	r5, [pc, #68]	; (11320 <error@@Base+0x144>)
   112dc:	str	r1, [sp, #4]
   112de:	bl	3b68 <pclose@plt+0x1884>
   112e2:	bl	3c0c <pclose@plt+0x1928>
   112e6:	movs	r0, #8
   112e8:	bl	3ab8 <pclose@plt+0x17d4>
   112ec:	mov	r0, r4
   112ee:	ldr	r4, [pc, #52]	; (11324 <error@@Base+0x148>)
   112f0:	add	r5, pc
   112f2:	ldr	r1, [sp, #4]
   112f4:	add	r4, pc
   112f6:	bl	11024 <pclose@plt+0xed40>
   112fa:	ldrb	r0, [r4, #20]
   112fc:	cbz	r0, 1130c <error@@Base+0x130>
   112fe:	adds	r4, #20
   11300:	bl	10ddc <pclose@plt+0xeaf8>
   11304:	ldrb.w	r0, [r4, #1]!
   11308:	cmp	r0, #0
   1130a:	bne.n	11300 <error@@Base+0x124>
   1130c:	bl	3b68 <pclose@plt+0x1884>
   11310:	bl	10d80 <pclose@plt+0xea9c>
   11314:	ldr	r3, [pc, #16]	; (11328 <error@@Base+0x14c>)
   11316:	movs	r2, #1
   11318:	ldr	r3, [r5, r3]
   1131a:	str	r2, [r3, #0]
   1131c:	add	sp, #12
   1131e:	pop	{r4, r5, pc}
   11320:	ldr	r1, [sp, #656]	; 0x290
   11322:	movs	r1, r0
   11324:	rev	r4, r4
   11326:	movs	r1, r0
   11328:	lsls	r4, r7, #10
   1132a:	movs	r0, r0
   1132c:	push	{r4, r5, lr}
   1132e:	sub	sp, #12
   11330:	ldr	r4, [pc, #96]	; (11394 <error@@Base+0x1b8>)
   11332:	ldr	r3, [pc, #100]	; (11398 <error@@Base+0x1bc>)
   11334:	add	r4, pc
   11336:	ldr	r5, [r4, r3]
   11338:	ldr	r3, [r5, #0]
   1133a:	cbz	r3, 11344 <error@@Base+0x168>
   1133c:	ldr	r3, [pc, #92]	; (1139c <error@@Base+0x1c0>)
   1133e:	ldr	r3, [r4, r3]
   11340:	ldr	r3, [r3, #0]
   11342:	cbnz	r3, 11386 <error@@Base+0x1aa>
   11344:	bl	11024 <pclose@plt+0xed40>
   11348:	bl	14780 <error@@Base+0x35a4>
   1134c:	ldr	r3, [r5, #0]
   1134e:	mov	r5, r0
   11350:	cbz	r3, 1135a <error@@Base+0x17e>
   11352:	ldr	r3, [pc, #72]	; (1139c <error@@Base+0x1c0>)
   11354:	ldr	r3, [r4, r3]
   11356:	ldr	r3, [r3, #0]
   11358:	cbnz	r3, 11366 <error@@Base+0x18a>
   1135a:	movs	r0, #10
   1135c:	bl	10ddc <pclose@plt+0xeaf8>
   11360:	mov	r0, r5
   11362:	add	sp, #12
   11364:	pop	{r4, r5, pc}
   11366:	bl	3994 <pclose@plt+0x16b0>
   1136a:	ldr	r3, [pc, #52]	; (113a0 <error@@Base+0x1c4>)
   1136c:	ldr	r3, [r4, r3]
   1136e:	ldr	r3, [r3, #0]
   11370:	cmp	r3, #0
   11372:	bgt.n	1137c <error@@Base+0x1a0>
   11374:	ldr	r3, [pc, #44]	; (113a4 <error@@Base+0x1c8>)
   11376:	movs	r2, #1
   11378:	ldr	r3, [r4, r3]
   1137a:	str	r2, [r3, #0]
   1137c:	bl	10d80 <pclose@plt+0xea9c>
   11380:	mov	r0, r5
   11382:	add	sp, #12
   11384:	pop	{r4, r5, pc}
   11386:	strd	r0, r1, [sp]
   1138a:	bl	3c0c <pclose@plt+0x1928>
   1138e:	ldrd	r0, r1, [sp]
   11392:	b.n	11344 <error@@Base+0x168>
   11394:	ldr	r1, [sp, #384]	; 0x180
   11396:	movs	r1, r0
   11398:	lsls	r0, r0, #7
   1139a:	movs	r0, r0
   1139c:	lsls	r4, r4, #7
   1139e:	movs	r0, r0
   113a0:	lsls	r4, r5, #9
   113a2:	movs	r0, r0
   113a4:	lsls	r0, r6, #7
   113a6:	movs	r0, r0
   113a8:	push	{r3, r4, r5, r6, r7, lr}
   113aa:	mov	r5, r0
   113ac:	mov	r4, r1
   113ae:	movs	r0, #1
   113b0:	movs	r1, #32
   113b2:	mov	r7, r2
   113b4:	bl	27f8 <pclose@plt+0x514>
   113b8:	mov	r6, r0
   113ba:	movw	r0, #45820	; 0xb2fc
   113be:	movt	r0, #3
   113c2:	blx	2290 <re_set_syntax@plt>
   113c6:	mov	r0, r5
   113c8:	blx	2120 <strlen@plt>
   113cc:	mov	r2, r6
   113ce:	mov	r1, r0
   113d0:	mov	r0, r5
   113d2:	blx	226c <re_compile_pattern@plt>
   113d6:	cbnz	r0, 113ec <error@@Base+0x210>
   113d8:	ldr	r0, [r4, #0]
   113da:	cbz	r0, 113e6 <error@@Base+0x20a>
   113dc:	blx	2054 <regfree@plt>
   113e0:	ldr	r0, [r4, #0]
   113e2:	blx	1fa8 <free@plt+0x4>
   113e6:	movs	r0, #0
   113e8:	str	r6, [r4, #0]
   113ea:	pop	{r3, r4, r5, r6, r7, pc}
   113ec:	mov	r0, r6
   113ee:	blx	1fa8 <free@plt+0x4>
   113f2:	mov.w	r0, #4294967295	; 0xffffffff
   113f6:	cmp	r7, #0
   113f8:	beq.n	113ea <error@@Base+0x20e>
   113fa:	ldr	r0, [pc, #16]	; (1140c <error@@Base+0x230>)
   113fc:	movs	r1, #0
   113fe:	add	r0, pc
   11400:	bl	111dc <error@@Base>
   11404:	mov.w	r0, #4294967295	; 0xffffffff
   11408:	pop	{r3, r4, r5, r6, r7, pc}
   1140a:	nop
   1140c:	str	r0, [sp, #56]	; 0x38
   1140e:	movs	r0, r0
   11410:	ldr	r3, [pc, #108]	; (11480 <error@@Base+0x2a4>)
   11412:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11416:	add	r3, pc
   11418:	ldr	r5, [pc, #104]	; (11484 <error@@Base+0x2a8>)
   1141a:	sub	sp, #8
   1141c:	and.w	r6, r1, #4096	; 0x1000
   11420:	mov	r7, r2
   11422:	mov	r4, r0
   11424:	ldr	r3, [r3, r5]
   11426:	ldr	r3, [r3, #0]
   11428:	cmp	r3, #2
   1142a:	beq.n	1143a <error@@Base+0x25e>
   1142c:	mov	r8, r0
   1142e:	cbz	r6, 11460 <error@@Base+0x284>
   11430:	movs	r5, #0
   11432:	mov	r0, r5
   11434:	add	sp, #8
   11436:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1143a:	blx	2120 <strlen@plt>
   1143e:	movs	r1, #1
   11440:	bl	92c8 <pclose@plt+0x6fe4>
   11444:	movs	r5, #0
   11446:	mov	r1, r0
   11448:	movs	r0, #1
   1144a:	bl	27f8 <pclose@plt+0x514>
   1144e:	movs	r3, #0
   11450:	movs	r1, #1
   11452:	mov	r2, r3
   11454:	str	r1, [sp, #0]
   11456:	mov	r1, r4
   11458:	mov	r8, r0
   1145a:	bl	9310 <pclose@plt+0x702c>
   1145e:	cbnz	r6, 1146c <error@@Base+0x290>
   11460:	mov	r1, r7
   11462:	movs	r2, #1
   11464:	mov	r0, r8
   11466:	bl	113a8 <error@@Base+0x1cc>
   1146a:	mov	r5, r0
   1146c:	cmp	r4, r8
   1146e:	beq.n	11432 <error@@Base+0x256>
   11470:	mov	r0, r8
   11472:	blx	1fa8 <free@plt+0x4>
   11476:	mov	r0, r5
   11478:	add	sp, #8
   1147a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1147e:	nop
   11480:	ldr	r0, [sp, #504]	; 0x1f8
   11482:	movs	r1, r0
   11484:	lsls	r4, r1, #6
   11486:	movs	r0, r0
   11488:	push	{r4, lr}
   1148a:	mov	r4, r0
   1148c:	ldr	r0, [r0, #0]
   1148e:	cbz	r0, 1149a <error@@Base+0x2be>
   11490:	blx	2054 <regfree@plt>
   11494:	ldr	r0, [r4, #0]
   11496:	blx	1fa8 <free@plt+0x4>
   1149a:	movs	r3, #0
   1149c:	str	r3, [r4, #0]
   1149e:	pop	{r4, pc}
   114a0:	ldr	r1, [pc, #68]	; (114e8 <error@@Base+0x30c>)
   114a2:	ldr	r3, [pc, #72]	; (114ec <error@@Base+0x310>)
   114a4:	push	{r4, r5, lr}
   114a6:	add	r1, pc
   114a8:	sub	sp, #12
   114aa:	movs	r4, #0
   114ac:	ldr	r3, [r1, r3]
   114ae:	mov	r2, r4
   114b0:	mov	r5, sp
   114b2:	mov	r1, r5
   114b4:	ldr	r3, [r3, #0]
   114b6:	str	r3, [sp, #4]
   114b8:	mov.w	r3, #0
   114bc:	str	r4, [sp, #0]
   114be:	bl	113a8 <error@@Base+0x1cc>
   114c2:	cbz	r0, 114da <error@@Base+0x2fe>
   114c4:	mov	r0, r4
   114c6:	ldr	r2, [pc, #40]	; (114f0 <error@@Base+0x314>)
   114c8:	ldr	r3, [pc, #32]	; (114ec <error@@Base+0x310>)
   114ca:	add	r2, pc
   114cc:	ldr	r3, [r2, r3]
   114ce:	ldr	r2, [r3, #0]
   114d0:	ldr	r3, [sp, #4]
   114d2:	eors	r2, r3
   114d4:	bne.n	114e4 <error@@Base+0x308>
   114d6:	add	sp, #12
   114d8:	pop	{r4, r5, pc}
   114da:	mov	r0, r5
   114dc:	bl	11488 <error@@Base+0x2ac>
   114e0:	movs	r0, #1
   114e2:	b.n	114c6 <error@@Base+0x2ea>
   114e4:	blx	2018 <__stack_chk_fail@plt>
   114e8:	str	r7, [sp, #952]	; 0x3b8
   114ea:	movs	r1, r0
   114ec:	lsls	r4, r3, #6
   114ee:	movs	r0, r0
   114f0:	str	r7, [sp, #808]	; 0x328
   114f2:	movs	r1, r0
   114f4:	clz	r0, r0
   114f8:	lsrs	r0, r0, #5
   114fa:	bx	lr
   114fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11500:	sub	sp, #28
   11502:	ldr	r5, [pc, #252]	; (11600 <error@@Base+0x424>)
   11504:	mov	r6, r3
   11506:	ldr	r4, [pc, #252]	; (11604 <error@@Base+0x428>)
   11508:	movs	r3, #0
   1150a:	add	r5, pc
   1150c:	ldrd	sl, r9, [sp, #64]	; 0x40
   11510:	ldr.w	r8, [sp, #76]	; 0x4c
   11514:	ldr	r4, [r5, r4]
   11516:	ldr	r5, [pc, #240]	; (11608 <error@@Base+0x42c>)
   11518:	ldr	r4, [r4, #0]
   1151a:	str	r4, [sp, #20]
   1151c:	mov.w	r4, #0
   11520:	str.w	r3, [r9]
   11524:	str.w	r3, [sl]
   11528:	ands.w	r3, r8, #4096	; 0x1000
   1152c:	add	r5, pc
   1152e:	mov	r4, r2
   11530:	beq.n	11586 <error@@Base+0x3aa>
   11532:	mov	r0, r1
   11534:	mov	fp, r1
   11536:	blx	2120 <strlen@plt>
   1153a:	adds	r3, r4, r6
   1153c:	cmp	r4, r3
   1153e:	add	r0, fp
   11540:	bcs.n	11580 <error@@Base+0x3a4>
   11542:	ldr	r2, [pc, #200]	; (1160c <error@@Base+0x430>)
   11544:	ldr	r2, [r5, r2]
   11546:	ldr.w	ip, [r2]
   1154a:	mov	r7, r4
   1154c:	mov	r6, fp
   1154e:	b.n	1155c <error@@Base+0x380>
   11550:	cmp	r3, r7
   11552:	it	ne
   11554:	cmpne	r0, r6
   11556:	beq.n	11576 <error@@Base+0x39a>
   11558:	adds	r6, #1
   1155a:	adds	r7, #1
   1155c:	cmp.w	ip, #2
   11560:	ldrb	r5, [r6, #0]
   11562:	ldrb	r2, [r7, #0]
   11564:	bne.n	11572 <error@@Base+0x396>
   11566:	sub.w	r1, r5, #65	; 0x41
   1156a:	cmp	r1, #25
   1156c:	itt	ls
   1156e:	addls	r5, #32
   11570:	uxtbls	r5, r5
   11572:	cmp	r2, r5
   11574:	beq.n	11550 <error@@Base+0x374>
   11576:	cmp	r0, r6
   11578:	beq.n	115e8 <error@@Base+0x40c>
   1157a:	adds	r4, #1
   1157c:	cmp	r3, r4
   1157e:	bne.n	1154a <error@@Base+0x36e>
   11580:	ubfx	r0, r8, #8, #1
   11584:	b.n	115d2 <error@@Base+0x3f6>
   11586:	ldr	r2, [sp, #72]	; 0x48
   11588:	mov	r1, r4
   1158a:	ldrb	r5, [r0, #28]
   1158c:	and.w	r7, r2, #1
   11590:	str	r6, [sp, #0]
   11592:	bic.w	r5, r5, #38	; 0x26
   11596:	mov	r2, r6
   11598:	orr.w	r5, r5, r7, lsl #5
   1159c:	strb	r5, [r0, #28]
   1159e:	add	r5, sp, #8
   115a0:	str	r5, [sp, #4]
   115a2:	blx	2138 <re_search@plt>
   115a6:	mov	r2, r0
   115a8:	cmp	r2, #0
   115aa:	mvn.w	r3, r0
   115ae:	mov.w	r0, r3, lsr #31
   115b2:	blt.n	115c8 <error@@Base+0x3ec>
   115b4:	ldrd	r3, r2, [sp, #12]
   115b8:	ldr	r3, [r3, #0]
   115ba:	ldr	r1, [r2, #0]
   115bc:	add	r3, r4
   115be:	str.w	r3, [sl]
   115c2:	add	r4, r1
   115c4:	str.w	r4, [r9]
   115c8:	tst.w	r8, #256	; 0x100
   115cc:	it	ne
   115ce:	rsbne	r0, r0, #1
   115d2:	ldr	r2, [pc, #60]	; (11610 <error@@Base+0x434>)
   115d4:	ldr	r3, [pc, #44]	; (11604 <error@@Base+0x428>)
   115d6:	add	r2, pc
   115d8:	ldr	r3, [r2, r3]
   115da:	ldr	r2, [r3, #0]
   115dc:	ldr	r3, [sp, #20]
   115de:	eors	r2, r3
   115e0:	bne.n	115fc <error@@Base+0x420>
   115e2:	add	sp, #28
   115e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115e8:	tst.w	r8, #256	; 0x100
   115ec:	str.w	r4, [sl]
   115f0:	str.w	r7, [r9]
   115f4:	ite	eq
   115f6:	moveq	r0, #1
   115f8:	movne	r0, #0
   115fa:	b.n	115d2 <error@@Base+0x3f6>
   115fc:	blx	2018 <__stack_chk_fail@plt>
   11600:	str	r7, [sp, #552]	; 0x228
   11602:	movs	r1, r0
   11604:	lsls	r4, r3, #6
   11606:	movs	r0, r0
   11608:	str	r7, [sp, #416]	; 0x1a0
   1160a:	movs	r1, r0
   1160c:	lsls	r4, r1, #6
   1160e:	movs	r0, r0
   11610:	str	r6, [sp, #760]	; 0x2f8
   11612:	movs	r1, r0
   11614:	ldr	r0, [pc, #4]	; (1161c <error@@Base+0x440>)
   11616:	add	r0, pc
   11618:	bx	lr
   1161a:	nop
   1161c:	ldrh	r6, [r0, #48]	; 0x30
   1161e:	movs	r0, r0
   11620:	ldr	r3, [pc, #64]	; (11664 <error@@Base+0x488>)
   11622:	adds	r2, r0, #2
   11624:	add	r3, pc
   11626:	beq.n	11640 <error@@Base+0x464>
   11628:	adds	r1, r0, #1
   1162a:	beq.n	1165a <error@@Base+0x47e>
   1162c:	adds	r2, r0, #3
   1162e:	beq.n	1164a <error@@Base+0x46e>
   11630:	ldr	r3, [pc, #52]	; (11668 <error@@Base+0x48c>)
   11632:	add	r3, pc
   11634:	ldr	r3, [r3, #0]
   11636:	add.w	r0, r3, r0, lsl #3
   1163a:	ldrd	r0, r1, [r0]
   1163e:	bx	lr
   11640:	ldr	r2, [pc, #40]	; (1166c <error@@Base+0x490>)
   11642:	ldr	r3, [r3, r2]
   11644:	ldr	r0, [r3, #0]
   11646:	subs	r0, #1
   11648:	b.n	11630 <error@@Base+0x454>
   1164a:	ldr	r2, [pc, #32]	; (1166c <error@@Base+0x490>)
   1164c:	ldr	r3, [r3, r2]
   1164e:	ldr	r0, [r3, #0]
   11650:	subs	r0, #1
   11652:	add.w	r0, r0, r0, lsr #31
   11656:	asrs	r0, r0, #1
   11658:	b.n	11630 <error@@Base+0x454>
   1165a:	ldr	r2, [pc, #16]	; (1166c <error@@Base+0x490>)
   1165c:	ldr	r3, [r3, r2]
   1165e:	ldr	r0, [r3, #0]
   11660:	subs	r0, #2
   11662:	b.n	11630 <error@@Base+0x454>
   11664:	str	r6, [sp, #448]	; 0x1c0
   11666:	movs	r1, r0
   11668:	cdp	0, 9, cr0, cr6, cr1, {0}
   1166c:	lsls	r0, r0, #8
   1166e:	movs	r0, r0
   11670:	ldr	r3, [pc, #56]	; (116ac <error@@Base+0x4d0>)
   11672:	push	{r4, r5, r6, r7}
   11674:	add	r3, pc
   11676:	ldr	r4, [pc, #56]	; (116b0 <error@@Base+0x4d4>)
   11678:	ldr	r2, [pc, #56]	; (116b4 <error@@Base+0x4d8>)
   1167a:	ldr	r3, [r3, r4]
   1167c:	add	r2, pc
   1167e:	ldr	r6, [r2, #0]
   11680:	ldr	r7, [r3, #0]
   11682:	cmp	r7, #1
   11684:	ittt	gt
   11686:	subgt.w	r2, r6, #8
   1168a:	addgt.w	r2, r2, r7, lsl #3
   1168e:	movgt	r3, r6
   11690:	ble.n	1169e <error@@Base+0x4c2>
   11692:	ldrd	r4, r5, [r3, #8]
   11696:	strd	r4, r5, [r3], #8
   1169a:	cmp	r3, r2
   1169c:	bne.n	11692 <error@@Base+0x4b6>
   1169e:	add.w	r6, r6, r7, lsl #3
   116a2:	strd	r0, r1, [r6, #-8]
   116a6:	pop	{r4, r5, r6, r7}
   116a8:	bx	lr
   116aa:	nop
   116ac:	str	r6, [sp, #128]	; 0x80
   116ae:	movs	r1, r0
   116b0:	lsls	r0, r0, #8
   116b2:	movs	r0, r0
   116b4:	cdp	0, 4, cr0, cr12, cr1, {0}
   116b8:	ldr	r3, [pc, #52]	; (116f0 <error@@Base+0x514>)
   116ba:	push	{r4, r5}
   116bc:	add	r3, pc
   116be:	ldr	r4, [pc, #52]	; (116f4 <error@@Base+0x518>)
   116c0:	ldr	r2, [pc, #52]	; (116f8 <error@@Base+0x51c>)
   116c2:	ldr	r3, [r3, r4]
   116c4:	add	r2, pc
   116c6:	ldr	r2, [r2, #0]
   116c8:	ldr	r3, [r3, #0]
   116ca:	cmp	r3, #1
   116cc:	ittt	gt
   116ce:	addgt.w	r3, r3, #536870912	; 0x20000000
   116d2:	addgt.w	r3, r3, #4294967295	; 0xffffffff
   116d6:	addgt.w	r3, r2, r3, lsl #3
   116da:	ble.n	116e8 <error@@Base+0x50c>
   116dc:	ldrd	r4, r5, [r3, #-8]!
   116e0:	cmp	r2, r3
   116e2:	strd	r4, r5, [r3, #8]
   116e6:	bne.n	116dc <error@@Base+0x500>
   116e8:	pop	{r4, r5}
   116ea:	strd	r0, r1, [r2]
   116ee:	bx	lr
   116f0:	str	r5, [sp, #864]	; 0x360
   116f2:	movs	r1, r0
   116f4:	lsls	r0, r0, #8
   116f6:	movs	r0, r0
   116f8:	cdp	0, 0, cr0, cr4, cr1, {0}
   116fc:	ldr	r3, [pc, #40]	; (11728 <error@@Base+0x54c>)
   116fe:	ldr	r2, [pc, #44]	; (1172c <error@@Base+0x550>)
   11700:	add	r3, pc
   11702:	ldr	r3, [r3, r2]
   11704:	ldr	r2, [r3, #0]
   11706:	cmp	r2, #0
   11708:	ble.n	11724 <error@@Base+0x548>
   1170a:	ldr	r3, [pc, #36]	; (11730 <error@@Base+0x554>)
   1170c:	mov.w	r0, #4294967295	; 0xffffffff
   11710:	mov.w	r1, #4294967295	; 0xffffffff
   11714:	add	r3, pc
   11716:	ldr	r3, [r3, #0]
   11718:	add.w	r2, r3, r2, lsl #3
   1171c:	strd	r0, r1, [r3], #8
   11720:	cmp	r3, r2
   11722:	bne.n	1171c <error@@Base+0x540>
   11724:	bx	lr
   11726:	nop
   11728:	str	r5, [sp, #592]	; 0x250
   1172a:	movs	r1, r0
   1172c:	lsls	r0, r0, #8
   1172e:	movs	r0, r0
   11730:	ldc	0, cr0, [r4, #4]!
   11734:	ldr	r3, [pc, #72]	; (11780 <error@@Base+0x5a4>)
   11736:	push	{r4, r5, r6, r7}
   11738:	add	r3, pc
   1173a:	mov	r6, r0
   1173c:	mov	r7, r1
   1173e:	ldr	r3, [r3, #0]
   11740:	ldr	r2, [pc, #64]	; (11784 <error@@Base+0x5a8>)
   11742:	ldrd	r0, r1, [r3]
   11746:	add	r2, pc
   11748:	cmp	r6, r0
   1174a:	sbcs.w	r1, r7, r1
   1174e:	blt.n	11776 <error@@Base+0x59a>
   11750:	ldr	r1, [pc, #52]	; (11788 <error@@Base+0x5ac>)
   11752:	ldr	r2, [r2, r1]
   11754:	ldr	r2, [r2, #0]
   11756:	cmp	r2, #1
   11758:	ble.n	11776 <error@@Base+0x59a>
   1175a:	movs	r0, #1
   1175c:	b.n	11764 <error@@Base+0x588>
   1175e:	adds	r0, #1
   11760:	cmp	r0, r2
   11762:	beq.n	11776 <error@@Base+0x59a>
   11764:	ldrd	r4, r5, [r3, #8]!
   11768:	cmp	r6, r4
   1176a:	sbcs.w	r1, r7, r5
   1176e:	bge.n	1175e <error@@Base+0x582>
   11770:	subs	r0, #1
   11772:	pop	{r4, r5, r6, r7}
   11774:	bx	lr
   11776:	mov.w	r0, #4294967295	; 0xffffffff
   1177a:	pop	{r4, r5, r6, r7}
   1177c:	bx	lr
   1177e:	nop
   11780:	ldc	0, cr0, [r0, #4]
   11784:	str	r5, [sp, #312]	; 0x138
   11786:	movs	r1, r0
   11788:	lsls	r0, r0, #8
   1178a:	movs	r0, r0
   1178c:	ldr	r3, [pc, #60]	; (117cc <error@@Base+0x5f0>)
   1178e:	ldr	r2, [pc, #64]	; (117d0 <error@@Base+0x5f4>)
   11790:	add	r3, pc
   11792:	push	{r4, r5, r6}
   11794:	ldr	r3, [r3, r2]
   11796:	ldr	r6, [r3, #0]
   11798:	cmp	r6, #0
   1179a:	ble.n	117c6 <error@@Base+0x5ea>
   1179c:	ldr	r3, [pc, #52]	; (117d4 <error@@Base+0x5f8>)
   1179e:	movs	r1, #0
   117a0:	add	r3, pc
   117a2:	ldr	r0, [r3, #0]
   117a4:	subs	r0, #8
   117a6:	b.n	117ac <error@@Base+0x5d0>
   117a8:	cmp	r6, r1
   117aa:	beq.n	117c6 <error@@Base+0x5ea>
   117ac:	ldrd	r2, r3, [r0, #8]!
   117b0:	adds	r1, #1
   117b2:	adds	r4, r2, #1
   117b4:	adc.w	r5, r3, #0
   117b8:	cmp	r5, #0
   117ba:	it	eq
   117bc:	cmpeq	r4, #2
   117be:	bcc.n	117a8 <error@@Base+0x5cc>
   117c0:	movs	r0, #0
   117c2:	pop	{r4, r5, r6}
   117c4:	bx	lr
   117c6:	movs	r0, #1
   117c8:	pop	{r4, r5, r6}
   117ca:	bx	lr
   117cc:	str	r5, [sp, #16]
   117ce:	movs	r1, r0
   117d0:	lsls	r0, r0, #8
   117d2:	movs	r0, r0
   117d4:	stc	0, cr0, [r8, #-4]!
   117d8:	cmp	r0, r1
   117da:	bgt.n	1180e <error@@Base+0x632>
   117dc:	ldr	r3, [pc, #52]	; (11814 <error@@Base+0x638>)
   117de:	push	{r4, r5, r6}
   117e0:	add	r3, pc
   117e2:	ldr	r6, [r3, #0]
   117e4:	add.w	r6, r6, r0, lsl #3
   117e8:	b.n	117ee <error@@Base+0x612>
   117ea:	cmp	r1, r0
   117ec:	blt.n	11808 <error@@Base+0x62c>
   117ee:	ldrd	r2, r3, [r6], #8
   117f2:	adds	r0, #1
   117f4:	adds	r4, r2, #1
   117f6:	adc.w	r5, r3, #0
   117fa:	cmp	r5, #0
   117fc:	it	eq
   117fe:	cmpeq	r4, #2
   11800:	bcc.n	117ea <error@@Base+0x60e>
   11802:	movs	r0, #0
   11804:	pop	{r4, r5, r6}
   11806:	bx	lr
   11808:	movs	r0, #1
   1180a:	pop	{r4, r5, r6}
   1180c:	bx	lr
   1180e:	movs	r0, #1
   11810:	bx	lr
   11812:	nop
   11814:	stcl	0, cr0, [r8], #4
   11818:	ldr	r3, [pc, #148]	; (118b0 <error@@Base+0x6d4>)
   1181a:	cmp	r1, #0
   1181c:	push	{r4, r5, r6, r7}
   1181e:	add	r3, pc
   11820:	ldr	r4, [pc, #144]	; (118b4 <error@@Base+0x6d8>)
   11822:	ldr	r6, [r3, #0]
   11824:	add	r4, pc
   11826:	blt.n	1187a <error@@Base+0x69e>
   11828:	bne.n	1187e <error@@Base+0x6a2>
   1182a:	ldr	r2, [pc, #140]	; (118b8 <error@@Base+0x6dc>)
   1182c:	mov	r3, r6
   1182e:	movs	r7, #1
   11830:	ldr	r2, [r4, r2]
   11832:	ldrd	r4, r5, [r3]
   11836:	adds	r3, r5, #1
   11838:	ldr	r2, [r2, #0]
   1183a:	it	eq
   1183c:	cmpeq.w	r4, #4294967295	; 0xffffffff
   11840:	sub.w	r2, r2, #2
   11844:	beq.n	11866 <error@@Base+0x68a>
   11846:	adds	r1, #1
   11848:	strd	r4, r5, [r0]
   1184c:	str	r1, [r0, #8]
   1184e:	pop	{r4, r5, r6, r7}
   11850:	bx	lr
   11852:	add	r1, r7
   11854:	add.w	r3, r6, r1, lsl #3
   11858:	ldrd	r4, r5, [r3]
   1185c:	adds	r3, r5, #1
   1185e:	it	eq
   11860:	cmpeq.w	r4, #4294967295	; 0xffffffff
   11864:	bne.n	11846 <error@@Base+0x66a>
   11866:	cmp	r1, r2
   11868:	bne.n	11852 <error@@Base+0x676>
   1186a:	mov.w	r2, #4294967295	; 0xffffffff
   1186e:	mov.w	r3, #4294967295	; 0xffffffff
   11872:	pop	{r4, r5, r6, r7}
   11874:	strd	r2, r3, [r0]
   11878:	bx	lr
   1187a:	adds	r5, r1, #2
   1187c:	bge.n	1189a <error@@Base+0x6be>
   1187e:	add.w	r6, r6, r1, lsl #3
   11882:	ldrd	r4, r5, [r6]
   11886:	adds	r2, r5, #1
   11888:	it	eq
   1188a:	cmpeq.w	r4, #4294967295	; 0xffffffff
   1188e:	beq.n	1186a <error@@Base+0x68e>
   11890:	adds	r1, #1
   11892:	strd	r4, r5, [r0]
   11896:	str	r1, [r0, #8]
   11898:	b.n	1184e <error@@Base+0x672>
   1189a:	ldr	r3, [pc, #28]	; (118b8 <error@@Base+0x6dc>)
   1189c:	movs	r2, #0
   1189e:	mov.w	r7, #4294967295	; 0xffffffff
   118a2:	ldr	r3, [r4, r3]
   118a4:	ldr	r1, [r3, #0]
   118a6:	subs	r1, #2
   118a8:	add.w	r3, r6, r1, lsl #3
   118ac:	b.n	11858 <error@@Base+0x67c>
   118ae:	nop
   118b0:	stc	0, cr0, [sl], #4
   118b4:	str	r4, [sp, #448]	; 0x1c0
   118b6:	movs	r1, r0
   118b8:	lsls	r0, r0, #8
   118ba:	movs	r0, r0
   118bc:	ldr	r1, [pc, #160]	; (11960 <error@@Base+0x784>)
   118be:	ldr	r2, [pc, #164]	; (11964 <error@@Base+0x788>)
   118c0:	add	r1, pc
   118c2:	ldr	r3, [pc, #164]	; (11968 <error@@Base+0x78c>)
   118c4:	push	{r4, r5, lr}
   118c6:	sub	sp, #28
   118c8:	ldr	r2, [r1, r2]
   118ca:	add	r3, pc
   118cc:	ldr	r1, [pc, #156]	; (1196c <error@@Base+0x790>)
   118ce:	ldr	r2, [r2, #0]
   118d0:	str	r2, [sp, #20]
   118d2:	mov.w	r2, #0
   118d6:	ldr	r2, [pc, #152]	; (11970 <error@@Base+0x794>)
   118d8:	add	r1, pc
   118da:	ldr	r4, [r3, r2]
   118dc:	ldr	r3, [r1, #4]
   118de:	ldr	r0, [r4, #0]
   118e0:	cmp	r0, r3
   118e2:	ble.n	1193a <error@@Base+0x75e>
   118e4:	ldr	r5, [r1, #0]
   118e6:	cbz	r5, 1194e <error@@Base+0x772>
   118e8:	movs	r1, #0
   118ea:	mov	r0, sp
   118ec:	bl	11818 <error@@Base+0x63c>
   118f0:	mov	r0, r5
   118f2:	blx	1fa8 <free@plt+0x4>
   118f6:	ldr	r0, [r4, #0]
   118f8:	movs	r1, #8
   118fa:	bl	27f8 <pclose@plt+0x514>
   118fe:	ldr	r2, [r4, #0]
   11900:	ldr	r3, [pc, #112]	; (11974 <error@@Base+0x798>)
   11902:	cmp	r2, #0
   11904:	add	r3, pc
   11906:	strd	r0, r2, [r3]
   1190a:	ble.n	11922 <error@@Base+0x746>
   1190c:	add.w	r2, r0, r2, lsl #3
   11910:	mov.w	r4, #4294967295	; 0xffffffff
   11914:	mov.w	r5, #4294967295	; 0xffffffff
   11918:	mov	r3, r0
   1191a:	strd	r4, r5, [r3], #8
   1191e:	cmp	r3, r2
   11920:	bne.n	1191a <error@@Base+0x73e>
   11922:	ldrd	r2, r3, [sp]
   11926:	adds	r1, r3, #1
   11928:	it	eq
   1192a:	cmpeq.w	r2, #4294967295	; 0xffffffff
   1192e:	beq.n	1193a <error@@Base+0x75e>
   11930:	ldr	r1, [sp, #8]
   11932:	add.w	r0, r0, r1, lsl #3
   11936:	strd	r2, r3, [r0, #-8]
   1193a:	ldr	r2, [pc, #60]	; (11978 <error@@Base+0x79c>)
   1193c:	ldr	r3, [pc, #36]	; (11964 <error@@Base+0x788>)
   1193e:	add	r2, pc
   11940:	ldr	r3, [r2, r3]
   11942:	ldr	r2, [r3, #0]
   11944:	ldr	r3, [sp, #20]
   11946:	eors	r2, r3
   11948:	bne.n	1195c <error@@Base+0x780>
   1194a:	add	sp, #28
   1194c:	pop	{r4, r5, pc}
   1194e:	mov.w	r2, #4294967295	; 0xffffffff
   11952:	mov.w	r3, #4294967295	; 0xffffffff
   11956:	strd	r2, r3, [sp]
   1195a:	b.n	118f8 <error@@Base+0x71c>
   1195c:	blx	2018 <__stack_chk_fail@plt>
   11960:	str	r3, [sp, #848]	; 0x350
   11962:	movs	r1, r0
   11964:	lsls	r4, r3, #6
   11966:	movs	r0, r0
   11968:	str	r3, [sp, #808]	; 0x328
   1196a:	movs	r1, r0
   1196c:			; <UNDEFINED> instruction: 0xebf00001
   11970:	lsls	r0, r0, #8
   11972:	movs	r0, r0
   11974:	rsb	r0, r4, r1
   11978:	str	r3, [sp, #344]	; 0x158
   1197a:	movs	r1, r0
   1197c:	ldr	r3, [pc, #28]	; (1199c <error@@Base+0x7c0>)
   1197e:	cmp	r0, #0
   11980:	ldr	r2, [pc, #28]	; (119a0 <error@@Base+0x7c4>)
   11982:	add	r3, pc
   11984:	ldr	r3, [r3, r2]
   11986:	ldr	r3, [r3, #0]
   11988:	it	lt
   1198a:	addlt	r0, r0, r3
   1198c:	cmp	r0, #1
   1198e:	it	lt
   11990:	movlt	r0, #1
   11992:	cmp	r0, r3
   11994:	it	ge
   11996:	movge	r0, r3
   11998:	subs	r0, #1
   1199a:	bx	lr
   1199c:	str	r3, [sp, #72]	; 0x48
   1199e:	movs	r1, r0
   119a0:	lsls	r0, r0, #8
   119a2:	movs	r0, r0
   119a4:	movs	r1, #1
   119a6:	ldrb	r3, [r0, #1]
   119a8:	adds	r2, r0, #1
   119aa:	cmp	r3, #58	; 0x3a
   119ac:	beq.n	119c4 <error@@Base+0x7e8>
   119ae:	bhi.n	119cc <error@@Base+0x7f0>
   119b0:	cbz	r3, 119ca <error@@Base+0x7ee>
   119b2:	cmp	r3, #46	; 0x2e
   119b4:	bne.n	119ba <error@@Base+0x7de>
   119b6:	subs	r1, #1
   119b8:	beq.n	119c8 <error@@Base+0x7ec>
   119ba:	mov	r0, r2
   119bc:	ldrb	r3, [r0, #1]
   119be:	adds	r2, r0, #1
   119c0:	cmp	r3, #58	; 0x3a
   119c2:	bne.n	119ae <error@@Base+0x7d2>
   119c4:	cmp	r1, #1
   119c6:	bne.n	119ba <error@@Base+0x7de>
   119c8:	mov	r0, r2
   119ca:	bx	lr
   119cc:	cmp	r3, #63	; 0x3f
   119ce:	itt	eq
   119d0:	addeq	r1, #1
   119d2:	moveq	r0, r2
   119d4:	beq.n	119a6 <error@@Base+0x7ca>
   119d6:	cmp	r3, #92	; 0x5c
   119d8:	it	eq
   119da:	addeq	r0, #2
   119dc:	beq.n	119a6 <error@@Base+0x7ca>
   119de:	mov	r0, r2
   119e0:	b.n	119bc <error@@Base+0x7e0>
   119e2:	nop
   119e4:	push	{r4, r5, lr}
   119e6:	sub	sp, #12
   119e8:	str	r0, [sp, #4]
   119ea:	blx	2120 <strlen@plt>
   119ee:	ldr	r3, [pc, #44]	; (11a1c <error@@Base+0x840>)
   119f0:	ldr	r1, [sp, #4]
   119f2:	add	r3, pc
   119f4:	addw	r5, r3, #2052	; 0x804
   119f8:	mov	r2, r0
   119fa:	ldr	r0, [r3, #0]
   119fc:	adds	r4, r0, r2
   119fe:	cmp	r4, r5
   11a00:	ittt	cs
   11a02:	subcs	r2, r5, r0
   11a04:	addcs.w	r2, r2, #4294967295	; 0xffffffff
   11a08:	addcs	r4, r0, r2
   11a0a:	blx	2190 <strncpy@plt>
   11a0e:	ldr	r3, [pc, #16]	; (11a20 <error@@Base+0x844>)
   11a10:	movs	r2, #0
   11a12:	strb	r2, [r4, #0]
   11a14:	add	r3, pc
   11a16:	str	r4, [r3, #0]
   11a18:	add	sp, #12
   11a1a:	pop	{r4, r5, pc}
   11a1c:			; <UNDEFINED> instruction: 0xeade0001
   11a20:			; <UNDEFINED> instruction: 0xeabc0001
   11a24:	push	{r4, r5, lr}
   11a26:	sub	sp, #12
   11a28:	mov	r4, r0
   11a2a:	ldr	r5, [pc, #92]	; (11a88 <error@@Base+0x8ac>)
   11a2c:	str	r0, [sp, #4]
   11a2e:	bl	11620 <error@@Base+0x444>
   11a32:	add	r5, pc
   11a34:	mov	r3, r1
   11a36:	ands	r1, r0
   11a38:	cmp	r4, #0
   11a3a:	it	ge
   11a3c:	cmpge.w	r1, #4294967295	; 0xffffffff
   11a40:	bne.n	11a72 <error@@Base+0x896>
   11a42:	ldr	r3, [pc, #72]	; (11a8c <error@@Base+0x8b0>)
   11a44:	ldr	r5, [r5, r3]
   11a46:	b.n	11a5a <error@@Base+0x87e>
   11a48:	bl	11620 <error@@Base+0x444>
   11a4c:	mov	r2, r0
   11a4e:	adds	r0, r1, #1
   11a50:	it	eq
   11a52:	cmpeq.w	r2, #4294967295	; 0xffffffff
   11a56:	mov	r3, r1
   11a58:	bne.n	11a7e <error@@Base+0x8a2>
   11a5a:	ldr	r3, [r5, #0]
   11a5c:	subs	r3, #1
   11a5e:	cmp	r3, r4
   11a60:	add.w	r4, r4, #1
   11a64:	mov	r0, r4
   11a66:	bgt.n	11a48 <error@@Base+0x86c>
   11a68:	add	sp, #12
   11a6a:	ldmia.w	sp!, {r4, r5, lr}
   11a6e:	b.w	4558 <pclose@plt+0x2274>
   11a72:	adds	r1, r3, #1
   11a74:	mov	r2, r0
   11a76:	it	eq
   11a78:	cmpeq.w	r0, #4294967295	; 0xffffffff
   11a7c:	beq.n	11a68 <error@@Base+0x88c>
   11a7e:	mov	r0, r2
   11a80:	mov	r1, r3
   11a82:	add	sp, #12
   11a84:	pop	{r4, r5, pc}
   11a86:	nop
   11a88:	str	r2, [sp, #392]	; 0x188
   11a8a:	movs	r1, r0
   11a8c:	lsls	r0, r0, #8
   11a8e:	movs	r0, r0
   11a90:	sub.w	r3, r0, #66	; 0x42
   11a94:	ldr	r0, [pc, #844]	; (11de4 <error@@Base+0xc08>)
   11a96:	ldr	r2, [pc, #848]	; (11de8 <error@@Base+0xc0c>)
   11a98:	add	r0, pc
   11a9a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11a9e:	sub	sp, #32
   11aa0:	ldr	r2, [r0, r2]
   11aa2:	ldr.w	r8, [pc, #840]	; 11dec <error@@Base+0xc10>
   11aa6:	ldr	r2, [r2, #0]
   11aa8:	str	r2, [sp, #28]
   11aaa:	mov.w	r2, #0
   11aae:	add	r8, pc
   11ab0:	cmp	r3, #54	; 0x36
   11ab2:	bhi.n	11b86 <error@@Base+0x9aa>
   11ab4:	tbh	[pc, r3, lsl #1]
   11ab8:	lsls	r3, r6, #1
   11aba:	lsls	r7, r4, #1
   11abc:	movs	r7, r6
   11abe:	lsls	r3, r0, #2
   11ac0:	lsls	r2, r1, #2
   11ac2:	lsls	r7, r4, #1
   11ac4:	lsls	r7, r4, #1
   11ac6:	lsls	r7, r4, #1
   11ac8:	lsls	r7, r4, #1
   11aca:	lsls	r7, r4, #1
   11acc:	lsls	r5, r2, #2
   11ace:	lsls	r7, r4, #1
   11ad0:	lsls	r7, r4, #1
   11ad2:	lsls	r7, r4, #1
   11ad4:	lsls	r2, r6, #2
   11ad6:	lsls	r7, r4, #1
   11ad8:	lsls	r7, r4, #1
   11ada:	lsls	r7, r4, #1
   11adc:	lsls	r6, r6, #3
   11ade:	lsls	r7, r4, #1
   11ae0:	lsls	r7, r4, #1
   11ae2:	lsls	r7, r4, #1
   11ae4:	lsls	r7, r4, #1
   11ae6:	lsls	r7, r4, #1
   11ae8:	lsls	r7, r4, #1
   11aea:	lsls	r7, r4, #1
   11aec:	lsls	r7, r4, #1
   11aee:	lsls	r7, r4, #1
   11af0:	lsls	r7, r4, #1
   11af2:	lsls	r7, r4, #1
   11af4:	lsls	r7, r4, #1
   11af6:	lsls	r7, r4, #1
   11af8:	lsls	r0, r0, #4
   11afa:	lsls	r4, r0, #4
   11afc:	lsls	r0, r2, #4
   11afe:	lsls	r7, r4, #1
   11b00:	lsls	r4, r4, #4
   11b02:	lsls	r5, r5, #4
   11b04:	lsls	r7, r4, #1
   11b06:	lsls	r4, r7, #4
   11b08:	lsls	r7, r4, #1
   11b0a:	lsls	r7, r4, #1
   11b0c:	lsls	r3, r0, #5
   11b0e:	lsls	r3, r1, #5
   11b10:	lsls	r7, r4, #1
   11b12:	lsls	r7, r4, #1
   11b14:	lsls	r7, r2, #3
   11b16:	lsls	r7, r4, #1
   11b18:	lsls	r7, r4, #1
   11b1a:	lsls	r3, r6, #1
   11b1c:	lsls	r3, r2, #5
   11b1e:	lsls	r7, r4, #1
   11b20:	lsls	r7, r4, #1
   11b22:	lsls	r7, r4, #1
   11b24:	lsls	r7, r5, #5
   11b26:	bl	4558 <pclose@plt+0x2274>
   11b2a:	adds	r4, r1, #1
   11b2c:	mov	r2, r0
   11b2e:	it	eq
   11b30:	cmpeq.w	r0, #4294967295	; 0xffffffff
   11b34:	mov	r3, r1
   11b36:	beq.w	11c9a <error@@Base+0xabe>
   11b3a:	orrs.w	r4, r2, r3
   11b3e:	beq.n	11c0c <error@@Base+0xa30>
   11b40:	adds.w	r0, r0, #4294967295	; 0xffffffff
   11b44:	adc.w	r1, r1, #4294967295	; 0xffffffff
   11b48:	bl	e6d0 <pclose@plt+0xc3ec>
   11b4c:	cmp	r0, #1
   11b4e:	mov	r3, r1
   11b50:	sbcs.w	r1, r3, #0
   11b54:	mov	r2, r0
   11b56:	blt.w	11c9a <error@@Base+0xabe>
   11b5a:	ldr	r4, [pc, #660]	; (11df0 <error@@Base+0xc14>)
   11b5c:	adds.w	r0, r2, #4294967295	; 0xffffffff
   11b60:	adc.w	r1, r3, #4294967295	; 0xffffffff
   11b64:	ldr.w	r3, [r8, r4]
   11b68:	ldr	r2, [r3, #0]
   11b6a:	subs	r2, #1
   11b6c:	asrs	r3, r2, #31
   11b6e:	bl	14e20 <error@@Base+0x3c44>
   11b72:	add	r4, sp, #4
   11b74:	mov	r2, r4
   11b76:	adds	r0, #1
   11b78:	adc.w	r1, r1, #0
   11b7c:	bl	10f98 <pclose@plt+0xecb4>
   11b80:	mov	r0, r4
   11b82:	bl	119e4 <error@@Base+0x808>
   11b86:	ldr	r2, [pc, #620]	; (11df4 <error@@Base+0xc18>)
   11b88:	ldr	r3, [pc, #604]	; (11de8 <error@@Base+0xc0c>)
   11b8a:	add	r2, pc
   11b8c:	ldr	r3, [r2, r3]
   11b8e:	ldr	r2, [r3, #0]
   11b90:	ldr	r3, [sp, #28]
   11b92:	eors	r2, r3
   11b94:	bne.w	11dde <error@@Base+0xc02>
   11b98:	add	sp, #32
   11b9a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11b9e:	bl	4558 <pclose@plt+0x2274>
   11ba2:	mov	r3, r1
   11ba4:	adds	r3, #1
   11ba6:	it	eq
   11ba8:	cmpeq.w	r0, #4294967295	; 0xffffffff
   11bac:	beq.n	11c9a <error@@Base+0xabe>
   11bae:	add	r4, sp, #4
   11bb0:	mov	r2, r4
   11bb2:	bl	10ef4 <pclose@plt+0xec10>
   11bb6:	mov	r0, r4
   11bb8:	bl	119e4 <error@@Base+0x808>
   11bbc:	b.n	11b86 <error@@Base+0x9aa>
   11bbe:	ldr	r3, [pc, #568]	; (11df8 <error@@Base+0xc1c>)
   11bc0:	ldr.w	r3, [r8, r3]
   11bc4:	ldr	r0, [r3, #0]
   11bc6:	bl	119e4 <error@@Base+0x808>
   11bca:	b.n	11b86 <error@@Base+0x9aa>
   11bcc:	ldr	r3, [pc, #556]	; (11dfc <error@@Base+0xc20>)
   11bce:	ldr.w	r3, [r8, r3]
   11bd2:	ldr	r0, [r3, #0]
   11bd4:	bl	bf7c <pclose@plt+0x9c98>
   11bd8:	bl	b5b0 <pclose@plt+0x92cc>
   11bdc:	bl	119e4 <error@@Base+0x808>
   11be0:	b.n	11b86 <error@@Base+0x9aa>
   11be2:	bl	4558 <pclose@plt+0x2274>
   11be6:	adds	r6, r0, #1
   11be8:	adc.w	r7, r1, #0
   11bec:	cmp	r7, #0
   11bee:	it	eq
   11bf0:	cmpeq	r6, #2
   11bf2:	bcc.n	11c9a <error@@Base+0xabe>
   11bf4:	bl	e6d0 <pclose@plt+0xc3ec>
   11bf8:	cmp	r0, #1
   11bfa:	mov	r3, r1
   11bfc:	sbcs.w	r1, r3, #0
   11c00:	mov	r2, r0
   11c02:	blt.n	11c9a <error@@Base+0xabe>
   11c04:	adds.w	r0, r2, #4294967295	; 0xffffffff
   11c08:	adc.w	r1, r3, #4294967295	; 0xffffffff
   11c0c:	add	r4, sp, #4
   11c0e:	mov	r2, r4
   11c10:	bl	10f98 <pclose@plt+0xecb4>
   11c14:	mov	r0, r4
   11c16:	bl	119e4 <error@@Base+0x808>
   11c1a:	b.n	11b86 <error@@Base+0x9aa>
   11c1c:	mov	r0, r1
   11c1e:	bl	e8a0 <pclose@plt+0xc5bc>
   11c22:	mov	r6, r0
   11c24:	mov	r7, r1
   11c26:	orrs.w	r3, r6, r7
   11c2a:	beq.n	11c9a <error@@Base+0xabe>
   11c2c:	bl	4558 <pclose@plt+0x2274>
   11c30:	adds	r4, r0, #1
   11c32:	adc.w	r5, r1, #0
   11c36:	cmp	r5, #0
   11c38:	it	eq
   11c3a:	cmpeq	r4, #2
   11c3c:	bcc.n	11c9a <error@@Base+0xabe>
   11c3e:	bl	e6d0 <pclose@plt+0xc3ec>
   11c42:	cmp	r0, #1
   11c44:	mov	r3, r1
   11c46:	sbcs.w	r1, r3, #0
   11c4a:	mov	r2, r0
   11c4c:	blt.n	11c9a <error@@Base+0xabe>
   11c4e:	mov	r0, r6
   11c50:	mov	r1, r7
   11c52:	bl	10cd4 <pclose@plt+0xe9f0>
   11c56:	add	r4, sp, #4
   11c58:	mov	r1, r4
   11c5a:	bl	10f9c <pclose@plt+0xecb8>
   11c5e:	mov	r0, r4
   11c60:	bl	119e4 <error@@Base+0x808>
   11c64:	b.n	11b86 <error@@Base+0x9aa>
   11c66:	mov	r0, r1
   11c68:	bl	11a24 <error@@Base+0x848>
   11c6c:	mov	r5, r0
   11c6e:	mov	r4, r1
   11c70:	bl	4558 <pclose@plt+0x2274>
   11c74:	mov	r2, r0
   11c76:	cmp	r2, #1
   11c78:	mov	r3, r1
   11c7a:	sbcs.w	r1, r1, #0
   11c7e:	and.w	r0, r5, r4
   11c82:	ite	ge
   11c84:	movge	r1, #1
   11c86:	movlt	r1, #0
   11c88:	cmp.w	r0, #4294967295	; 0xffffffff
   11c8c:	ite	eq
   11c8e:	moveq	r1, #0
   11c90:	andne.w	r1, r1, #1
   11c94:	cmp	r1, #0
   11c96:	bne.w	11db2 <error@@Base+0xbd6>
   11c9a:	ldr	r0, [pc, #356]	; (11e00 <error@@Base+0xc24>)
   11c9c:	add	r0, pc
   11c9e:	bl	119e4 <error@@Base+0x808>
   11ca2:	b.n	11b86 <error@@Base+0x9aa>
   11ca4:	bl	14718 <error@@Base+0x353c>
   11ca8:	cmp	r0, #0
   11caa:	beq.w	11dbc <error@@Base+0xbe0>
   11cae:	ldr	r0, [pc, #340]	; (11e04 <error@@Base+0xc28>)
   11cb0:	add	r0, pc
   11cb2:	bl	119e4 <error@@Base+0x808>
   11cb6:	b.n	11b86 <error@@Base+0x9aa>
   11cb8:	mov	r0, r1
   11cba:	bl	11a24 <error@@Base+0x848>
   11cbe:	b.n	11ba2 <error@@Base+0x9c6>
   11cc0:	ldr	r3, [pc, #324]	; (11e08 <error@@Base+0xc2c>)
   11cc2:	add	r4, sp, #4
   11cc4:	mov	r1, r4
   11cc6:	ldr.w	r3, [r8, r3]
   11cca:	ldr	r0, [r3, #0]
   11ccc:	bl	10f9c <pclose@plt+0xecb8>
   11cd0:	mov	r0, r4
   11cd2:	bl	119e4 <error@@Base+0x808>
   11cd6:	b.n	11b86 <error@@Base+0x9aa>
   11cd8:	mov	r0, r1
   11cda:	bl	e8a0 <pclose@plt+0xc5bc>
   11cde:	cmp	r0, #1
   11ce0:	sbcs.w	r3, r1, #0
   11ce4:	blt.n	11c9a <error@@Base+0xabe>
   11ce6:	ldr	r3, [pc, #264]	; (11df0 <error@@Base+0xc14>)
   11ce8:	ldr.w	r3, [r8, r3]
   11cec:	ldr	r2, [r3, #0]
   11cee:	cmp	r2, #1
   11cf0:	ble.n	11c9a <error@@Base+0xabe>
   11cf2:	subs	r2, #1
   11cf4:	adds.w	r0, r0, #4294967295	; 0xffffffff
   11cf8:	adc.w	r1, r1, #4294967295	; 0xffffffff
   11cfc:	asrs	r3, r2, #31
   11cfe:	b.n	11b6e <error@@Base+0x992>
   11d00:	ldr	r3, [pc, #248]	; (11dfc <error@@Base+0xc20>)
   11d02:	ldr.w	r3, [r8, r3]
   11d06:	ldr	r0, [r3, #0]
   11d08:	bl	bf7c <pclose@plt+0x9c98>
   11d0c:	bl	119e4 <error@@Base+0x808>
   11d10:	b.n	11b86 <error@@Base+0x9aa>
   11d12:	ldr	r3, [pc, #232]	; (11dfc <error@@Base+0xc20>)
   11d14:	ldr.w	r3, [r8, r3]
   11d18:	ldr	r0, [r3, #0]
   11d1a:	bl	bf7c <pclose@plt+0x9c98>
   11d1e:	bl	aa7c <pclose@plt+0x8798>
   11d22:	mov	r4, r0
   11d24:	bl	119e4 <error@@Base+0x808>
   11d28:	mov	r0, r4
   11d2a:	blx	1fa8 <free@plt+0x4>
   11d2e:	b.n	11b86 <error@@Base+0x9aa>
   11d30:	bl	14718 <error@@Base+0x353c>
   11d34:	cmp	r0, #0
   11d36:	beq.n	11dc6 <error@@Base+0xbea>
   11d38:	bl	14724 <error@@Base+0x3548>
   11d3c:	b.n	11c56 <error@@Base+0xa7a>
   11d3e:	mov	r0, r1
   11d40:	bl	e8a0 <pclose@plt+0xc5bc>
   11d44:	mov	r2, r0
   11d46:	mov	r3, r1
   11d48:	orrs	r3, r2
   11d4a:	beq.n	11c9a <error@@Base+0xabe>
   11d4c:	b.n	11c0c <error@@Base+0xa30>
   11d4e:	bl	14718 <error@@Base+0x353c>
   11d52:	cmp	r0, #0
   11d54:	bne.w	11c56 <error@@Base+0xa7a>
   11d58:	bl	be80 <pclose@plt+0x9b9c>
   11d5c:	b.n	11c56 <error@@Base+0xa7a>
   11d5e:	ldr	r0, [pc, #172]	; (11e0c <error@@Base+0xc30>)
   11d60:	add	r0, pc
   11d62:	ldr.w	r3, [r0], #4
   11d66:	cmp	r3, r0
   11d68:	itt	hi
   11d6a:	movhi	r2, r3
   11d6c:	movhi	r4, #0
   11d6e:	bhi.n	11d7e <error@@Base+0xba2>
   11d70:	movs	r2, #0
   11d72:	strb	r2, [r3, #0]
   11d74:	b.n	11b86 <error@@Base+0x9aa>
   11d76:	cmp	r2, r0
   11d78:	mov.w	r4, #1
   11d7c:	beq.n	11dd4 <error@@Base+0xbf8>
   11d7e:	mov	r3, r2
   11d80:	subs	r2, #1
   11d82:	ldrb.w	r1, [r3, #-1]
   11d86:	cmp	r1, #32
   11d88:	beq.n	11d76 <error@@Base+0xb9a>
   11d8a:	cmp	r4, #0
   11d8c:	beq.n	11d70 <error@@Base+0xb94>
   11d8e:	ldr	r2, [pc, #128]	; (11e10 <error@@Base+0xc34>)
   11d90:	add	r2, pc
   11d92:	str	r3, [r2, #0]
   11d94:	b.n	11d70 <error@@Base+0xb94>
   11d96:	ldr	r3, [pc, #100]	; (11dfc <error@@Base+0xc20>)
   11d98:	ldr.w	r3, [r8, r3]
   11d9c:	ldr	r0, [r3, #0]
   11d9e:	bl	be10 <pclose@plt+0x9b2c>
   11da2:	cmp	r0, #0
   11da4:	beq.w	11c9a <error@@Base+0xabe>
   11da8:	bl	bf7c <pclose@plt+0x9c98>
   11dac:	bl	119e4 <error@@Base+0x808>
   11db0:	b.n	11b86 <error@@Base+0x9aa>
   11db2:	mov	r0, r5
   11db4:	mov	r1, r4
   11db6:	bl	10cd4 <pclose@plt+0xe9f0>
   11dba:	b.n	11c56 <error@@Base+0xa7a>
   11dbc:	ldr	r0, [pc, #84]	; (11e14 <error@@Base+0xc38>)
   11dbe:	add	r0, pc
   11dc0:	bl	119e4 <error@@Base+0x808>
   11dc4:	b.n	11b86 <error@@Base+0x9aa>
   11dc6:	ldr	r3, [pc, #52]	; (11dfc <error@@Base+0xc20>)
   11dc8:	ldr.w	r3, [r8, r3]
   11dcc:	ldr	r0, [r3, #0]
   11dce:	bl	bf84 <pclose@plt+0x9ca0>
   11dd2:	b.n	11c56 <error@@Base+0xa7a>
   11dd4:	ldr	r1, [pc, #64]	; (11e18 <error@@Base+0xc3c>)
   11dd6:	mov	r3, r2
   11dd8:	add	r1, pc
   11dda:	str	r2, [r1, #0]
   11ddc:	b.n	11d70 <error@@Base+0xb94>
   11dde:	blx	2018 <__stack_chk_fail@plt>
   11de2:	nop
   11de4:	str	r1, [sp, #1008]	; 0x3f0
   11de6:	movs	r1, r0
   11de8:	lsls	r4, r3, #6
   11dea:	movs	r0, r0
   11dec:	str	r1, [sp, #920]	; 0x398
   11dee:	movs	r1, r0
   11df0:	lsls	r0, r0, #8
   11df2:	movs	r0, r0
   11df4:	str	r1, [sp, #40]	; 0x28
   11df6:	movs	r1, r0
   11df8:	lsls	r0, r7, #10
   11dfa:	movs	r0, r0
   11dfc:	lsls	r4, r2, #5
   11dfe:	movs	r0, r0
   11e00:	subs	r5, #16
   11e02:	movs	r0, r0
   11e04:	subs	r7, #24
   11e06:	movs	r0, r0
   11e08:	lsls	r4, r5, #10
   11e0a:	movs	r0, r0
   11e0c:	b.n	11cf0 <error@@Base+0xb14>
   11e0e:	movs	r1, r0
   11e10:	b.n	11c94 <error@@Base+0xab8>
   11e12:	movs	r1, r0
   11e14:	strb	r6, [r1, #10]
   11e16:	movs	r0, r0
   11e18:	b.n	11c0c <error@@Base+0xa30>
   11e1a:	movs	r1, r0
   11e1c:	push	{r4, r5, lr}
   11e1e:	sub	sp, #12
   11e20:	ldrb	r3, [r0, #0]
   11e22:	ldr	r2, [pc, #220]	; (11f00 <error@@Base+0xd24>)
   11e24:	subs	r3, #80	; 0x50
   11e26:	add	r2, pc
   11e28:	cmp	r3, #32
   11e2a:	bhi.n	11e5a <error@@Base+0xc7e>
   11e2c:	tbb	[pc, r3]
   11e30:	asrs	r7, r2, #20
   11e32:	asrs	r5, r2, #20
   11e34:	asrs	r5, r2, #20
   11e36:	asrs	r5, r2, #20
   11e38:	asrs	r5, r2, #20
   11e3a:	asrs	r5, r2, #20
   11e3c:	asrs	r5, r2, #20
   11e3e:	asrs	r5, r2, #20
   11e40:	asrs	r5, r2, #20
   11e42:	asrs	r7, r2, #20
   11e44:	asrs	r7, r2, #20
   11e46:	asrs	r5, r2, #20
   11e48:	asrs	r5, r2, #20
   11e4a:	asrs	r5, r2, #20
   11e4c:	asrs	r7, r2, #20
   11e4e:	asrs	r5, r2, #20
   11e50:	movs	r7, r2
   11e52:	mov	r0, r5
   11e54:	mvn.w	r3, #2
   11e58:	str	r3, [r1, #0]
   11e5a:	add	sp, #12
   11e5c:	pop	{r4, r5, pc}
   11e5e:	ldrb	r3, [r0, #1]
   11e60:	adds	r5, r0, #1
   11e62:	cmp	r3, #66	; 0x42
   11e64:	beq.n	11ef6 <error@@Base+0xd1a>
   11e66:	subs	r3, #98	; 0x62
   11e68:	uxtb	r4, r3
   11e6a:	cmp	r4, #18
   11e6c:	bhi.n	11ed0 <error@@Base+0xcf4>
   11e6e:	cmp	r3, #18
   11e70:	bhi.n	11ed0 <error@@Base+0xcf4>
   11e72:	add	r4, pc, #8	; (adr r4, 11e7c <error@@Base+0xca0>)
   11e74:	ldr.w	r3, [r4, r3, lsl #2]
   11e78:	add	r4, r3
   11e7a:	bx	r4
   11e7c:	lsls	r3, r3, #1
   11e7e:	movs	r0, r0
   11e80:	lsls	r5, r2, #1
   11e82:	movs	r0, r0
   11e84:	lsls	r5, r2, #1
   11e86:	movs	r0, r0
   11e88:	lsls	r5, r2, #1
   11e8a:	movs	r0, r0
   11e8c:	lsls	r5, r2, #1
   11e8e:	movs	r0, r0
   11e90:	lsls	r5, r2, #1
   11e92:	movs	r0, r0
   11e94:	lsls	r5, r2, #1
   11e96:	movs	r0, r0
   11e98:	lsls	r5, r2, #1
   11e9a:	movs	r0, r0
   11e9c:	lsls	r5, r4, #1
   11e9e:	movs	r0, r0
   11ea0:	lsls	r5, r2, #1
   11ea2:	movs	r0, r0
   11ea4:	lsls	r5, r2, #1
   11ea6:	movs	r0, r0
   11ea8:			; <UNDEFINED> instruction: 0xffd7ffff
   11eac:	lsls	r5, r2, #1
   11eae:	movs	r0, r0
   11eb0:	lsls	r5, r2, #1
   11eb2:	movs	r0, r0
   11eb4:	lsls	r5, r2, #1
   11eb6:	movs	r0, r0
   11eb8:	lsls	r5, r2, #1
   11eba:	movs	r0, r0
   11ebc:	lsls	r5, r2, #1
   11ebe:	movs	r0, r0
   11ec0:	lsls	r5, r2, #1
   11ec2:	movs	r0, r0
   11ec4:	lsls	r5, r1, #1
   11ec6:	movs	r0, r0
   11ec8:	movs	r3, #0
   11eca:	mov	r0, r5
   11ecc:	str	r3, [r1, #0]
   11ece:	b.n	11e5a <error@@Base+0xc7e>
   11ed0:	movs	r3, #0
   11ed2:	str	r3, [r1, #0]
   11ed4:	b.n	11e5a <error@@Base+0xc7e>
   11ed6:	mov.w	r3, #4294967295	; 0xffffffff
   11eda:	mov	r0, r5
   11edc:	str	r3, [r1, #0]
   11ede:	b.n	11e5a <error@@Base+0xc7e>
   11ee0:	ldr	r3, [pc, #32]	; (11f04 <error@@Base+0xd28>)
   11ee2:	str	r1, [sp, #4]
   11ee4:	ldr	r3, [r2, r3]
   11ee6:	ldr	r0, [r3, #0]
   11ee8:	bl	1197c <error@@Base+0x7a0>
   11eec:	ldr	r1, [sp, #4]
   11eee:	mov	r3, r0
   11ef0:	mov	r0, r5
   11ef2:	str	r3, [r1, #0]
   11ef4:	b.n	11e5a <error@@Base+0xc7e>
   11ef6:	mvn.w	r3, #1
   11efa:	mov	r0, r5
   11efc:	str	r3, [r1, #0]
   11efe:	b.n	11e5a <error@@Base+0xc7e>
   11f00:	ldrh	r6, [r5, #50]	; 0x32
   11f02:	movs	r1, r0
   11f04:	lsls	r0, r7, #8
   11f06:	movs	r0, r0
   11f08:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   11f0c:	mov	r6, r1
   11f0e:	ldr	r1, [pc, #876]	; (1227c <error@@Base+0x10a0>)
   11f10:	sub	sp, #16
   11f12:	ldr	r2, [pc, #876]	; (12280 <error@@Base+0x10a4>)
   11f14:	add	r1, pc
   11f16:	ldrb	r3, [r0, #0]
   11f18:	ldr	r7, [pc, #872]	; (12284 <error@@Base+0x10a8>)
   11f1a:	ldr	r2, [r1, r2]
   11f1c:	add	r7, pc
   11f1e:	ldr	r2, [r2, #0]
   11f20:	str	r2, [sp, #12]
   11f22:	mov.w	r2, #0
   11f26:	cmp	r3, #0
   11f28:	beq.n	11fe4 <error@@Base+0xe08>
   11f2a:	ldr.w	r8, [pc, #860]	; 12288 <error@@Base+0x10ac>
   11f2e:	cmp	r3, #63	; 0x3f
   11f30:	mov	r4, r0
   11f32:	mov.w	r5, #0
   11f36:	add	r8, pc
   11f38:	add.w	r9, r8, #4
   11f3c:	bhi.n	11f86 <error@@Base+0xdaa>
   11f3e:	cmp	r3, #36	; 0x24
   11f40:	bls.n	12016 <error@@Base+0xe3a>
   11f42:	sub.w	r2, r3, #37	; 0x25
   11f46:	cmp	r2, #26
   11f48:	bhi.n	12016 <error@@Base+0xe3a>
   11f4a:	tbb	[pc, r2]
   11f4e:	str	r5, [r0, #68]	; 0x44
   11f50:	str	r4, [r4, #68]	; 0x44
   11f52:	str	r4, [r4, #68]	; 0x44
   11f54:	str	r4, [r4, #68]	; 0x44
   11f56:	asrs	r4, r4, #29
   11f58:	str	r4, [r4, #68]	; 0x44
   11f5a:	str	r4, [r4, #68]	; 0x44
   11f5c:	str	r4, [r4, #68]	; 0x44
   11f5e:	str	r4, [r4, #68]	; 0x44
   11f60:	str	r4, [r4, #68]	; 0x44
   11f62:	subs	r4, #100	; 0x64
   11f64:	str	r4, [r4, #68]	; 0x44
   11f66:	str	r4, [r4, #68]	; 0x44
   11f68:	lsls	r0, r6, #1
   11f6a:	add	r1, sp, #4
   11f6c:	str	r5, [sp, #4]
   11f6e:	bl	11e1c <error@@Base+0xc40>
   11f72:	ldr	r1, [sp, #4]
   11f74:	mov	r4, r0
   11f76:	mov	r0, sl
   11f78:	bl	11a90 <error@@Base+0x8b4>
   11f7c:	ldrb.w	r3, [r4, #1]!
   11f80:	cbz	r3, 11fe4 <error@@Base+0xe08>
   11f82:	cmp	r3, #63	; 0x3f
   11f84:	bls.n	11f3e <error@@Base+0xd62>
   11f86:	cmp	r3, #92	; 0x5c
   11f88:	bne.n	12016 <error@@Base+0xe3a>
   11f8a:	ldrb	r3, [r4, #1]
   11f8c:	add	r0, sp, #8
   11f8e:	strb.w	r5, [sp, #9]
   11f92:	strb.w	r3, [sp, #8]
   11f96:	bl	119e4 <error@@Base+0x808>
   11f9a:	ldrb.w	r3, [r4, #2]!
   11f9e:	cmp	r3, #0
   11fa0:	bne.n	11f82 <error@@Base+0xda6>
   11fa2:	b.n	11fe4 <error@@Base+0xe08>
   11fa4:	bl	e8a0 <pclose@plt+0xc5bc>
   11fa8:	orrs.w	r3, r0, r1
   11fac:	beq.n	11fc6 <error@@Base+0xdea>
   11fae:	bl	4558 <pclose@plt+0x2274>
   11fb2:	cmp	r0, #1
   11fb4:	mov	r3, r1
   11fb6:	sbcs.w	r3, r3, #0
   11fba:	blt.n	11fc6 <error@@Base+0xdea>
   11fbc:	bl	e6d0 <pclose@plt+0xc3ec>
   11fc0:	orrs.w	r3, r0, r1
   11fc4:	bne.n	11f7c <error@@Base+0xda0>
   11fc6:	mov	r0, r4
   11fc8:	bl	119a4 <error@@Base+0x7c8>
   11fcc:	mov	r4, r0
   11fce:	ldrb.w	r3, [r4, #1]!
   11fd2:	cmp	r3, #0
   11fd4:	bne.n	11f82 <error@@Base+0xda6>
   11fd6:	b.n	11fe4 <error@@Base+0xe08>
   11fd8:	ldrb.w	sl, [r4, #1]
   11fdc:	adds	r0, r4, #1
   11fde:	cmp.w	sl, #0
   11fe2:	bne.n	11f6a <error@@Base+0xd8e>
   11fe4:	ldr	r0, [pc, #676]	; (1228c <error@@Base+0x10b0>)
   11fe6:	add	r0, pc
   11fe8:	ldr.w	r3, [r0], #4
   11fec:	cmp	r3, r0
   11fee:	beq.w	12138 <error@@Base+0xf5c>
   11ff2:	cmp	r6, #0
   11ff4:	ble.n	11ffe <error@@Base+0xe22>
   11ff6:	adds	r2, r0, r6
   11ff8:	cmp	r3, r2
   11ffa:	it	cs
   11ffc:	subcs	r0, r3, r6
   11ffe:	ldr	r2, [pc, #656]	; (12290 <error@@Base+0x10b4>)
   12000:	ldr	r3, [pc, #636]	; (12280 <error@@Base+0x10a4>)
   12002:	add	r2, pc
   12004:	ldr	r3, [r2, r3]
   12006:	ldr	r2, [r3, #0]
   12008:	ldr	r3, [sp, #12]
   1200a:	eors	r2, r3
   1200c:	bne.w	12278 <error@@Base+0x109c>
   12010:	add	sp, #16
   12012:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   12016:	add	r0, sp, #8
   12018:	strb.w	r3, [sp, #8]
   1201c:	strb.w	r5, [sp, #9]
   12020:	bl	119e4 <error@@Base+0x808>
   12024:	ldrb.w	r3, [r4, #1]!
   12028:	cmp	r3, #0
   1202a:	bne.n	11f82 <error@@Base+0xda6>
   1202c:	b.n	11fe4 <error@@Base+0xe08>
   1202e:	ldrb.w	sl, [r4, #1]
   12032:	adds	r0, r4, #1
   12034:	cmp.w	sl, #0
   12038:	beq.n	11fe4 <error@@Base+0xe08>
   1203a:	add	r1, sp, #4
   1203c:	str	r5, [sp, #4]
   1203e:	bl	11e1c <error@@Base+0xc40>
   12042:	sub.w	sl, sl, #66	; 0x42
   12046:	mov	r4, r0
   12048:	ldr	r0, [sp, #4]
   1204a:	cmp.w	sl, #54	; 0x36
   1204e:	bhi.n	11fc6 <error@@Base+0xdea>
   12050:	add	r3, pc, #8	; (adr r3, 1205c <error@@Base+0xe80>)
   12052:	ldr.w	r2, [r3, sl, lsl #2]
   12056:	add	r3, r2
   12058:	bx	r3
   1205a:	nop
   1205c:	lsls	r7, r0, #4
   1205e:	movs	r0, r0
   12060:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12064:	lsls	r1, r3, #4
   12066:	movs	r0, r0
   12068:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1206c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12070:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12074:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12078:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1207c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12080:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12084:	lsls	r1, r3, #4
   12086:	movs	r0, r0
   12088:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1208c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12090:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12094:	vmaxnm.f32	<illegal reg q15.5>, <illegal reg q12.5>, <illegal reg q15.5>
   12098:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1209c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120a0:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120a4:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120a8:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120ac:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120b0:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120b4:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120b8:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120bc:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120c0:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120c4:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120c8:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120cc:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120d0:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120d4:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120d8:	lsls	r1, r2, #6
   120da:	movs	r0, r0
   120dc:	lsls	r3, r4, #6
   120de:	movs	r0, r0
   120e0:	lsls	r5, r6, #6
   120e2:	movs	r0, r0
   120e4:	lsls	r7, r6, #4
   120e6:	movs	r0, r0
   120e8:	lsls	r7, r2, #5
   120ea:	movs	r0, r0
   120ec:	lsls	r3, r4, #3
   120ee:	movs	r0, r0
   120f0:	lsls	r3, r4, #3
   120f2:	movs	r0, r0
   120f4:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120f8:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   120fc:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12100:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12104:	lsls	r7, r6, #4
   12106:	movs	r0, r0
   12108:	lsls	r1, r4, #5
   1210a:	movs	r0, r0
   1210c:	lsls	r3, r7, #5
   1210e:	movs	r0, r0
   12110:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12114:	lsls	r7, r0, #7
   12116:	movs	r0, r0
   12118:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1211c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12120:	lsls	r7, r0, #4
   12122:	movs	r0, r0
   12124:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12128:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   1212c:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12130:	vminnm.f32	<illegal reg q15.5>, <illegal reg q13.5>, <illegal reg q15.5>
   12134:	lsls	r7, r4, #7
   12136:	movs	r0, r0
   12138:	ldr	r0, [pc, #344]	; (12294 <error@@Base+0x10b8>)
   1213a:	add	r0, pc
   1213c:	b.n	11ffe <error@@Base+0xe22>
   1213e:	ldr	r3, [pc, #344]	; (12298 <error@@Base+0x10bc>)
   12140:	ldr	r3, [r7, r3]
   12142:	ldr	r0, [r3, #0]
   12144:	bl	bf7c <pclose@plt+0x9c98>
   12148:	ldrb	r3, [r0, #0]
   1214a:	subs	r3, #45	; 0x2d
   1214c:	it	eq
   1214e:	ldrbeq	r3, [r0, #1]
   12150:	subs	r0, r3, #0
   12152:	it	ne
   12154:	movne	r0, #1
   12156:	cmp	r0, #0
   12158:	beq.w	11fc6 <error@@Base+0xdea>
   1215c:	ldrb.w	r3, [r4, #1]!
   12160:	b.n	11f80 <error@@Base+0xda4>
   12162:	bl	4558 <pclose@plt+0x2274>
   12166:	ands	r0, r1
   12168:	adds	r0, #1
   1216a:	it	ne
   1216c:	movne	r0, #1
   1216e:	cmp	r0, #0
   12170:	bne.n	1215c <error@@Base+0xf80>
   12172:	b.n	11fc6 <error@@Base+0xdea>
   12174:	ldr	r3, [pc, #292]	; (1229c <error@@Base+0x10c0>)
   12176:	ldr	r3, [r7, r3]
   12178:	ldr	r3, [r3, #0]
   1217a:	cmp	r3, #0
   1217c:	beq.w	11fc6 <error@@Base+0xdea>
   12180:	bl	4558 <pclose@plt+0x2274>
   12184:	adds	r1, #1
   12186:	it	eq
   12188:	cmpeq.w	r0, #4294967295	; 0xffffffff
   1218c:	bne.w	11f7c <error@@Base+0xda0>
   12190:	b.n	11fc6 <error@@Base+0xdea>
   12192:	ldr	r3, [pc, #264]	; (1229c <error@@Base+0x10c0>)
   12194:	ldr	r3, [r7, r3]
   12196:	ldr	r3, [r3, #0]
   12198:	cmp	r3, #0
   1219a:	beq.w	11fc6 <error@@Base+0xdea>
   1219e:	bl	e8a0 <pclose@plt+0xc5bc>
   121a2:	orrs.w	r3, r0, r1
   121a6:	ite	ne
   121a8:	movne	r0, #1
   121aa:	moveq	r0, #0
   121ac:	cmp	r0, #0
   121ae:	bne.n	1215c <error@@Base+0xf80>
   121b0:	b.n	11fc6 <error@@Base+0xdea>
   121b2:	bl	b5d8 <pclose@plt+0x92f4>
   121b6:	cmp	r0, #0
   121b8:	bne.n	1215c <error@@Base+0xf80>
   121ba:	b.n	11fc6 <error@@Base+0xdea>
   121bc:	bl	14718 <error@@Base+0x353c>
   121c0:	cmp	r0, #0
   121c2:	beq.n	12264 <error@@Base+0x1088>
   121c4:	bl	14718 <error@@Base+0x353c>
   121c8:	cmp	r0, #1
   121ca:	ite	le
   121cc:	movle	r0, #0
   121ce:	movgt	r0, #1
   121d0:	cmp	r0, #0
   121d2:	bne.n	1215c <error@@Base+0xf80>
   121d4:	b.n	11fc6 <error@@Base+0xdea>
   121d6:	bl	14718 <error@@Base+0x353c>
   121da:	cmp	r0, #0
   121dc:	bne.w	11f7c <error@@Base+0xda0>
   121e0:	ldr	r3, [pc, #188]	; (122a0 <error@@Base+0x10c4>)
   121e2:	ldr	r3, [r7, r3]
   121e4:	ldr	r0, [r3, #0]
   121e6:	cmp	r0, #0
   121e8:	bne.n	1215c <error@@Base+0xf80>
   121ea:	b.n	11fc6 <error@@Base+0xdea>
   121ec:	ldr.w	r0, [r8]
   121f0:	cmp	r0, r9
   121f2:	ite	ls
   121f4:	movls	r0, #0
   121f6:	movhi	r0, #1
   121f8:	cmp	r0, #0
   121fa:	bne.n	1215c <error@@Base+0xf80>
   121fc:	b.n	11fc6 <error@@Base+0xdea>
   121fe:	bl	11a24 <error@@Base+0x848>
   12202:	ands	r0, r1
   12204:	adds	r0, #1
   12206:	it	ne
   12208:	movne	r0, #1
   1220a:	cmp	r0, #0
   1220c:	bne.n	1215c <error@@Base+0xf80>
   1220e:	b.n	11fc6 <error@@Base+0xdea>
   12210:	ldr	r3, [pc, #144]	; (122a4 <error@@Base+0x10c8>)
   12212:	ldr	r3, [r7, r3]
   12214:	ldr	r0, [r3, #0]
   12216:	subs	r0, #0
   12218:	it	ne
   1221a:	movne	r0, #1
   1221c:	cmp	r0, #0
   1221e:	bne.n	1215c <error@@Base+0xf80>
   12220:	b.n	11fc6 <error@@Base+0xdea>
   12222:	bl	11a24 <error@@Base+0x848>
   12226:	adds	r1, #1
   12228:	it	eq
   1222a:	cmpeq.w	r0, #4294967295	; 0xffffffff
   1222e:	beq.w	11fc6 <error@@Base+0xdea>
   12232:	bl	4558 <pclose@plt+0x2274>
   12236:	cmp	r0, #1
   12238:	sbcs.w	r3, r1, #0
   1223c:	bge.w	11f7c <error@@Base+0xda0>
   12240:	b.n	11fc6 <error@@Base+0xdea>
   12242:	bl	14718 <error@@Base+0x353c>
   12246:	cmp	r0, #0
   12248:	bne.w	11fc6 <error@@Base+0xdea>
   1224c:	ldr	r3, [pc, #72]	; (12298 <error@@Base+0x10bc>)
   1224e:	ldr	r3, [r7, r3]
   12250:	ldr	r0, [r3, #0]
   12252:	bl	be10 <pclose@plt+0x9b2c>
   12256:	subs	r0, #0
   12258:	it	ne
   1225a:	movne	r0, #1
   1225c:	cmp	r0, #0
   1225e:	bne.w	1215c <error@@Base+0xf80>
   12262:	b.n	11fc6 <error@@Base+0xdea>
   12264:	bl	be80 <pclose@plt+0x9b9c>
   12268:	cmp	r0, #1
   1226a:	ite	le
   1226c:	movle	r0, #0
   1226e:	movgt	r0, #1
   12270:	cmp	r0, #0
   12272:	bne.w	1215c <error@@Base+0xf80>
   12276:	b.n	11fc6 <error@@Base+0xdea>
   12278:	blx	2018 <__stack_chk_fail@plt>
   1227c:	ldrh	r0, [r0, #44]	; 0x2c
   1227e:	movs	r1, r0
   12280:	lsls	r4, r3, #6
   12282:	movs	r0, r0
   12284:	ldrh	r0, [r7, #42]	; 0x2a
   12286:	movs	r1, r0
   12288:	b.n	11dc0 <error@@Base+0xbe4>
   1228a:	movs	r1, r0
   1228c:	b.n	11c64 <error@@Base+0xa88>
   1228e:	movs	r1, r0
   12290:	ldrh	r2, [r2, #36]	; 0x24
   12292:	movs	r1, r0
   12294:	strb	r2, [r7, #10]
   12296:	movs	r0, r0
   12298:	lsls	r4, r2, #5
   1229a:	movs	r0, r0
   1229c:	lsls	r0, r2, #6
   1229e:	movs	r0, r0
   122a0:	lsls	r4, r4, #9
   122a2:	movs	r0, r0
   122a4:	lsls	r4, r5, #10
   122a6:	movs	r0, r0
   122a8:	push	{r4, r5, r6, lr}
   122aa:	ldr	r4, [pc, #100]	; (12310 <error@@Base+0x1134>)
   122ac:	ldr	r5, [pc, #100]	; (12314 <error@@Base+0x1138>)
   122ae:	add	r4, pc
   122b0:	add.w	r0, r4, #140	; 0x8c
   122b4:	add	r5, pc
   122b6:	bl	2818 <pclose@plt+0x534>
   122ba:	ldr	r2, [pc, #92]	; (12318 <error@@Base+0x113c>)
   122bc:	ldr	r3, [pc, #92]	; (1231c <error@@Base+0x1140>)
   122be:	ldr	r6, [r5, r2]
   122c0:	str	r0, [r6, #0]
   122c2:	add.w	r0, r4, #60	; 0x3c
   122c6:	ldr	r3, [r5, r3]
   122c8:	ldr	r3, [r3, #0]
   122ca:	cbz	r3, 122ce <error@@Base+0x10f2>
   122cc:	mov	r0, r4
   122ce:	bl	2818 <pclose@plt+0x534>
   122d2:	ldr	r4, [pc, #76]	; (12320 <error@@Base+0x1144>)
   122d4:	ldr	r5, [pc, #76]	; (12324 <error@@Base+0x1148>)
   122d6:	add	r4, pc
   122d8:	add	r5, pc
   122da:	mov	r3, r0
   122dc:	add.w	r0, r4, #192	; 0xc0
   122e0:	str	r3, [r6, #4]
   122e2:	bl	2818 <pclose@plt+0x534>
   122e6:	mov	r3, r0
   122e8:	add.w	r0, r4, #296	; 0x128
   122ec:	str	r3, [r6, #8]
   122ee:	bl	2818 <pclose@plt+0x534>
   122f2:	mov	r3, r0
   122f4:	add.w	r0, r4, #380	; 0x17c
   122f8:	str	r3, [r5, #0]
   122fa:	bl	2818 <pclose@plt+0x534>
   122fe:	mov	r3, r0
   12300:	add.w	r0, r4, #460	; 0x1cc
   12304:	str	r3, [r5, #4]
   12306:	bl	2818 <pclose@plt+0x534>
   1230a:	str	r0, [r5, #8]
   1230c:	pop	{r4, r5, r6, pc}
   1230e:	nop
   12310:	strh	r2, [r6, #10]
   12312:	movs	r0, r0
   12314:	ldrh	r0, [r4, #14]
   12316:	movs	r1, r0
   12318:	lsls	r4, r0, #6
   1231a:	movs	r0, r0
   1231c:	lsls	r4, r1, #7
   1231e:	movs	r0, r0
   12320:	strh	r2, [r1, #10]
   12322:	movs	r0, r0
   12324:	add	r2, sp, #464	; 0x1d0
   12326:	movs	r1, r0
   12328:	ldr	r3, [pc, #28]	; (12348 <error@@Base+0x116c>)
   1232a:	push	{r4}
   1232c:	add	r3, pc
   1232e:	ldrb	r2, [r0, #0]
   12330:	adds	r4, r3, #4
   12332:	str	r4, [r3, #0]
   12334:	cbz	r2, 1233c <error@@Base+0x1160>
   12336:	ldr.w	r4, [sp], #4
   1233a:	b.n	11f08 <error@@Base+0xd2c>
   1233c:	ldr	r0, [pc, #12]	; (1234c <error@@Base+0x1170>)
   1233e:	ldr.w	r4, [sp], #4
   12342:	add	r0, pc
   12344:	bx	lr
   12346:	nop
   12348:	b.n	12694 <error@@Base+0x14b8>
   1234a:	movs	r1, r0
   1234c:	strb	r2, [r6, #2]
   1234e:	movs	r0, r0
   12350:	ldr	r2, [pc, #24]	; (1236c <error@@Base+0x1190>)
   12352:	ldr	r3, [pc, #28]	; (12370 <error@@Base+0x1194>)
   12354:	add	r2, pc
   12356:	add	r3, pc
   12358:	ldr	r0, [r2, #0]
   1235a:	adds	r2, r3, #4
   1235c:	str	r2, [r3, #0]
   1235e:	ldrb	r3, [r0, #0]
   12360:	cbz	r3, 12366 <error@@Base+0x118a>
   12362:	movs	r1, #0
   12364:	b.n	11f08 <error@@Base+0xd2c>
   12366:	ldr	r0, [pc, #12]	; (12374 <error@@Base+0x1198>)
   12368:	add	r0, pc
   1236a:	bx	lr
   1236c:	add	r1, sp, #992	; 0x3e0
   1236e:	movs	r1, r0
   12370:	b.n	12668 <error@@Base+0x148c>
   12372:	movs	r1, r0
   12374:	strb	r4, [r1, #2]
   12376:	movs	r0, r0
   12378:	push	{r4, r5, r6, r7, lr}
   1237a:	sub	sp, #12
   1237c:	ldr	r4, [pc, #112]	; (123f0 <error@@Base+0x1214>)
   1237e:	ldr	r2, [pc, #116]	; (123f4 <error@@Base+0x1218>)
   12380:	add	r4, pc
   12382:	ldr	r3, [pc, #116]	; (123f8 <error@@Base+0x121c>)
   12384:	ldr	r1, [r4, r2]
   12386:	ldr	r2, [r4, r3]
   12388:	ldr	r3, [r1, #0]
   1238a:	ldr	r5, [r2, #0]
   1238c:	cbz	r3, 12394 <error@@Base+0x11b8>
   1238e:	clz	r5, r5
   12392:	lsrs	r5, r5, #5
   12394:	bl	4ce4 <pclose@plt+0x2a00>
   12398:	lsls	r3, r0, #28
   1239a:	bmi.n	123e0 <error@@Base+0x1204>
   1239c:	ldr	r3, [pc, #92]	; (123fc <error@@Base+0x1220>)
   1239e:	ldr	r3, [r4, r3]
   123a0:	ldr.w	r0, [r3, r5, lsl #2]
   123a4:	ldr	r3, [pc, #88]	; (12400 <error@@Base+0x1224>)
   123a6:	ldr	r1, [pc, #92]	; (12404 <error@@Base+0x1228>)
   123a8:	ldr	r2, [pc, #92]	; (12408 <error@@Base+0x122c>)
   123aa:	ldr	r3, [r4, r3]
   123ac:	ldr	r5, [r4, r1]
   123ae:	ldr	r1, [r4, r2]
   123b0:	str	r3, [sp, #4]
   123b2:	ldr	r3, [pc, #88]	; (1240c <error@@Base+0x1230>)
   123b4:	ldr	r6, [r1, #0]
   123b6:	ldrb	r7, [r0, #0]
   123b8:	add	r3, pc
   123ba:	ldr	r1, [sp, #4]
   123bc:	ldr	r2, [r5, #0]
   123be:	adds	r5, r3, #4
   123c0:	str	r5, [r3, #0]
   123c2:	ldr	r1, [r1, #0]
   123c4:	cbz	r7, 123e8 <error@@Base+0x120c>
   123c6:	subs	r2, r2, r6
   123c8:	subs	r1, r2, r1
   123ca:	subs	r1, #2
   123cc:	bl	11f08 <error@@Base+0xd2c>
   123d0:	str	r0, [sp, #4]
   123d2:	ldr	r3, [pc, #60]	; (12410 <error@@Base+0x1234>)
   123d4:	movs	r2, #0
   123d6:	ldr	r0, [sp, #4]
   123d8:	ldr	r3, [r4, r3]
   123da:	str	r2, [r3, #0]
   123dc:	add	sp, #12
   123de:	pop	{r4, r5, r6, r7, pc}
   123e0:	ldr	r3, [pc, #48]	; (12414 <error@@Base+0x1238>)
   123e2:	add	r3, pc
   123e4:	ldr	r0, [r3, #4]
   123e6:	b.n	123a4 <error@@Base+0x11c8>
   123e8:	ldr	r3, [pc, #44]	; (12418 <error@@Base+0x123c>)
   123ea:	add	r3, pc
   123ec:	str	r3, [sp, #4]
   123ee:	b.n	123d2 <error@@Base+0x11f6>
   123f0:	ldrh	r4, [r2, #8]
   123f2:	movs	r1, r0
   123f4:	lsls	r4, r1, #7
   123f6:	movs	r0, r0
   123f8:	lsls	r0, r3, #11
   123fa:	movs	r0, r0
   123fc:	lsls	r4, r0, #6
   123fe:	movs	r0, r0
   12400:	lsls	r4, r6, #9
   12402:	movs	r0, r0
   12404:	lsls	r4, r5, #9
   12406:	movs	r0, r0
   12408:	lsls	r0, r7, #6
   1240a:	movs	r0, r0
   1240c:	b.n	12640 <error@@Base+0x1464>
   1240e:	movs	r1, r0
   12410:	lsls	r4, r4, #9
   12412:	movs	r0, r0
   12414:	add	r1, sp, #424	; 0x1a8
   12416:	movs	r1, r0
   12418:	strb	r2, [r1, #0]
   1241a:	movs	r0, r0
   1241c:	ldr	r2, [pc, #56]	; (12458 <error@@Base+0x127c>)
   1241e:	ldr	r3, [pc, #60]	; (1245c <error@@Base+0x1280>)
   12420:	add	r2, pc
   12422:	ldr	r1, [pc, #60]	; (12460 <error@@Base+0x1284>)
   12424:	push	{r4, r5, r6, r7}
   12426:	add	r3, pc
   12428:	ldr	r0, [r2, #8]
   1242a:	ldr	r4, [pc, #56]	; (12464 <error@@Base+0x1288>)
   1242c:	ldr	r2, [pc, #56]	; (12468 <error@@Base+0x128c>)
   1242e:	ldr	r1, [r3, r1]
   12430:	ldr	r4, [r3, r4]
   12432:	ldr	r6, [r3, r2]
   12434:	ldr	r3, [pc, #52]	; (1246c <error@@Base+0x1290>)
   12436:	ldrb	r5, [r0, #0]
   12438:	add	r3, pc
   1243a:	ldr	r2, [r4, #0]
   1243c:	ldr	r7, [r1, #0]
   1243e:	adds	r4, r3, #4
   12440:	ldr	r1, [r6, #0]
   12442:	str	r4, [r3, #0]
   12444:	cbz	r5, 12450 <error@@Base+0x1274>
   12446:	subs	r2, r2, r7
   12448:	subs	r1, r2, r1
   1244a:	pop	{r4, r5, r6, r7}
   1244c:	subs	r1, #2
   1244e:	b.n	11f08 <error@@Base+0xd2c>
   12450:	ldr	r0, [pc, #28]	; (12470 <error@@Base+0x1294>)
   12452:	pop	{r4, r5, r6, r7}
   12454:	add	r0, pc
   12456:	bx	lr
   12458:	add	r1, sp, #176	; 0xb0
   1245a:	movs	r1, r0
   1245c:	ldrh	r6, [r5, #2]
   1245e:	movs	r1, r0
   12460:	lsls	r0, r7, #6
   12462:	movs	r0, r0
   12464:	lsls	r4, r5, #9
   12466:	movs	r0, r0
   12468:	lsls	r4, r6, #9
   1246a:	movs	r0, r0
   1246c:	b.n	125a0 <error@@Base+0x13c4>
   1246e:	movs	r1, r0
   12470:	ldr	r0, [r4, #120]	; 0x78
   12472:	movs	r0, r0
   12474:	push	{r4, lr}
   12476:	mov	r4, r0
   12478:	ldr	r0, [r0, #4]
   1247a:	cbz	r0, 12480 <error@@Base+0x12a4>
   1247c:	blx	1fa8 <free@plt+0x4>
   12480:	movs	r3, #0
   12482:	mov	r0, r4
   12484:	str	r3, [r4, #4]
   12486:	ldmia.w	sp!, {r4, lr}
   1248a:	b.w	11488 <error@@Base+0x2ac>
   1248e:	nop
   12490:	push	{r4, r5, r6, r7, lr}
   12492:	mov	r6, r2
   12494:	ldr	r2, [pc, #208]	; (12568 <error@@Base+0x138c>)
   12496:	sub	sp, #12
   12498:	ldr	r3, [pc, #208]	; (1256c <error@@Base+0x1390>)
   1249a:	mov	r5, r0
   1249c:	add	r2, pc
   1249e:	ldr	r7, [pc, #208]	; (12570 <error@@Base+0x1394>)
   124a0:	mov	r4, r1
   124a2:	ldr	r3, [r2, r3]
   124a4:	add	r7, pc
   124a6:	ldr	r3, [r3, #0]
   124a8:	str	r3, [sp, #4]
   124aa:	mov.w	r3, #0
   124ae:	cmp	r1, #0
   124b0:	beq.n	1254e <error@@Base+0x1372>
   124b2:	mov	r2, r0
   124b4:	mov	r1, r6
   124b6:	mov	r0, r4
   124b8:	bl	11410 <error@@Base+0x234>
   124bc:	cmp	r0, #0
   124be:	blt.n	1255e <error@@Base+0x1382>
   124c0:	ldr	r0, [r5, #4]
   124c2:	cbz	r0, 124cc <error@@Base+0x12f0>
   124c4:	blx	1fa8 <free@plt+0x4>
   124c8:	movs	r3, #0
   124ca:	str	r3, [r5, #4]
   124cc:	mov	r0, r4
   124ce:	blx	2120 <strlen@plt>
   124d2:	mov	r1, r0
   124d4:	movs	r0, #1
   124d6:	add	r1, r0
   124d8:	bl	27f8 <pclose@plt+0x514>
   124dc:	mov	r1, r4
   124de:	str	r0, [r5, #4]
   124e0:	blx	2078 <strcpy@plt>
   124e4:	str	r6, [r5, #8]
   124e6:	mov	r0, r4
   124e8:	str	r4, [sp, #0]
   124ea:	blx	2120 <strlen@plt>
   124ee:	mov	r6, sp
   124f0:	adds	r5, r4, r0
   124f2:	b.n	12506 <error@@Base+0x132a>
   124f4:	mov	r2, r5
   124f6:	movs	r1, #1
   124f8:	mov	r0, r6
   124fa:	bl	5410 <pclose@plt+0x312c>
   124fe:	blx	2184 <iswupper@plt>
   12502:	cbnz	r0, 12534 <error@@Base+0x1358>
   12504:	ldr	r4, [sp, #0]
   12506:	cmp	r5, r4
   12508:	bhi.n	124f4 <error@@Base+0x1318>
   1250a:	ldr	r2, [pc, #104]	; (12574 <error@@Base+0x1398>)
   1250c:	movs	r1, #0
   1250e:	ldr	r3, [pc, #104]	; (12578 <error@@Base+0x139c>)
   12510:	add	r2, pc
   12512:	str	r1, [r2, #4]
   12514:	ldr	r3, [r7, r3]
   12516:	ldr	r2, [r3, #0]
   12518:	ldr	r3, [pc, #96]	; (1257c <error@@Base+0x13a0>)
   1251a:	movs	r0, #0
   1251c:	add	r3, pc
   1251e:	str	r2, [r3, #0]
   12520:	ldr	r2, [pc, #92]	; (12580 <error@@Base+0x13a4>)
   12522:	ldr	r3, [pc, #72]	; (1256c <error@@Base+0x1390>)
   12524:	add	r2, pc
   12526:	ldr	r3, [r2, r3]
   12528:	ldr	r2, [r3, #0]
   1252a:	ldr	r3, [sp, #4]
   1252c:	eors	r2, r3
   1252e:	bne.n	12564 <error@@Base+0x1388>
   12530:	add	sp, #12
   12532:	pop	{r4, r5, r6, r7, pc}
   12534:	ldr	r1, [pc, #76]	; (12584 <error@@Base+0x13a8>)
   12536:	movs	r2, #1
   12538:	ldr	r3, [pc, #60]	; (12578 <error@@Base+0x139c>)
   1253a:	add	r1, pc
   1253c:	str	r2, [r1, #4]
   1253e:	ldr	r3, [r7, r3]
   12540:	ldr	r2, [r3, #0]
   12542:	cmp	r2, #2
   12544:	itt	ne
   12546:	movne	r0, #0
   12548:	strne	r0, [r1, #0]
   1254a:	bne.n	12520 <error@@Base+0x1344>
   1254c:	b.n	12518 <error@@Base+0x133c>
   1254e:	ldr	r0, [r0, #4]
   12550:	str	r1, [r5, #0]
   12552:	cmp	r0, #0
   12554:	beq.n	124e4 <error@@Base+0x1308>
   12556:	blx	1fa8 <free@plt+0x4>
   1255a:	str	r4, [r5, #4]
   1255c:	b.n	124e4 <error@@Base+0x1308>
   1255e:	mov.w	r0, #4294967295	; 0xffffffff
   12562:	b.n	12520 <error@@Base+0x1344>
   12564:	blx	2018 <__stack_chk_fail@plt>
   12568:	strh	r0, [r7, #62]	; 0x3e
   1256a:	movs	r1, r0
   1256c:	lsls	r4, r3, #6
   1256e:	movs	r0, r0
   12570:	strh	r0, [r6, #62]	; 0x3e
   12572:	movs	r1, r0
   12574:	b.n	12500 <error@@Base+0x1324>
   12576:	movs	r1, r0
   12578:	lsls	r4, r1, #6
   1257a:	movs	r0, r0
   1257c:	b.n	124f0 <error@@Base+0x1314>
   1257e:	movs	r1, r0
   12580:	strh	r0, [r6, #58]	; 0x3a
   12582:	movs	r1, r0
   12584:	b.n	124bc <error@@Base+0x12e0>
   12586:	movs	r1, r0
   12588:	push	{r3, lr}
   1258a:	ldr	r0, [r0, #0]
   1258c:	bl	114f4 <error@@Base+0x318>
   12590:	clz	r0, r0
   12594:	lsrs	r0, r0, #5
   12596:	pop	{r3, pc}
   12598:	push	{r3, r4, r5, r6, r7, lr}
   1259a:	mov	r5, r1
   1259c:	ldr	r4, [r1, #0]
   1259e:	mov	r7, r0
   125a0:	cbz	r4, 125da <error@@Base+0x13fe>
   125a2:	ldrd	r6, r2, [r4]
   125a6:	cmp	r2, r6
   125a8:	it	ge
   125aa:	lslge	r6, r6, #1
   125ac:	blt.n	125d2 <error@@Base+0x13f6>
   125ae:	movs	r1, #16
   125b0:	movs	r0, #1
   125b2:	bl	27f8 <pclose@plt+0x514>
   125b6:	movs	r1, #40	; 0x28
   125b8:	mov	r4, r0
   125ba:	mov	r0, r6
   125bc:	bl	27f8 <pclose@plt+0x514>
   125c0:	movs	r3, #0
   125c2:	str	r3, [r4, #8]
   125c4:	ldr	r2, [r5, #0]
   125c6:	strd	r6, r3, [r4]
   125ca:	str	r0, [r4, #12]
   125cc:	cbz	r2, 125d6 <error@@Base+0x13fa>
   125ce:	str	r4, [r2, #8]
   125d0:	str	r4, [r5, #0]
   125d2:	mov	r0, r4
   125d4:	pop	{r3, r4, r5, r6, r7, pc}
   125d6:	str	r4, [r7, #0]
   125d8:	b.n	125d0 <error@@Base+0x13f4>
   125da:	movs	r6, #1
   125dc:	b.n	125ae <error@@Base+0x13d2>
   125de:	nop
   125e0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   125e4:	mov	sl, r0
   125e6:	ldr	r4, [r0, #8]
   125e8:	mov	r5, r1
   125ea:	cmp	r4, #0
   125ec:	beq.w	127c4 <error@@Base+0x15e8>
   125f0:	ldrd	r8, r9, [r1]
   125f4:	ldrd	r0, r1, [r4, #24]
   125f8:	cmp	r8, r0
   125fa:	sbcs.w	r3, r9, r1
   125fe:	bge.n	12624 <error@@Base+0x1448>
   12600:	ldrd	r2, r3, [r5, #8]
   12604:	cmp	r0, r2
   12606:	sbcs.w	r3, r1, r3
   1260a:	ldr	r3, [r4, #4]
   1260c:	it	lt
   1260e:	strdlt	r0, r1, [r5, #8]
   12612:	cmp	r3, #0
   12614:	beq.n	126aa <error@@Base+0x14ce>
   12616:	mov	r4, r3
   12618:	ldrd	r0, r1, [r4, #24]
   1261c:	cmp	r8, r0
   1261e:	sbcs.w	r3, r9, r1
   12622:	blt.n	12600 <error@@Base+0x1424>
   12624:	ldrd	r6, r7, [r4, #32]
   12628:	cmp	r8, r6
   1262a:	sbcs.w	r3, r9, r7
   1262e:	bge.n	12646 <error@@Base+0x146a>
   12630:	ldrd	r2, r3, [r5, #8]
   12634:	mov	r8, r6
   12636:	mov	r9, r7
   12638:	strd	r6, r7, [r5]
   1263c:	cmp	r6, r2
   1263e:	sbcs.w	r3, r7, r3
   12642:	bge.w	12768 <error@@Base+0x158c>
   12646:	ldr	r3, [r4, #8]
   12648:	cmp	r3, #0
   1264a:	bne.n	12616 <error@@Base+0x143a>
   1264c:	ldrd	r0, r1, [r4, #24]
   12650:	cmp	r8, r0
   12652:	sbcs.w	r3, r9, r1
   12656:	blt.n	126aa <error@@Base+0x14ce>
   12658:	cmp	r7, r9
   1265a:	ittt	eq
   1265c:	cmpeq	r6, r8
   1265e:	ldrdeq	r2, r3, [r5, #8]
   12662:	strdeq	r2, r3, [r4, #32]
   12666:	beq.n	12768 <error@@Base+0x158c>
   12668:	ldr	r6, [r4, #16]
   1266a:	cbz	r6, 12680 <error@@Base+0x14a4>
   1266c:	ldrd	r0, r1, [r5, #8]
   12670:	ldrd	r2, r3, [r6, #24]
   12674:	cmp	r1, r3
   12676:	itt	eq
   12678:	cmpeq	r0, r2
   1267a:	strdeq	r8, r9, [r6, #24]
   1267e:	beq.n	12768 <error@@Base+0x158c>
   12680:	add.w	r1, sl, #4
   12684:	mov	r0, sl
   12686:	bl	12598 <error@@Base+0x13bc>
   1268a:	movs	r1, #40	; 0x28
   1268c:	ldr	r6, [r0, #4]
   1268e:	ldr	r2, [r0, #12]
   12690:	adds	r3, r6, #1
   12692:	str	r3, [r0, #4]
   12694:	ldr	r3, [r4, #16]
   12696:	mla	r6, r1, r6, r2
   1269a:	str	r6, [r4, #8]
   1269c:	str	r4, [r6, #12]
   1269e:	cbz	r3, 126a6 <error@@Base+0x14ca>
   126a0:	str	r3, [r6, #16]
   126a2:	ldr	r3, [r4, #16]
   126a4:	str	r6, [r3, #12]
   126a6:	str	r6, [r4, #16]
   126a8:	b.n	126f6 <error@@Base+0x151a>
   126aa:	ldrd	r6, r7, [r5, #8]
   126ae:	cmp	r7, r1
   126b0:	itt	eq
   126b2:	cmpeq	r6, r0
   126b4:	strdeq	r8, r9, [r4, #24]
   126b8:	beq.n	12768 <error@@Base+0x158c>
   126ba:	ldr	r1, [r4, #12]
   126bc:	cbz	r1, 126ce <error@@Base+0x14f2>
   126be:	ldrd	r2, r3, [r1, #32]
   126c2:	cmp	r3, r9
   126c4:	itt	eq
   126c6:	cmpeq	r2, r8
   126c8:	strdeq	r6, r7, [r1, #32]
   126cc:	beq.n	12768 <error@@Base+0x158c>
   126ce:	add.w	r1, sl, #4
   126d2:	mov	r0, sl
   126d4:	bl	12598 <error@@Base+0x13bc>
   126d8:	movs	r1, #40	; 0x28
   126da:	ldr	r6, [r0, #4]
   126dc:	ldr	r2, [r0, #12]
   126de:	adds	r3, r6, #1
   126e0:	str	r3, [r0, #4]
   126e2:	ldr	r3, [r4, #12]
   126e4:	mla	r6, r1, r6, r2
   126e8:	str	r6, [r4, #4]
   126ea:	str	r4, [r6, #16]
   126ec:	cbz	r3, 126f4 <error@@Base+0x1518>
   126ee:	str	r3, [r6, #12]
   126f0:	ldr	r3, [r4, #12]
   126f2:	str	r6, [r3, #16]
   126f4:	str	r6, [r4, #12]
   126f6:	ldmia.w	r5, {r0, r1, r2, r3}
   126fa:	add.w	r5, r6, #24
   126fe:	mov.w	ip, #0
   12702:	movs	r7, #1
   12704:	str	r4, [r6, #0]
   12706:	str	r7, [r6, #20]
   12708:	stmia.w	r5, {r0, r1, r2, r3}
   1270c:	ldr	r3, [r4, #20]
   1270e:	cmp	r3, #0
   12710:	beq.n	12768 <error@@Base+0x158c>
   12712:	ldr	r3, [r4, #0]
   12714:	ldr	r2, [r3, #4]
   12716:	cmp	r2, r4
   12718:	mov	r0, r2
   1271a:	it	eq
   1271c:	ldreq	r0, [r3, #8]
   1271e:	cbz	r0, 12724 <error@@Base+0x1548>
   12720:	ldr	r1, [r0, #20]
   12722:	cbnz	r1, 1276c <error@@Base+0x1590>
   12724:	ldr	r1, [r4, #8]
   12726:	cmp	r2, r4
   12728:	it	eq
   1272a:	cmpeq	r1, r6
   1272c:	beq.n	127ea <error@@Base+0x160e>
   1272e:	ldr	r2, [r4, #4]
   12730:	cmp	r2, r6
   12732:	beq.n	127a2 <error@@Base+0x15c6>
   12734:	ldr	r2, [r6, #0]
   12736:	ldr	r1, [r2, #4]
   12738:	movs	r0, #0
   1273a:	ldr	r3, [r2, #0]
   1273c:	cmp	r6, r1
   1273e:	str	r0, [r2, #20]
   12740:	mov.w	r2, #1
   12744:	str	r2, [r3, #20]
   12746:	ldr	r2, [r3, #0]
   12748:	beq.n	12782 <error@@Base+0x15a6>
   1274a:	ldr	r1, [r3, #8]
   1274c:	ldr	r0, [r1, #4]
   1274e:	cmp	r2, #0
   12750:	beq.n	127be <error@@Base+0x15e2>
   12752:	ldr	r4, [r2, #4]
   12754:	cmp	r3, r4
   12756:	ite	eq
   12758:	streq	r1, [r2, #4]
   1275a:	strne	r1, [r2, #8]
   1275c:	str	r3, [r1, #4]
   1275e:	str	r0, [r3, #8]
   12760:	str	r2, [r1, #0]
   12762:	str	r1, [r3, #0]
   12764:	cbz	r0, 12768 <error@@Base+0x158c>
   12766:	str	r3, [r0, #0]
   12768:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1276c:	str.w	ip, [r4, #20]
   12770:	mov	r6, r3
   12772:	ldr	r4, [r3, #0]
   12774:	str.w	ip, [r0, #20]
   12778:	str	r7, [r3, #20]
   1277a:	cmp	r4, #0
   1277c:	bne.n	1270c <error@@Base+0x1530>
   1277e:	str	r4, [r3, #20]
   12780:	b.n	12768 <error@@Base+0x158c>
   12782:	ldr	r1, [r3, #4]
   12784:	ldr	r0, [r1, #8]
   12786:	cmp	r2, #0
   12788:	beq.n	12800 <error@@Base+0x1624>
   1278a:	ldr	r4, [r2, #8]
   1278c:	cmp	r3, r4
   1278e:	ite	eq
   12790:	streq	r1, [r2, #8]
   12792:	strne	r1, [r2, #4]
   12794:	str	r3, [r1, #8]
   12796:	str	r0, [r3, #4]
   12798:	str	r2, [r1, #0]
   1279a:	str	r1, [r3, #0]
   1279c:	cmp	r0, #0
   1279e:	bne.n	12766 <error@@Base+0x158a>
   127a0:	b.n	12768 <error@@Base+0x158c>
   127a2:	ldr	r2, [r3, #8]
   127a4:	cmp	r2, r4
   127a6:	bne.n	12734 <error@@Base+0x1558>
   127a8:	ldr	r2, [r6, #8]
   127aa:	str	r6, [r3, #8]
   127ac:	str	r4, [r6, #8]
   127ae:	str	r2, [r4, #4]
   127b0:	str	r3, [r6, #0]
   127b2:	str	r6, [r4, #0]
   127b4:	cbz	r2, 12806 <error@@Base+0x162a>
   127b6:	str	r4, [r2, #0]
   127b8:	mov	r6, r4
   127ba:	ldr	r2, [r4, #0]
   127bc:	b.n	12736 <error@@Base+0x155a>
   127be:	str.w	r1, [sl, #8]
   127c2:	b.n	1275c <error@@Base+0x1580>
   127c4:	adds	r1, r0, #4
   127c6:	movs	r7, #40	; 0x28
   127c8:	bl	12598 <error@@Base+0x13bc>
   127cc:	ldr	r4, [r0, #4]
   127ce:	ldr	r6, [r0, #12]
   127d0:	adds	r3, r4, #1
   127d2:	str	r3, [r0, #4]
   127d4:	ldmia.w	r5, {r0, r1, r2, r3}
   127d8:	mla	r4, r7, r4, r6
   127dc:	add.w	r5, r4, #24
   127e0:	stmia.w	r5, {r0, r1, r2, r3}
   127e4:	strd	r4, r4, [sl, #8]
   127e8:	b.n	12768 <error@@Base+0x158c>
   127ea:	ldr	r2, [r1, #4]
   127ec:	str	r1, [r3, #4]
   127ee:	str	r4, [r1, #4]
   127f0:	str	r2, [r4, #8]
   127f2:	str	r3, [r1, #0]
   127f4:	str	r1, [r4, #0]
   127f6:	cbz	r2, 127fa <error@@Base+0x161e>
   127f8:	str	r4, [r2, #0]
   127fa:	ldr	r6, [r6, #4]
   127fc:	ldr	r2, [r6, #0]
   127fe:	b.n	12736 <error@@Base+0x155a>
   12800:	str.w	r1, [sl, #8]
   12804:	b.n	12794 <error@@Base+0x15b8>
   12806:	mov	r2, r6
   12808:	mov	r6, r4
   1280a:	b.n	12736 <error@@Base+0x155a>
   1280c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12810:	sub	sp, #76	; 0x4c
   12812:	adds	r3, r2, r3
   12814:	ldr	r6, [pc, #292]	; (1293c <error@@Base+0x1760>)
   12816:	mov	fp, r2
   12818:	mov	r9, r2
   1281a:	ldr	r2, [pc, #292]	; (12940 <error@@Base+0x1764>)
   1281c:	add	r6, pc
   1281e:	str	r3, [sp, #36]	; 0x24
   12820:	add.w	r7, r6, #8
   12824:	ldr	r3, [pc, #284]	; (12944 <error@@Base+0x1768>)
   12826:	add	r2, pc
   12828:	ldrd	r4, r5, [sp, #116]	; 0x74
   1282c:	mov	r8, r7
   1282e:	ldr.w	sl, [sp, #112]	; 0x70
   12832:	str	r0, [sp, #16]
   12834:	str	r1, [sp, #20]
   12836:	ldr	r3, [r2, r3]
   12838:	ldr	r3, [r3, #0]
   1283a:	str	r3, [sp, #68]	; 0x44
   1283c:	mov.w	r3, #0
   12840:	strd	r5, r4, [sp, #40]	; 0x28
   12844:	ldrd	r0, r4, [sp, #40]	; 0x28
   12848:	cmp	r0, #0
   1284a:	it	ne
   1284c:	cmpne	r4, #0
   1284e:	beq.n	1291c <error@@Base+0x1740>
   12850:	sub.w	r4, r4, fp
   12854:	ldrd	r2, r3, [sp, #16]
   12858:	sub.w	r6, r0, fp
   1285c:	adds	r5, r4, #1
   1285e:	ldr.w	r1, [sl, r4, lsl #2]
   12862:	adds	r2, r2, r1
   12864:	adc.w	r3, r3, r1, asr #31
   12868:	cmp	r6, r5
   1286a:	strd	r2, r3, [sp, #48]	; 0x30
   1286e:	blt.n	128e6 <error@@Base+0x170a>
   12870:	add.w	r4, sl, r4, lsl #2
   12874:	add	r7, sp, #48	; 0x30
   12876:	adds	r3, r6, #1
   12878:	str	r3, [sp, #32]
   1287a:	ldr.w	r1, [r4], #4
   1287e:	subs	r2, r6, r5
   12880:	clz	r2, r2
   12884:	add.w	ip, r1, #1
   12888:	ldr	r3, [r4, #0]
   1288a:	lsrs	r2, r2, #5
   1288c:	cmp	r3, ip
   1288e:	ite	eq
   12890:	moveq	r3, r2
   12892:	orrne.w	r3, r2, #1
   12896:	cbz	r3, 128dc <error@@Base+0x1700>
   12898:	ldrd	r2, r3, [sp, #16]
   1289c:	adds	r2, r2, r1
   1289e:	adc.w	r3, r3, r1, asr #31
   128a2:	adds	r1, r2, #1
   128a4:	adc.w	r3, r3, #0
   128a8:	str	r1, [sp, #24]
   128aa:	str	r3, [sp, #28]
   128ac:	ldrd	r2, r3, [sp, #24]
   128b0:	ldrd	r0, r1, [sp, #48]	; 0x30
   128b4:	cmp	r0, r2
   128b6:	strd	r2, r3, [sp, #56]	; 0x38
   128ba:	sbcs.w	r3, r1, r3
   128be:	bge.n	128c8 <error@@Base+0x16ec>
   128c0:	mov	r1, r7
   128c2:	mov	r0, r8
   128c4:	bl	125e0 <error@@Base+0x1404>
   128c8:	cmp	r6, r5
   128ca:	ble.n	128dc <error@@Base+0x1700>
   128cc:	ldr	r1, [r4, #0]
   128ce:	ldrd	r2, r3, [sp, #16]
   128d2:	adds	r2, r2, r1
   128d4:	adc.w	r3, r3, r1, asr #31
   128d8:	strd	r2, r3, [sp, #48]	; 0x30
   128dc:	ldr	r3, [sp, #32]
   128de:	adds	r5, #1
   128e0:	cmp	r5, r3
   128e2:	bne.n	1287a <error@@Base+0x169e>
   128e4:	ldr	r0, [sp, #40]	; 0x28
   128e6:	cmp	r9, r0
   128e8:	bcc.n	12932 <error@@Base+0x1756>
   128ea:	ldr	r3, [sp, #36]	; 0x24
   128ec:	cmp	r3, r9
   128ee:	beq.n	1291c <error@@Base+0x1740>
   128f0:	add.w	r9, r9, #1
   128f4:	ldr	r2, [pc, #80]	; (12948 <error@@Base+0x176c>)
   128f6:	movs	r3, #1
   128f8:	str	r3, [sp, #8]
   128fa:	add	r3, sp, #40	; 0x28
   128fc:	add	r2, pc
   128fe:	str	r3, [sp, #4]
   12900:	ldr	r3, [sp, #36]	; 0x24
   12902:	ldr	r4, [r2, #32]
   12904:	ldr	r1, [r2, #28]
   12906:	sub.w	r3, r3, r9
   1290a:	ldr	r0, [r2, #24]
   1290c:	add	r2, sp, #44	; 0x2c
   1290e:	str	r4, [sp, #12]
   12910:	str	r2, [sp, #0]
   12912:	mov	r2, r9
   12914:	bl	114fc <error@@Base+0x320>
   12918:	cmp	r0, #0
   1291a:	bne.n	12844 <error@@Base+0x1668>
   1291c:	ldr	r2, [pc, #44]	; (1294c <error@@Base+0x1770>)
   1291e:	ldr	r3, [pc, #36]	; (12944 <error@@Base+0x1768>)
   12920:	add	r2, pc
   12922:	ldr	r3, [r2, r3]
   12924:	ldr	r2, [r3, #0]
   12926:	ldr	r3, [sp, #68]	; 0x44
   12928:	eors	r2, r3
   1292a:	bne.n	12936 <error@@Base+0x175a>
   1292c:	add	sp, #76	; 0x4c
   1292e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12932:	mov	r9, r0
   12934:	b.n	128f4 <error@@Base+0x1718>
   12936:	blx	2018 <__stack_chk_fail@plt>
   1293a:	nop
   1293c:	b.n	122b0 <error@@Base+0x10d4>
   1293e:	movs	r1, r0
   12940:	strh	r6, [r5, #34]	; 0x22
   12942:	movs	r1, r0
   12944:	lsls	r4, r3, #6
   12946:	movs	r0, r0
   12948:	b.n	130fc <error@@Base+0x1f20>
   1294a:	movs	r1, r0
   1294c:	strh	r4, [r6, #26]
   1294e:	movs	r1, r0
   12950:	ldr	r3, [pc, #16]	; (12964 <error@@Base+0x1788>)
   12952:	movs	r2, #0
   12954:	add	r3, pc
   12956:	strd	r2, r2, [r3, #24]
   1295a:	strd	r2, r2, [r3, #32]
   1295e:	strd	r2, r2, [r3, #40]	; 0x28
   12962:	bx	lr
   12964:	b.n	13068 <error@@Base+0x1e8c>
   12966:	movs	r1, r0
   12968:	push	{r4, r5, r6, lr}
   1296a:	mov	r5, r0
   1296c:	ldr	r4, [pc, #116]	; (129e4 <error@@Base+0x1808>)
   1296e:	ldr	r3, [pc, #120]	; (129e8 <error@@Base+0x180c>)
   12970:	add	r4, pc
   12972:	ldr	r3, [r4, r3]
   12974:	ldr	r3, [r3, #0]
   12976:	cbnz	r3, 129d2 <error@@Base+0x17f6>
   12978:	ldr	r3, [pc, #112]	; (129ec <error@@Base+0x1810>)
   1297a:	add	r3, pc
   1297c:	ldr	r6, [r3, #48]	; 0x30
   1297e:	cbnz	r5, 12986 <error@@Base+0x17aa>
   12980:	cbnz	r6, 129d0 <error@@Base+0x17f4>
   12982:	movs	r2, #1
   12984:	str	r2, [r3, #48]	; 0x30
   12986:	ldr	r3, [pc, #104]	; (129f0 <error@@Base+0x1814>)
   12988:	ldr	r3, [r4, r3]
   1298a:	ldr	r3, [r3, #0]
   1298c:	cbz	r3, 129d8 <error@@Base+0x17fc>
   1298e:	ldr	r3, [pc, #100]	; (129f4 <error@@Base+0x1818>)
   12990:	ldr	r5, [r4, r3]
   12992:	ldr	r3, [r5, #0]
   12994:	cmp	r3, #1
   12996:	it	gt
   12998:	movgt	r4, #0
   1299a:	ble.n	129c6 <error@@Base+0x17ea>
   1299c:	mov	r0, r4
   1299e:	bl	11620 <error@@Base+0x444>
   129a2:	mov	r3, r1
   129a4:	adds	r3, #1
   129a6:	it	eq
   129a8:	cmpeq.w	r0, #4294967295	; 0xffffffff
   129ac:	beq.n	129bc <error@@Base+0x17e0>
   129ae:	bl	bff0 <pclose@plt+0x9d0c>
   129b2:	mov	r0, r4
   129b4:	bl	39ec <pclose@plt+0x1708>
   129b8:	bl	10e44 <pclose@plt+0xeb60>
   129bc:	ldr	r3, [r5, #0]
   129be:	adds	r4, #1
   129c0:	subs	r3, #1
   129c2:	cmp	r3, r4
   129c4:	bgt.n	1299c <error@@Base+0x17c0>
   129c6:	bl	3994 <pclose@plt+0x16b0>
   129ca:	ldr	r3, [pc, #44]	; (129f8 <error@@Base+0x181c>)
   129cc:	add	r3, pc
   129ce:	str	r6, [r3, #48]	; 0x30
   129d0:	pop	{r4, r5, r6, pc}
   129d2:	bl	c91c <pclose@plt+0xa638>
   129d6:	b.n	12978 <error@@Base+0x179c>
   129d8:	bl	c91c <pclose@plt+0xa638>
   129dc:	ldr	r3, [pc, #28]	; (129fc <error@@Base+0x1820>)
   129de:	add	r3, pc
   129e0:	str	r6, [r3, #48]	; 0x30
   129e2:	pop	{r4, r5, r6, pc}
   129e4:	strh	r4, [r4, #24]
   129e6:	movs	r1, r0
   129e8:	lsls	r0, r1, #7
   129ea:	movs	r0, r0
   129ec:	b.n	130a4 <error@@Base+0x1ec8>
   129ee:	movs	r1, r0
   129f0:	lsls	r4, r4, #11
   129f2:	movs	r0, r0
   129f4:	lsls	r0, r0, #8
   129f6:	movs	r0, r0
   129f8:	b.n	1300c <error@@Base+0x1e30>
   129fa:	movs	r1, r0
   129fc:	b.n	12fec <error@@Base+0x1e10>
   129fe:	movs	r1, r0
   12a00:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a04:	sub	sp, #12
   12a06:	ldr	r4, [pc, #228]	; (12aec <error@@Base+0x1910>)
   12a08:	ldr	r3, [pc, #228]	; (12af0 <error@@Base+0x1914>)
   12a0a:	add	r4, pc
   12a0c:	ldr	r5, [r4, r3]
   12a0e:	ldrd	r2, r3, [r5]
   12a12:	strd	r2, r3, [sp]
   12a16:	adds	r3, #1
   12a18:	it	eq
   12a1a:	cmpeq.w	r2, #4294967295	; 0xffffffff
   12a1e:	beq.n	12ab4 <error@@Base+0x18d8>
   12a20:	ldr	r2, [pc, #208]	; (12af4 <error@@Base+0x1918>)
   12a22:	mov.w	r0, #4294967295	; 0xffffffff
   12a26:	ldr	r3, [pc, #208]	; (12af8 <error@@Base+0x191c>)
   12a28:	mov.w	r1, #4294967295	; 0xffffffff
   12a2c:	ldr	r2, [r4, r2]
   12a2e:	strd	r0, r1, [r5]
   12a32:	ldrd	r6, r7, [r2]
   12a36:	strd	r0, r1, [r2]
   12a3a:	ldr	r3, [r4, r3]
   12a3c:	ldr	r3, [r3, #0]
   12a3e:	cmp	r3, #0
   12a40:	beq.n	12ae2 <error@@Base+0x1906>
   12a42:	ldr	r3, [pc, #184]	; (12afc <error@@Base+0x1920>)
   12a44:	ldr	r3, [r4, r3]
   12a46:	ldr	r3, [r3, #0]
   12a48:	cmp	r3, #0
   12a4a:	bne.n	12adc <error@@Base+0x1900>
   12a4c:	ldr	r3, [pc, #176]	; (12b00 <error@@Base+0x1924>)
   12a4e:	ldr	r4, [r4, r3]
   12a50:	ldr	r3, [r4, #0]
   12a52:	cmp	r3, #1
   12a54:	ble.n	12ab4 <error@@Base+0x18d8>
   12a56:	mov.w	sl, #0
   12a5a:	mov	fp, sl
   12a5c:	mov	r0, fp
   12a5e:	mov	r5, fp
   12a60:	bl	11620 <error@@Base+0x444>
   12a64:	add.w	fp, fp, #1
   12a68:	cmp.w	r1, #4294967295	; 0xffffffff
   12a6c:	mov	r8, r0
   12a6e:	it	eq
   12a70:	cmpeq.w	r0, #4294967295	; 0xffffffff
   12a74:	mov	r9, r1
   12a76:	mov	r0, fp
   12a78:	beq.n	12aa6 <error@@Base+0x18ca>
   12a7a:	bl	11620 <error@@Base+0x444>
   12a7e:	cmp	r6, r8
   12a80:	sbcs.w	r3, r7, r9
   12a84:	and.w	ip, r0, r1
   12a88:	mov	lr, r1
   12a8a:	blt.n	12aa6 <error@@Base+0x18ca>
   12a8c:	ldrd	r2, r3, [sp]
   12a90:	cmp	r2, r0
   12a92:	sbcs	r3, r1
   12a94:	ite	lt
   12a96:	movlt	r1, #1
   12a98:	movge	r1, #0
   12a9a:	cmp.w	ip, #4294967295	; 0xffffffff
   12a9e:	it	eq
   12aa0:	orreq.w	r1, r1, #1
   12aa4:	cbnz	r1, 12aba <error@@Base+0x18de>
   12aa6:	ldr	r3, [r4, #0]
   12aa8:	subs	r3, #1
   12aaa:	cmp	r3, fp
   12aac:	bgt.n	12a5c <error@@Base+0x1880>
   12aae:	cmp.w	sl, #0
   12ab2:	bne.n	12ad2 <error@@Base+0x18f6>
   12ab4:	add	sp, #12
   12ab6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12aba:	mov	r0, r8
   12abc:	mov	r1, r9
   12abe:	bl	bff0 <pclose@plt+0x9d0c>
   12ac2:	mov	r0, r5
   12ac4:	mov.w	sl, #1
   12ac8:	bl	39ec <pclose@plt+0x1708>
   12acc:	bl	10e44 <pclose@plt+0xeb60>
   12ad0:	b.n	12aa6 <error@@Base+0x18ca>
   12ad2:	add	sp, #12
   12ad4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ad8:	b.w	3994 <pclose@plt+0x16b0>
   12adc:	bl	c91c <pclose@plt+0xa638>
   12ae0:	b.n	12a4c <error@@Base+0x1870>
   12ae2:	add	sp, #12
   12ae4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ae8:	b.w	c91c <pclose@plt+0xa638>
   12aec:	strh	r2, [r1, #20]
   12aee:	movs	r1, r0
   12af0:	lsls	r0, r2, #5
   12af2:	movs	r0, r0
   12af4:	lsls	r4, r2, #6
   12af6:	movs	r0, r0
   12af8:	lsls	r4, r4, #11
   12afa:	movs	r0, r0
   12afc:	lsls	r0, r1, #7
   12afe:	movs	r0, r0
   12b00:	lsls	r0, r0, #8
   12b02:	movs	r0, r0
   12b04:	push	{r4, r5, r6, lr}
   12b06:	mov	r6, r0
   12b08:	ldr	r4, [r0, #0]
   12b0a:	cbz	r4, 12b20 <error@@Base+0x1944>
   12b0c:	mov	r5, r4
   12b0e:	ldr	r4, [r4, #8]
   12b10:	ldr	r0, [r5, #12]
   12b12:	blx	1fa8 <free@plt+0x4>
   12b16:	mov	r0, r5
   12b18:	blx	1fa8 <free@plt+0x4>
   12b1c:	cmp	r4, #0
   12b1e:	bne.n	12b0c <error@@Base+0x1930>
   12b20:	ldr	r2, [pc, #28]	; (12b40 <error@@Base+0x1964>)
   12b22:	mov.w	r0, #4294967295	; 0xffffffff
   12b26:	mov.w	r1, #4294967295	; 0xffffffff
   12b2a:	movs	r3, #0
   12b2c:	add	r2, pc
   12b2e:	strd	r3, r3, [r6]
   12b32:	strd	r3, r3, [r6, #8]
   12b36:	strd	r0, r1, [r2, #56]	; 0x38
   12b3a:	strd	r0, r1, [r2, #64]	; 0x40
   12b3e:	pop	{r4, r5, r6, pc}
   12b40:	b.n	12e94 <error@@Base+0x1cb8>
   12b42:	movs	r1, r0
   12b44:	ldr	r0, [pc, #88]	; (12ba0 <error@@Base+0x19c4>)
   12b46:	push	{r4, lr}
   12b48:	add	r0, pc
   12b4a:	ldr	r3, [r0, #32]
   12b4c:	lsls	r3, r3, #19
   12b4e:	bpl.n	12b8a <error@@Base+0x19ae>
   12b50:	ldr	r0, [r0, #28]
   12b52:	subs	r0, #0
   12b54:	it	ne
   12b56:	movne	r0, #1
   12b58:	cbnz	r0, 12b6a <error@@Base+0x198e>
   12b5a:	ldr	r3, [pc, #72]	; (12ba4 <error@@Base+0x19c8>)
   12b5c:	add	r3, pc
   12b5e:	ldr	r2, [r3, #8]
   12b60:	cbz	r2, 12b92 <error@@Base+0x19b6>
   12b62:	add.w	r0, r3, #8
   12b66:	bl	12b04 <error@@Base+0x1928>
   12b6a:	ldr	r4, [pc, #60]	; (12ba8 <error@@Base+0x19cc>)
   12b6c:	add	r4, pc
   12b6e:	add.w	r0, r4, #24
   12b72:	bl	12474 <error@@Base+0x1298>
   12b76:	ldr	r3, [r4, #48]	; 0x30
   12b78:	movs	r0, #1
   12b7a:	clz	r3, r3
   12b7e:	lsrs	r3, r3, #5
   12b80:	str	r3, [r4, #48]	; 0x30
   12b82:	ldmia.w	sp!, {r4, lr}
   12b86:	b.w	12968 <error@@Base+0x178c>
   12b8a:	adds	r0, #24
   12b8c:	bl	12588 <error@@Base+0x13ac>
   12b90:	b.n	12b58 <error@@Base+0x197c>
   12b92:	mov	r1, r0
   12b94:	ldr	r0, [pc, #20]	; (12bac <error@@Base+0x19d0>)
   12b96:	ldmia.w	sp!, {r4, lr}
   12b9a:	add	r0, pc
   12b9c:	b.w	111dc <error@@Base>
   12ba0:	b.n	12ebc <error@@Base+0x1ce0>
   12ba2:	movs	r1, r0
   12ba4:	b.n	12e98 <error@@Base+0x1cbc>
   12ba6:	movs	r1, r0
   12ba8:	b.n	12e7c <error@@Base+0x1ca0>
   12baa:	movs	r1, r0
   12bac:	ldrb	r6, [r4, #9]
   12bae:	movs	r0, r0
   12bb0:	ldr	r0, [pc, #8]	; (12bbc <error@@Base+0x19e0>)
   12bb2:	add	r0, pc
   12bb4:	adds	r0, #8
   12bb6:	b.w	12b04 <error@@Base+0x1928>
   12bba:	nop
   12bbc:	b.n	12e04 <error@@Base+0x1c28>
   12bbe:	movs	r1, r0
   12bc0:	ldr	r0, [pc, #8]	; (12bcc <error@@Base+0x19f0>)
   12bc2:	add	r0, pc
   12bc4:	adds	r0, #72	; 0x48
   12bc6:	b.w	12b04 <error@@Base+0x1928>
   12bca:	nop
   12bcc:	b.n	12df4 <error@@Base+0x1c18>
   12bce:	movs	r1, r0
   12bd0:	ldr	r0, [r0, #8]
   12bd2:	cbz	r0, 12bde <error@@Base+0x1a02>
   12bd4:	ldr	r3, [r0, #8]
   12bd6:	cbz	r3, 12bde <error@@Base+0x1a02>
   12bd8:	mov	r0, r3
   12bda:	cmp	r0, #0
   12bdc:	bne.n	12bd4 <error@@Base+0x19f8>
   12bde:	bx	lr
   12be0:	ldr	r0, [r0, #16]
   12be2:	bx	lr
   12be4:	ldr	r0, [r0, #12]
   12be6:	bx	lr
   12be8:	mov	r1, r0
   12bea:	ldr	r0, [r0, #12]
   12bec:	push	{r4, r5, r6, r7}
   12bee:	mov	r4, r2
   12bf0:	mov	r5, r3
   12bf2:	cbz	r0, 12c3a <error@@Base+0x1a5e>
   12bf4:	ldrd	r2, r3, [r0, #32]
   12bf8:	movs	r6, #0
   12bfa:	cmp	r4, r2
   12bfc:	sbcs.w	r3, r5, r3
   12c00:	bge.n	12c26 <error@@Base+0x1a4a>
   12c02:	ldr	r7, [r0, #12]
   12c04:	cbz	r7, 12c36 <error@@Base+0x1a5a>
   12c06:	ldrd	r2, r3, [r7, #32]
   12c0a:	cmp	r4, r2
   12c0c:	sbcs.w	ip, r5, r3
   12c10:	bge.n	12c36 <error@@Base+0x1a5a>
   12c12:	cmp	r6, #2
   12c14:	mov	r0, r7
   12c16:	beq.n	12c3a <error@@Base+0x1a5e>
   12c18:	cmp	r4, r2
   12c1a:	add.w	r6, r6, #1
   12c1e:	sbcs.w	r3, r5, r3
   12c22:	str	r0, [r1, #12]
   12c24:	blt.n	12c02 <error@@Base+0x1a26>
   12c26:	ldr	r0, [r0, #16]
   12c28:	cbz	r0, 12c34 <error@@Base+0x1a58>
   12c2a:	cmp	r6, #2
   12c2c:	beq.n	12c3a <error@@Base+0x1a5e>
   12c2e:	ldrd	r2, r3, [r0, #32]
   12c32:	b.n	12c18 <error@@Base+0x1a3c>
   12c34:	movs	r0, #0
   12c36:	pop	{r4, r5, r6, r7}
   12c38:	bx	lr
   12c3a:	ldr	r0, [r1, #8]
   12c3c:	cmp	r0, #0
   12c3e:	beq.n	12c34 <error@@Base+0x1a58>
   12c40:	ldrd	r2, r3, [r0, #24]
   12c44:	movs	r6, #0
   12c46:	cmp	r4, r2
   12c48:	sbcs.w	r3, r5, r3
   12c4c:	bge.n	12c62 <error@@Base+0x1a86>
   12c4e:	ldr	r3, [r0, #4]
   12c50:	mov	r6, r0
   12c52:	cbz	r3, 12c78 <error@@Base+0x1a9c>
   12c54:	mov	r0, r3
   12c56:	ldrd	r2, r3, [r0, #24]
   12c5a:	cmp	r4, r2
   12c5c:	sbcs.w	r3, r5, r3
   12c60:	blt.n	12c4e <error@@Base+0x1a72>
   12c62:	ldrd	r2, r3, [r0, #32]
   12c66:	cmp	r4, r2
   12c68:	sbcs.w	r3, r5, r3
   12c6c:	blt.n	12c78 <error@@Base+0x1a9c>
   12c6e:	ldr	r3, [r0, #8]
   12c70:	cmp	r3, #0
   12c72:	bne.n	12c54 <error@@Base+0x1a78>
   12c74:	cbz	r6, 12c7e <error@@Base+0x1aa2>
   12c76:	mov	r0, r6
   12c78:	pop	{r4, r5, r6, r7}
   12c7a:	str	r0, [r1, #12]
   12c7c:	bx	lr
   12c7e:	str	r0, [r1, #12]
   12c80:	mov	r0, r6
   12c82:	pop	{r4, r5, r6, r7}
   12c84:	bx	lr
   12c86:	nop
   12c88:	push	{r3, r4, r5, lr}
   12c8a:	mov	r4, r0
   12c8c:	mov	r5, r1
   12c8e:	bl	4ce4 <pclose@plt+0x2a00>
   12c92:	lsls	r3, r0, #28
   12c94:	bpl.n	12c9a <error@@Base+0x1abe>
   12c96:	movs	r0, #0
   12c98:	pop	{r3, r4, r5, pc}
   12c9a:	ldr	r0, [pc, #36]	; (12cc0 <error@@Base+0x1ae4>)
   12c9c:	mov	r2, r4
   12c9e:	mov	r3, r5
   12ca0:	add	r0, pc
   12ca2:	adds	r0, #72	; 0x48
   12ca4:	bl	12be8 <error@@Base+0x1a0c>
   12ca8:	cmp	r0, #0
   12caa:	beq.n	12c96 <error@@Base+0x1aba>
   12cac:	ldrd	r2, r3, [r0, #24]
   12cb0:	cmp	r4, r2
   12cb2:	sbcs.w	r3, r5, r3
   12cb6:	it	ge
   12cb8:	movge	r0, #1
   12cba:	blt.n	12c96 <error@@Base+0x1aba>
   12cbc:	pop	{r3, r4, r5, pc}
   12cbe:	nop
   12cc0:	b.n	12d2c <error@@Base+0x1b50>
   12cc2:	movs	r1, r0
   12cc4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12cc8:	mov	r4, r0
   12cca:	vpush	{d8}
   12cce:	mov	r5, r1
   12cd0:	ldr	r7, [pc, #976]	; (130a4 <error@@Base+0x1ec8>)
   12cd2:	add	r7, pc
   12cd4:	sub	sp, #124	; 0x7c
   12cd6:	str	r2, [sp, #32]
   12cd8:	ldr	r2, [pc, #972]	; (130a8 <error@@Base+0x1ecc>)
   12cda:	str	r3, [sp, #36]	; 0x24
   12cdc:	ldr	r3, [pc, #972]	; (130ac <error@@Base+0x1ed0>)
   12cde:	add	r2, pc
   12ce0:	ldr	r3, [r2, r3]
   12ce2:	ldr	r3, [r3, #0]
   12ce4:	str	r3, [sp, #116]	; 0x74
   12ce6:	mov.w	r3, #0
   12cea:	ldrd	r6, r3, [sp, #176]	; 0xb0
   12cee:	str	r3, [sp, #76]	; 0x4c
   12cf0:	ldr	r3, [sp, #184]	; 0xb8
   12cf2:	str	r3, [sp, #68]	; 0x44
   12cf4:	bl	e6d0 <pclose@plt+0xc3ec>
   12cf8:	ldr	r3, [pc, #948]	; (130b0 <error@@Base+0x1ed4>)
   12cfa:	str	r0, [sp, #16]
   12cfc:	str	r1, [sp, #20]
   12cfe:	ldr	r3, [r7, r3]
   12d00:	mov	ip, r3
   12d02:	ldr	r3, [r3, #0]
   12d04:	lsls	r0, r3, #30
   12d06:	bne.w	13048 <error@@Base+0x1e6c>
   12d0a:	ldrd	r0, r1, [sp, #32]
   12d0e:	mov	r3, r0
   12d10:	ands	r3, r1
   12d12:	adds	r3, #1
   12d14:	it	ne
   12d16:	movne	r3, #1
   12d18:	cmp	r4, r0
   12d1a:	sbcs.w	r2, r5, r1
   12d1e:	str	r3, [sp, #44]	; 0x2c
   12d20:	and.w	r3, r3, #1
   12d24:	it	lt
   12d26:	movlt	r3, #0
   12d28:	cmp	r6, #0
   12d2a:	it	eq
   12d2c:	moveq	r3, #1
   12d2e:	cmp	r3, #0
   12d30:	bne.w	13004 <error@@Base+0x1e28>
   12d34:	ldr	r3, [pc, #892]	; (130b4 <error@@Base+0x1ed8>)
   12d36:	cmp	r6, #0
   12d38:	ldr	r2, [sp, #168]	; 0xa8
   12d3a:	add.w	r8, sp, #84	; 0x54
   12d3e:	add	r3, pc
   12d40:	str	r3, [sp, #52]	; 0x34
   12d42:	add.w	r3, r3, #24
   12d46:	and.w	r2, r2, #1
   12d4a:	str	r2, [sp, #40]	; 0x28
   12d4c:	it	gt
   12d4e:	addgt.w	r6, r6, #4294967295	; 0xffffffff
   12d52:	ldr	r2, [pc, #868]	; (130b8 <error@@Base+0x1edc>)
   12d54:	vmov	s17, r3
   12d58:	add	r3, sp, #80	; 0x50
   12d5a:	mov	fp, ip
   12d5c:	add	r2, pc
   12d5e:	str	r2, [sp, #64]	; 0x40
   12d60:	vmov	s16, r3
   12d64:	add.w	r3, r2, #72	; 0x48
   12d68:	str	r3, [sp, #72]	; 0x48
   12d6a:	ldr	r3, [pc, #848]	; (130bc <error@@Base+0x1ee0>)
   12d6c:	add	r3, pc
   12d6e:	str	r3, [sp, #56]	; 0x38
   12d70:	ldr	r3, [pc, #844]	; (130c0 <error@@Base+0x1ee4>)
   12d72:	add	r3, pc
   12d74:	str	r3, [sp, #60]	; 0x3c
   12d76:	ldr	r3, [sp, #40]	; 0x28
   12d78:	cmp	r3, #0
   12d7a:	beq.w	12f1c <error@@Base+0x1d40>
   12d7e:	vmov	r2, s16
   12d82:	mov	r3, r8
   12d84:	mov	r0, r4
   12d86:	mov	r1, r5
   12d88:	bl	e084 <pclose@plt+0xbda0>
   12d8c:	ldrd	r2, r3, [sp, #16]
   12d90:	mov	sl, r1
   12d92:	orrs.w	r1, r2, r3
   12d96:	mov	r9, r0
   12d98:	it	eq
   12d9a:	strdeq	r4, r5, [sp, #24]
   12d9e:	beq.n	12db0 <error@@Base+0x1bd4>
   12da0:	adds	r3, r2, #1
   12da2:	str	r3, [sp, #16]
   12da4:	ldr	r3, [sp, #20]
   12da6:	strd	r4, r5, [sp, #24]
   12daa:	adc.w	r3, r3, #0
   12dae:	str	r3, [sp, #20]
   12db0:	cmp.w	sl, #4294967295	; 0xffffffff
   12db4:	it	eq
   12db6:	cmpeq.w	r9, #4294967295	; 0xffffffff
   12dba:	beq.w	12f60 <error@@Base+0x1d84>
   12dbe:	ldr	r3, [pc, #772]	; (130c4 <error@@Base+0x1ee8>)
   12dc0:	ldr	r3, [r7, r3]
   12dc2:	ldr	r3, [r3, #0]
   12dc4:	cbz	r3, 12dd8 <error@@Base+0x1bfc>
   12dc6:	sub.w	r4, r9, r4
   12dca:	cmp	r4, #0
   12dcc:	it	lt
   12dce:	neglt	r4, r4
   12dd0:	cmp.w	r4, #2048	; 0x800
   12dd4:	bgt.w	12f7e <error@@Base+0x1da2>
   12dd8:	ldrd	r0, r1, [sp, #24]
   12ddc:	bl	12c88 <error@@Base+0x1aac>
   12de0:	cmp	r0, #0
   12de2:	bne.n	12ee0 <error@@Base+0x1d04>
   12de4:	ldr	r2, [pc, #736]	; (130c8 <error@@Base+0x1eec>)
   12de6:	ldr	r3, [sp, #56]	; 0x38
   12de8:	ldr	r2, [r7, r2]
   12dea:	ldr	r3, [r3, #0]
   12dec:	ldr	r2, [r2, #0]
   12dee:	cmp	r3, #0
   12df0:	bne.w	12f70 <error@@Base+0x1d94>
   12df4:	cmp	r2, #0
   12df6:	bne.w	12fd2 <error@@Base+0x1df6>
   12dfa:	movs	r3, #6
   12dfc:	ldr	r2, [pc, #716]	; (130cc <error@@Base+0x1ef0>)
   12dfe:	ldr	r0, [sp, #84]	; 0x54
   12e00:	ldr	r2, [r7, r2]
   12e02:	ldr	r2, [r2, #0]
   12e04:	cmp	r2, #2
   12e06:	it	eq
   12e08:	orreq.w	r3, r3, #8
   12e0c:	str	r3, [sp, #48]	; 0x30
   12e0e:	mov	r1, r3
   12e10:	bl	92c8 <pclose@plt+0x6fe4>
   12e14:	mov	r5, r0
   12e16:	movs	r0, #1
   12e18:	mov	r1, r5
   12e1a:	bl	27f8 <pclose@plt+0x514>
   12e1e:	mov	r4, r0
   12e20:	mov	r0, r5
   12e22:	bl	92e4 <pclose@plt+0x7000>
   12e26:	ldr	r3, [sp, #48]	; 0x30
   12e28:	ldr	r1, [sp, #80]	; 0x50
   12e2a:	str	r3, [sp, #0]
   12e2c:	mov	r3, r8
   12e2e:	mov	r2, r0
   12e30:	mov	r5, r0
   12e32:	mov	r0, r4
   12e34:	bl	9310 <pclose@plt+0x702c>
   12e38:	ldr	r3, [sp, #168]	; 0xa8
   12e3a:	ands.w	r3, r3, #16
   12e3e:	str	r3, [sp, #48]	; 0x30
   12e40:	bne.n	12e70 <error@@Base+0x1c94>
   12e42:	ldr.w	ip, [pc, #652]	; 130d0 <error@@Base+0x1ef4>
   12e46:	ldrd	r0, r1, [sp, #24]
   12e4a:	add	ip, pc
   12e4c:	ldrd	r2, r3, [ip, #64]	; 0x40
   12e50:	cmp	r0, r2
   12e52:	and.w	r2, r2, r3
   12e56:	sbcs	r1, r3
   12e58:	ite	lt
   12e5a:	movlt	r3, #1
   12e5c:	movge	r3, #0
   12e5e:	cmp.w	r2, #4294967295	; 0xffffffff
   12e62:	ite	ne
   12e64:	movne	r2, r3
   12e66:	orreq.w	r2, r3, #1
   12e6a:	cmp	r2, #0
   12e6c:	beq.w	12fec <error@@Base+0x1e10>
   12e70:	ldr	r0, [pc, #608]	; (130d4 <error@@Base+0x1ef8>)
   12e72:	add	r0, pc
   12e74:	ldr	r3, [r0, #44]	; 0x2c
   12e76:	lsls	r2, r3, #19
   12e78:	bpl.w	12fda <error@@Base+0x1dfe>
   12e7c:	ldr	r0, [r0, #40]	; 0x28
   12e7e:	subs	r0, #0
   12e80:	it	ne
   12e82:	movne	r0, #1
   12e84:	cmp	r0, #0
   12e86:	bne.w	12f8c <error@@Base+0x1db0>
   12e8a:	ldr	r3, [sp, #52]	; 0x34
   12e8c:	ldr	r3, [r3, #32]
   12e8e:	lsls	r3, r3, #19
   12e90:	bpl.w	12fe2 <error@@Base+0x1e06>
   12e94:	ldr	r3, [sp, #52]	; 0x34
   12e96:	ldr	r0, [r3, #28]
   12e98:	subs	r0, #0
   12e9a:	it	ne
   12e9c:	movne	r0, #1
   12e9e:	cbz	r0, 12ed4 <error@@Base+0x1cf8>
   12ea0:	ldr	r2, [sp, #60]	; 0x3c
   12ea2:	movs	r3, #0
   12ea4:	ldr	r1, [r2, #28]
   12ea6:	ldr	r0, [r2, #24]
   12ea8:	ldr	r2, [sp, #168]	; 0xa8
   12eaa:	strd	r3, r2, [sp, #8]
   12eae:	add	r3, sp, #92	; 0x5c
   12eb0:	mov	r2, r4
   12eb2:	str	r3, [sp, #4]
   12eb4:	add	r3, sp, #88	; 0x58
   12eb6:	str	r3, [sp, #0]
   12eb8:	ldr	r3, [sp, #84]	; 0x54
   12eba:	bl	114fc <error@@Base+0x320>
   12ebe:	cbz	r0, 12ed4 <error@@Base+0x1cf8>
   12ec0:	ldr	r3, [sp, #48]	; 0x30
   12ec2:	cmp	r3, #0
   12ec4:	bne.w	13030 <error@@Base+0x1e54>
   12ec8:	ldr	r3, [sp, #172]	; 0xac
   12eca:	subs	r3, #1
   12ecc:	str	r3, [sp, #172]	; 0xac
   12ece:	cmp	r3, #0
   12ed0:	ble.w	13054 <error@@Base+0x1e78>
   12ed4:	mov	r0, r4
   12ed6:	blx	1fa8 <free@plt+0x4>
   12eda:	mov	r0, r5
   12edc:	blx	1fa8 <free@plt+0x4>
   12ee0:	ldr.w	r3, [fp]
   12ee4:	lsls	r1, r3, #30
   12ee6:	bne.w	13048 <error@@Base+0x1e6c>
   12eea:	ldrd	r3, r4, [sp, #32]
   12eee:	cmp	r9, r3
   12ef0:	sbcs.w	r3, sl, r4
   12ef4:	ldr	r3, [sp, #44]	; 0x2c
   12ef6:	and.w	r3, r3, #1
   12efa:	it	lt
   12efc:	movlt	r3, #0
   12efe:	cmp	r6, #0
   12f00:	it	eq
   12f02:	moveq	r3, #1
   12f04:	cmp	r3, #0
   12f06:	bne.n	13008 <error@@Base+0x1e2c>
   12f08:	ldr	r3, [sp, #40]	; 0x28
   12f0a:	cmp	r6, #0
   12f0c:	it	gt
   12f0e:	addgt.w	r6, r6, #4294967295	; 0xffffffff
   12f12:	mov	r4, r9
   12f14:	mov	r5, sl
   12f16:	cmp	r3, #0
   12f18:	bne.w	12d7e <error@@Base+0x1ba2>
   12f1c:	vmov	r2, s16
   12f20:	mov	r3, r8
   12f22:	mov	r0, r4
   12f24:	mov	r1, r5
   12f26:	bl	e15c <pclose@plt+0xbe78>
   12f2a:	ldrd	r2, r3, [sp, #16]
   12f2e:	mov	sl, r1
   12f30:	orrs.w	r1, r2, r3
   12f34:	mov	r9, r0
   12f36:	it	eq
   12f38:	strdeq	r9, sl, [sp, #24]
   12f3c:	beq.w	12db0 <error@@Base+0x1bd4>
   12f40:	adds.w	r3, r2, #4294967295	; 0xffffffff
   12f44:	str	r3, [sp, #16]
   12f46:	ldr	r3, [sp, #20]
   12f48:	strd	r9, sl, [sp, #24]
   12f4c:	adc.w	r3, r3, #4294967295	; 0xffffffff
   12f50:	cmp.w	sl, #4294967295	; 0xffffffff
   12f54:	it	eq
   12f56:	cmpeq.w	r9, #4294967295	; 0xffffffff
   12f5a:	str	r3, [sp, #20]
   12f5c:	bne.w	12dbe <error@@Base+0x1be2>
   12f60:	ldr	r3, [sp, #68]	; 0x44
   12f62:	cmp	r3, #0
   12f64:	beq.n	1304e <error@@Base+0x1e72>
   12f66:	ldr.w	fp, [sp, #172]	; 0xac
   12f6a:	strd	r4, r5, [r3]
   12f6e:	b.n	13014 <error@@Base+0x1e38>
   12f70:	cmp	r2, #0
   12f72:	beq.n	13000 <error@@Base+0x1e24>
   12f74:	cmp	r2, #2
   12f76:	ite	eq
   12f78:	moveq	r3, #1
   12f7a:	movne	r3, #5
   12f7c:	b.n	12dfc <error@@Base+0x1c20>
   12f7e:	ldrd	r0, r1, [sp, #16]
   12f82:	mov	r2, r9
   12f84:	mov	r3, sl
   12f86:	bl	e388 <pclose@plt+0xc0a4>
   12f8a:	b.n	12dd8 <error@@Base+0x1bfc>
   12f8c:	ldr	r2, [sp, #64]	; 0x40
   12f8e:	movs	r3, #0
   12f90:	add.w	ip, sp, #88	; 0x58
   12f94:	ldr	r1, [r2, #40]	; 0x28
   12f96:	ldr	r0, [r2, #36]	; 0x24
   12f98:	ldr	r2, [r2, #44]	; 0x2c
   12f9a:	str	r3, [sp, #8]
   12f9c:	add	r3, sp, #92	; 0x5c
   12f9e:	str.w	ip, [sp]
   12fa2:	str	r3, [sp, #4]
   12fa4:	str	r2, [sp, #12]
   12fa6:	mov	r2, r4
   12fa8:	ldr	r3, [sp, #84]	; 0x54
   12faa:	bl	114fc <error@@Base+0x320>
   12fae:	cmp	r0, #0
   12fb0:	beq.w	12e8a <error@@Base+0x1cae>
   12fb4:	ldrd	r2, r3, [sp, #24]
   12fb8:	strd	r9, sl, [sp, #104]	; 0x68
   12fbc:	cmp	r2, r9
   12fbe:	strd	r2, r3, [sp, #96]	; 0x60
   12fc2:	sbcs.w	r3, r3, sl
   12fc6:	bge.n	12ed4 <error@@Base+0x1cf8>
   12fc8:	ldr	r0, [sp, #72]	; 0x48
   12fca:	add	r1, sp, #96	; 0x60
   12fcc:	bl	125e0 <error@@Base+0x1404>
   12fd0:	b.n	12ed4 <error@@Base+0x1cf8>
   12fd2:	cmp	r2, #2
   12fd4:	it	ne
   12fd6:	movne	r3, #4
   12fd8:	b.n	12dfc <error@@Base+0x1c20>
   12fda:	adds	r0, #36	; 0x24
   12fdc:	bl	12588 <error@@Base+0x13ac>
   12fe0:	b.n	12e84 <error@@Base+0x1ca8>
   12fe2:	vmov	r0, s17
   12fe6:	bl	12588 <error@@Base+0x13ac>
   12fea:	b.n	12e9e <error@@Base+0x1cc2>
   12fec:	ldrd	r2, r3, [ip, #56]	; 0x38
   12ff0:	ldrd	r0, r1, [sp, #24]
   12ff4:	cmp	r0, r2
   12ff6:	sbcs.w	r3, r1, r3
   12ffa:	blt.w	12e8a <error@@Base+0x1cae>
   12ffe:	b.n	12e70 <error@@Base+0x1c94>
   13000:	movs	r3, #7
   13002:	b.n	12dfc <error@@Base+0x1c20>
   13004:	mov	r9, r4
   13006:	mov	sl, r5
   13008:	ldr	r3, [sp, #68]	; 0x44
   1300a:	cbz	r3, 1304e <error@@Base+0x1e72>
   1300c:	ldr.w	fp, [sp, #172]	; 0xac
   13010:	strd	r9, sl, [r3]
   13014:	ldr	r2, [pc, #192]	; (130d8 <error@@Base+0x1efc>)
   13016:	ldr	r3, [pc, #148]	; (130ac <error@@Base+0x1ed0>)
   13018:	add	r2, pc
   1301a:	ldr	r3, [r2, r3]
   1301c:	ldr	r2, [r3, #0]
   1301e:	ldr	r3, [sp, #116]	; 0x74
   13020:	eors	r2, r3
   13022:	bne.n	130a0 <error@@Base+0x1ec4>
   13024:	mov	r0, fp
   13026:	add	sp, #124	; 0x7c
   13028:	vpop	{d8}
   1302c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13030:	ldr	r3, [sp, #92]	; 0x5c
   13032:	mov	r2, r4
   13034:	ldrd	r0, r1, [sp, #24]
   13038:	str	r5, [sp, #0]
   1303a:	str	r3, [sp, #8]
   1303c:	ldr	r3, [sp, #88]	; 0x58
   1303e:	str	r3, [sp, #4]
   13040:	ldr	r3, [sp, #84]	; 0x54
   13042:	bl	1280c <error@@Base+0x1630>
   13046:	b.n	12ed4 <error@@Base+0x1cf8>
   13048:	mov.w	fp, #4294967295	; 0xffffffff
   1304c:	b.n	13014 <error@@Base+0x1e38>
   1304e:	ldr.w	fp, [sp, #172]	; 0xac
   13052:	b.n	13014 <error@@Base+0x1e38>
   13054:	ldr	r3, [pc, #132]	; (130dc <error@@Base+0x1f00>)
   13056:	ldr.w	fp, [sp, #48]	; 0x30
   1305a:	ldr	r3, [r7, r3]
   1305c:	ldr	r3, [r3, #0]
   1305e:	cmp	r3, #1
   13060:	beq.n	13080 <error@@Base+0x1ea4>
   13062:	mov	r0, r4
   13064:	blx	1fa8 <free@plt+0x4>
   13068:	mov	r0, r5
   1306a:	blx	1fa8 <free@plt+0x4>
   1306e:	ldr	r3, [sp, #76]	; 0x4c
   13070:	cmp	r3, #0
   13072:	beq.n	13014 <error@@Base+0x1e38>
   13074:	mov	r1, r3
   13076:	ldrd	r2, r3, [sp, #24]
   1307a:	strd	r2, r3, [r1]
   1307e:	b.n	13014 <error@@Base+0x1e38>
   13080:	ldr	r0, [sp, #60]	; 0x3c
   13082:	adds	r0, #8
   13084:	bl	12b04 <error@@Base+0x1928>
   13088:	ldrd	r6, r3, [sp, #88]	; 0x58
   1308c:	ldrd	r0, r1, [sp, #24]
   13090:	mov	r2, r4
   13092:	str	r5, [sp, #0]
   13094:	strd	r6, r3, [sp, #4]
   13098:	ldr	r3, [sp, #84]	; 0x54
   1309a:	bl	1280c <error@@Base+0x1630>
   1309e:	b.n	13062 <error@@Base+0x1e86>
   130a0:	blx	2018 <__stack_chk_fail@plt>
   130a4:	ldrb	r2, [r0, #31]
   130a6:	movs	r1, r0
   130a8:	ldrb	r6, [r6, #30]
   130aa:	movs	r1, r0
   130ac:	lsls	r4, r3, #6
   130ae:	movs	r0, r0
   130b0:	lsls	r4, r7, #6
   130b2:	movs	r0, r0
   130b4:	svc	150	; 0x96
   130b6:	movs	r1, r0
   130b8:	svc	120	; 0x78
   130ba:	movs	r1, r0
   130bc:	svc	104	; 0x68
   130be:	movs	r1, r0
   130c0:	svc	98	; 0x62
   130c2:	movs	r1, r0
   130c4:	lsls	r0, r2, #6
   130c6:	movs	r0, r0
   130c8:	lsls	r0, r2, #11
   130ca:	movs	r0, r0
   130cc:	lsls	r4, r2, #11
   130ce:	movs	r0, r0
   130d0:	udf	#138	; 0x8a
   130d2:	movs	r1, r0
   130d4:	udf	#98	; 0x62
   130d6:	movs	r1, r0
   130d8:	ldrb	r4, [r7, #17]
   130da:	movs	r1, r0
   130dc:	lsls	r0, r7, #12
   130de:	movs	r0, r0
   130e0:	push	{r3, r4, r5, lr}
   130e2:	mov	r4, r0
   130e4:	mov	r5, r1
   130e6:	bl	4ce4 <pclose@plt+0x2a00>
   130ea:	lsls	r3, r0, #28
   130ec:	bpl.n	130f4 <error@@Base+0x1f18>
   130ee:	mov	r0, r4
   130f0:	mov	r1, r5
   130f2:	pop	{r3, r4, r5, pc}
   130f4:	ldr	r0, [pc, #44]	; (13124 <error@@Base+0x1f48>)
   130f6:	mov	r2, r4
   130f8:	mov	r3, r5
   130fa:	add	r0, pc
   130fc:	adds	r0, #72	; 0x48
   130fe:	bl	12be8 <error@@Base+0x1a0c>
   13102:	cbnz	r0, 13110 <error@@Base+0x1f34>
   13104:	b.n	130ee <error@@Base+0x1f12>
   13106:	ldrd	r4, r5, [r0, #32]
   1310a:	ldr	r0, [r0, #16]
   1310c:	cmp	r0, #0
   1310e:	beq.n	130ee <error@@Base+0x1f12>
   13110:	ldrd	r2, r3, [r0, #24]
   13114:	cmp	r4, r2
   13116:	sbcs.w	r3, r5, r3
   1311a:	bge.n	13106 <error@@Base+0x1f2a>
   1311c:	mov	r0, r4
   1311e:	mov	r1, r5
   13120:	pop	{r3, r4, r5, pc}
   13122:	nop
   13124:	blt.n	130dc <error@@Base+0x1f00>
   13126:	movs	r1, r0
   13128:	push	{r3, r4, r5, lr}
   1312a:	mov	r4, r0
   1312c:	mov	r5, r1
   1312e:	bl	4ce4 <pclose@plt+0x2a00>
   13132:	lsls	r3, r0, #28
   13134:	bpl.n	1313c <error@@Base+0x1f60>
   13136:	mov	r0, r4
   13138:	mov	r1, r5
   1313a:	pop	{r3, r4, r5, pc}
   1313c:	ldr	r0, [pc, #52]	; (13174 <error@@Base+0x1f98>)
   1313e:	mov	r3, r5
   13140:	mov	r2, r4
   13142:	add	r0, pc
   13144:	adds	r0, #72	; 0x48
   13146:	bl	12be8 <error@@Base+0x1a0c>
   1314a:	mov	r3, r0
   1314c:	cbnz	r0, 1315e <error@@Base+0x1f82>
   1314e:	b.n	13136 <error@@Base+0x1f5a>
   13150:	ldr	r3, [r3, #12]
   13152:	adds.w	r4, r0, #4294967295	; 0xffffffff
   13156:	adc.w	r5, r1, #4294967295	; 0xffffffff
   1315a:	cmp	r3, #0
   1315c:	beq.n	13136 <error@@Base+0x1f5a>
   1315e:	ldrd	r0, r1, [r3, #24]
   13162:	cmp	r4, r0
   13164:	sbcs.w	r2, r5, r1
   13168:	blt.n	13136 <error@@Base+0x1f5a>
   1316a:	orrs.w	r2, r0, r1
   1316e:	bne.n	13150 <error@@Base+0x1f74>
   13170:	pop	{r3, r4, r5, pc}
   13172:	nop
   13174:	blt.n	1309c <error@@Base+0x1ec0>
   13176:	movs	r1, r0
   13178:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1317c:	mov	r8, r0
   1317e:	ldr	r7, [sp, #36]	; 0x24
   13180:	mov	r4, r2
   13182:	ldr	r6, [pc, #192]	; (13244 <error@@Base+0x2068>)
   13184:	mov	r9, r1
   13186:	mov	r5, r3
   13188:	add	r6, pc
   1318a:	cbz	r7, 13190 <error@@Base+0x1fb4>
   1318c:	movs	r3, #0
   1318e:	str	r3, [r7, #0]
   13190:	ldr	r3, [pc, #180]	; (13248 <error@@Base+0x206c>)
   13192:	ldr	r3, [r6, r3]
   13194:	ldr	r3, [r3, #0]
   13196:	cmp	r3, #0
   13198:	bne.n	13214 <error@@Base+0x2038>
   1319a:	ldr	r3, [pc, #176]	; (1324c <error@@Base+0x2070>)
   1319c:	ldr	r3, [r6, r3]
   1319e:	ldrd	r2, r3, [r3]
   131a2:	adds	r1, r3, #1
   131a4:	it	eq
   131a6:	cmpeq.w	r2, #4294967295	; 0xffffffff
   131aa:	beq.n	13214 <error@@Base+0x2038>
   131ac:	ldr	r1, [pc, #160]	; (13250 <error@@Base+0x2074>)
   131ae:	ldr	r1, [r6, r1]
   131b0:	ldrd	r0, r1, [r1]
   131b4:	cmp	r8, r0
   131b6:	sbcs.w	r1, r9, r1
   131ba:	bge.n	13214 <error@@Base+0x2038>
   131bc:	cmp	r2, r4
   131be:	sbcs	r3, r5
   131c0:	and.w	r3, r4, r5
   131c4:	ite	lt
   131c6:	movlt	r2, #1
   131c8:	movge	r2, #0
   131ca:	cmp.w	r3, #4294967295	; 0xffffffff
   131ce:	ite	ne
   131d0:	movne	r3, r2
   131d2:	orreq.w	r3, r2, #1
   131d6:	cbnz	r3, 1323e <error@@Base+0x2062>
   131d8:	ldr	r0, [pc, #120]	; (13254 <error@@Base+0x2078>)
   131da:	mov	r2, r8
   131dc:	mov	r3, r9
   131de:	add	r0, pc
   131e0:	adds	r0, #8
   131e2:	bl	12be8 <error@@Base+0x1a0c>
   131e6:	cbz	r0, 13238 <error@@Base+0x205c>
   131e8:	ldrd	r2, r3, [r0, #24]
   131ec:	cmp	r2, r4
   131ee:	sbcs	r3, r5
   131f0:	bge.n	13238 <error@@Base+0x205c>
   131f2:	cbz	r7, 1323e <error@@Base+0x2062>
   131f4:	ldr	r3, [pc, #96]	; (13258 <error@@Base+0x207c>)
   131f6:	movs	r2, #1
   131f8:	str	r2, [r7, #0]
   131fa:	ldr	r3, [r6, r3]
   131fc:	ldr	r3, [r3, #0]
   131fe:	cbz	r3, 13238 <error@@Base+0x205c>
   13200:	ldr	r3, [sp, #32]
   13202:	cbnz	r3, 1323e <error@@Base+0x2062>
   13204:	ldr	r3, [pc, #84]	; (1325c <error@@Base+0x2080>)
   13206:	add	r3, pc
   13208:	ldr	r0, [r3, #48]	; 0x30
   1320a:	clz	r0, r0
   1320e:	lsrs	r0, r0, #5
   13210:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13214:	ldr	r0, [pc, #72]	; (13260 <error@@Base+0x2084>)
   13216:	mov	r2, r8
   13218:	mov	r3, r9
   1321a:	add	r0, pc
   1321c:	adds	r0, #8
   1321e:	bl	12be8 <error@@Base+0x1a0c>
   13222:	cbz	r0, 13238 <error@@Base+0x205c>
   13224:	adds	r3, r5, #1
   13226:	it	eq
   13228:	cmpeq.w	r4, #4294967295	; 0xffffffff
   1322c:	beq.n	131f2 <error@@Base+0x2016>
   1322e:	ldrd	r2, r3, [r0, #24]
   13232:	cmp	r2, r4
   13234:	sbcs	r3, r5
   13236:	blt.n	131f2 <error@@Base+0x2016>
   13238:	movs	r0, #0
   1323a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1323e:	movs	r0, #1
   13240:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13244:	ldrb	r4, [r1, #12]
   13246:	movs	r1, r0
   13248:	lsls	r4, r3, #7
   1324a:	movs	r0, r0
   1324c:	lsls	r0, r2, #5
   1324e:	movs	r0, r0
   13250:	lsls	r4, r2, #6
   13252:	movs	r0, r0
   13254:	bge.n	13244 <error@@Base+0x2068>
   13256:	movs	r1, r0
   13258:	lsls	r0, r7, #12
   1325a:	movs	r0, r0
   1325c:	bge.n	131fc <error@@Base+0x2020>
   1325e:	movs	r1, r0
   13260:	bge.n	131d8 <error@@Base+0x1ffc>
   13262:	movs	r1, r0
   13264:	push	{r3, r4, r5, r6, r7, lr}
   13266:	mov	r4, r0
   13268:	ldr	r7, [pc, #56]	; (132a4 <error@@Base+0x20c8>)
   1326a:	mov	r5, r1
   1326c:	ldr	r6, [pc, #56]	; (132a8 <error@@Base+0x20cc>)
   1326e:	add	r7, pc
   13270:	add.w	r0, r7, #72	; 0x48
   13274:	add	r6, pc
   13276:	bl	12b04 <error@@Base+0x1928>
   1327a:	cbz	r4, 13280 <error@@Base+0x20a4>
   1327c:	ldrb	r3, [r4, #0]
   1327e:	cbnz	r3, 13294 <error@@Base+0x20b8>
   13280:	ldr	r0, [pc, #40]	; (132ac <error@@Base+0x20d0>)
   13282:	add	r0, pc
   13284:	adds	r0, #36	; 0x24
   13286:	bl	12474 <error@@Base+0x1298>
   1328a:	ldr	r3, [pc, #36]	; (132b0 <error@@Base+0x20d4>)
   1328c:	movs	r2, #1
   1328e:	ldr	r3, [r6, r3]
   13290:	str	r2, [r3, #0]
   13292:	pop	{r3, r4, r5, r6, r7, pc}
   13294:	add.w	r0, r7, #36	; 0x24
   13298:	mov	r2, r5
   1329a:	mov	r1, r4
   1329c:	bl	12490 <error@@Base+0x12b4>
   132a0:	b.n	1328a <error@@Base+0x20ae>
   132a2:	nop
   132a4:	bge.n	13374 <error@@Base+0x2198>
   132a6:	movs	r1, r0
   132a8:	ldrb	r0, [r4, #8]
   132aa:	movs	r1, r0
   132ac:	bge.n	13354 <error@@Base+0x2178>
   132ae:	movs	r1, r0
   132b0:	lsls	r0, r6, #7
   132b2:	movs	r0, r0
   132b4:	push	{r3, lr}
   132b6:	bl	4ce4 <pclose@plt+0x2a00>
   132ba:	lsls	r2, r0, #28
   132bc:	bmi.n	132d2 <error@@Base+0x20f6>
   132be:	ldr	r0, [pc, #32]	; (132e0 <error@@Base+0x2104>)
   132c0:	add	r0, pc
   132c2:	ldr	r3, [r0, #44]	; 0x2c
   132c4:	lsls	r3, r3, #19
   132c6:	bpl.n	132d6 <error@@Base+0x20fa>
   132c8:	ldr	r0, [r0, #40]	; 0x28
   132ca:	subs	r0, #0
   132cc:	it	ne
   132ce:	movne	r0, #1
   132d0:	pop	{r3, pc}
   132d2:	movs	r0, #0
   132d4:	pop	{r3, pc}
   132d6:	ldmia.w	sp!, {r3, lr}
   132da:	adds	r0, #36	; 0x24
   132dc:	b.w	12588 <error@@Base+0x13ac>
   132e0:	bge.n	1330c <error@@Base+0x2130>
   132e2:	movs	r1, r0
   132e4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132e8:	mov	r5, r1
   132ea:	ldr	r1, [pc, #920]	; (13684 <error@@Base+0x24a8>)
   132ec:	mov	r9, r3
   132ee:	ldr	r3, [pc, #920]	; (13688 <error@@Base+0x24ac>)
   132f0:	sub	sp, #76	; 0x4c
   132f2:	add	r1, pc
   132f4:	ldr	r4, [pc, #916]	; (1368c <error@@Base+0x24b0>)
   132f6:	mov	r8, r2
   132f8:	mov	r7, r0
   132fa:	ldr	r3, [r1, r3]
   132fc:	add	r4, pc
   132fe:	ldr	r6, [sp, #112]	; 0x70
   13300:	ldr	r3, [r3, #0]
   13302:	str	r3, [sp, #68]	; 0x44
   13304:	mov.w	r3, #0
   13308:	ldr	r3, [r4, #56]	; 0x38
   1330a:	ldr	r2, [r4, #32]
   1330c:	ldrd	r0, r1, [r4, #64]	; 0x40
   13310:	str	r3, [sp, #32]
   13312:	ldr	r3, [r4, #60]	; 0x3c
   13314:	strd	r0, r1, [sp, #24]
   13318:	str	r3, [sp, #36]	; 0x24
   1331a:	ldr	r3, [pc, #884]	; (13690 <error@@Base+0x24b4>)
   1331c:	add	r3, pc
   1331e:	str	r3, [sp, #48]	; 0x30
   13320:	lsls	r3, r2, #19
   13322:	bpl.w	135e2 <error@@Base+0x2406>
   13326:	ldr	r0, [r4, #28]
   13328:	subs	r0, #0
   1332a:	it	ne
   1332c:	movne	r0, #1
   1332e:	cbnz	r0, 1333a <error@@Base+0x215e>
   13330:	bl	132b4 <error@@Base+0x20d8>
   13334:	cmp	r0, #0
   13336:	beq.w	13450 <error@@Base+0x2274>
   1333a:	adds	r0, r7, #1
   1333c:	mov.w	r3, #0
   13340:	mov	r2, r3
   13342:	adc.w	r1, r5, r3
   13346:	bl	e15c <pclose@plt+0xbe78>
   1334a:	cmp	r6, #0
   1334c:	mov	r4, r0
   1334e:	mov	r5, r1
   13350:	blt.w	13468 <error@@Base+0x228c>
   13354:	mov	sl, r0
   13356:	mov	fp, r1
   13358:	beq.n	13372 <error@@Base+0x2196>
   1335a:	movs	r7, #0
   1335c:	movs	r3, #0
   1335e:	mov	r0, sl
   13360:	mov	r1, fp
   13362:	mov	r2, r3
   13364:	bl	e084 <pclose@plt+0xbda0>
   13368:	adds	r7, #1
   1336a:	cmp	r6, r7
   1336c:	mov	sl, r0
   1336e:	mov	fp, r1
   13370:	bne.n	1335c <error@@Base+0x2180>
   13372:	ldr	r7, [pc, #800]	; (13694 <error@@Base+0x24b8>)
   13374:	add	r7, pc
   13376:	ldrd	r2, r3, [r7, #64]	; 0x40
   1337a:	adds	r0, r3, #1
   1337c:	it	eq
   1337e:	cmpeq.w	r2, #4294967295	; 0xffffffff
   13382:	beq.w	1364c <error@@Base+0x2470>
   13386:	cmp.w	r9, #4294967295	; 0xffffffff
   1338a:	it	eq
   1338c:	cmpeq.w	r8, #4294967295	; 0xffffffff
   13390:	beq.w	135b8 <error@@Base+0x23dc>
   13394:	cmp	r8, r2
   13396:	sbcs.w	r1, r9, r3
   1339a:	blt.n	13472 <error@@Base+0x2296>
   1339c:	ldrd	r0, r1, [r7, #56]	; 0x38
   133a0:	cmp	r0, r4
   133a2:	strd	r0, r1, [sp, #40]	; 0x28
   133a6:	sbcs	r1, r5
   133a8:	blt.n	13472 <error@@Base+0x2296>
   133aa:	ldrd	r0, r1, [sp, #40]	; 0x28
   133ae:	cmp	r0, r8
   133b0:	sbcs.w	r1, r1, r9
   133b4:	itt	ge
   133b6:	movge	r8, r2
   133b8:	movge	r9, r3
   133ba:	bge.n	133d0 <error@@Base+0x21f4>
   133bc:	ldr	r1, [pc, #728]	; (13698 <error@@Base+0x24bc>)
   133be:	ldr	r0, [sp, #48]	; 0x30
   133c0:	ldr	r1, [r0, r1]
   133c2:	ldr	r1, [r1, #0]
   133c4:	add.w	r1, r1, r1, lsl #1
   133c8:	adds.w	r8, r8, r1
   133cc:	adc.w	r9, r9, r1, asr #31
   133d0:	and.w	r1, sl, fp
   133d4:	and.w	r0, r8, r9
   133d8:	cmp.w	r1, #4294967295	; 0xffffffff
   133dc:	it	ne
   133de:	cmpne.w	r0, #4294967295	; 0xffffffff
   133e2:	ite	ne
   133e4:	movne	r1, #1
   133e6:	moveq	r1, #0
   133e8:	cmp	r4, r2
   133ea:	sbcs.w	r3, r5, r3
   133ee:	it	ge
   133f0:	ldrdge	r4, r5, [sp, #40]	; 0x28
   133f4:	bge.n	1341c <error@@Base+0x2240>
   133f6:	ldr	r2, [sp, #48]	; 0x30
   133f8:	ldr	r3, [pc, #668]	; (13698 <error@@Base+0x24bc>)
   133fa:	ldr	r3, [r2, r3]
   133fc:	ldr	r2, [r3, #0]
   133fe:	add.w	r2, r2, r2, lsl #1
   13402:	cmp	r4, r2
   13404:	mov.w	r3, r2, asr #31
   13408:	sbcs.w	r0, r5, r3
   1340c:	bge.w	13640 <error@@Base+0x2464>
   13410:	movs	r4, #0
   13412:	movs	r3, #0
   13414:	mov	r5, r4
   13416:	strd	r3, r4, [sp, #24]
   1341a:	mov	r4, r3
   1341c:	cmp	r1, #0
   1341e:	beq.n	134ba <error@@Base+0x22de>
   13420:	cmp	sl, r8
   13422:	sbcs.w	r3, fp, r9
   13426:	itt	lt
   13428:	movlt	r9, fp
   1342a:	movlt	r8, sl
   1342c:	cmp	r4, r8
   1342e:	sbcs.w	r3, r5, r9
   13432:	ite	lt
   13434:	movlt	r3, #1
   13436:	movge	r3, #0
   13438:	cmp	r3, #0
   1343a:	bne.n	134da <error@@Base+0x22fe>
   1343c:	ldr	r3, [pc, #604]	; (1369c <error@@Base+0x24c0>)
   1343e:	ldrd	r1, r2, [sp, #24]
   13442:	add	r3, pc
   13444:	strd	r1, r2, [r3, #64]	; 0x40
   13448:	ldr	r2, [sp, #32]
   1344a:	str	r2, [r3, #56]	; 0x38
   1344c:	ldr	r2, [sp, #36]	; 0x24
   1344e:	str	r2, [r3, #60]	; 0x3c
   13450:	ldr	r2, [pc, #588]	; (136a0 <error@@Base+0x24c4>)
   13452:	ldr	r3, [pc, #564]	; (13688 <error@@Base+0x24ac>)
   13454:	add	r2, pc
   13456:	ldr	r3, [r2, r3]
   13458:	ldr	r2, [r3, #0]
   1345a:	ldr	r3, [sp, #68]	; 0x44
   1345c:	eors	r2, r3
   1345e:	bne.w	13680 <error@@Base+0x24a4>
   13462:	add	sp, #76	; 0x4c
   13464:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13468:	mov.w	sl, #4294967295	; 0xffffffff
   1346c:	mov.w	fp, #4294967295	; 0xffffffff
   13470:	b.n	13372 <error@@Base+0x2196>
   13472:	ldr	r7, [pc, #560]	; (136a4 <error@@Base+0x24c8>)
   13474:	add	r7, pc
   13476:	add.w	r0, r7, #8
   1347a:	bl	12b04 <error@@Base+0x1928>
   1347e:	add.w	r0, r7, #72	; 0x48
   13482:	bl	12b04 <error@@Base+0x1928>
   13486:	ldr	r3, [pc, #528]	; (13698 <error@@Base+0x24bc>)
   13488:	and.w	r1, sl, fp
   1348c:	ldr	r2, [sp, #48]	; 0x30
   1348e:	strd	r4, r5, [sp, #24]
   13492:	ldr	r3, [r2, r3]
   13494:	ldr	r3, [r3, #0]
   13496:	add.w	r3, r3, r3, lsl #1
   1349a:	adds.w	r8, r8, r3
   1349e:	adc.w	r9, r9, r3, asr #31
   134a2:	and.w	r3, r8, r9
   134a6:	cmp.w	r3, #4294967295	; 0xffffffff
   134aa:	it	ne
   134ac:	cmpne.w	r1, #4294967295	; 0xffffffff
   134b0:	ite	ne
   134b2:	movne	r1, #1
   134b4:	moveq	r1, #0
   134b6:	cmp	r1, #0
   134b8:	bne.n	13420 <error@@Base+0x2244>
   134ba:	cmp	r4, r8
   134bc:	sbcs.w	r3, r5, r9
   134c0:	and.w	r3, r8, r9
   134c4:	ite	lt
   134c6:	movlt	r2, #1
   134c8:	movge	r2, #0
   134ca:	cmp.w	r3, #4294967295	; 0xffffffff
   134ce:	ite	ne
   134d0:	movne	r3, r2
   134d2:	orreq.w	r3, r2, #1
   134d6:	cmp	r3, #0
   134d8:	beq.n	1343c <error@@Base+0x2260>
   134da:	ldr	r3, [pc, #460]	; (136a8 <error@@Base+0x24cc>)
   134dc:	mov	ip, r6
   134de:	ldr.w	fp, [pc, #460]	; 136ac <error@@Base+0x24d0>
   134e2:	add	r2, sp, #56	; 0x38
   134e4:	add	r3, pc
   134e6:	str	r2, [sp, #48]	; 0x30
   134e8:	add	fp, pc
   134ea:	ldr	r2, [pc, #452]	; (136b0 <error@@Base+0x24d4>)
   134ec:	ldr	r7, [r3, #32]
   134ee:	mov.w	sl, #0
   134f2:	add	r2, pc
   134f4:	str	r2, [sp, #52]	; 0x34
   134f6:	and.w	r7, r7, #4096	; 0x1000
   134fa:	orr.w	r7, r7, #17
   134fe:	str	r7, [sp, #40]	; 0x28
   13500:	ldrd	r6, r7, [sp, #24]
   13504:	ldr	r3, [sp, #48]	; 0x30
   13506:	mov	r0, r4
   13508:	ldr	r4, [sp, #40]	; 0x28
   1350a:	mov	r2, r8
   1350c:	mov	r1, r5
   1350e:	str.w	sl, [sp, #12]
   13512:	str	r3, [sp, #16]
   13514:	mov	r3, r9
   13516:	strd	sl, ip, [sp, #4]
   1351a:	str	r4, [sp, #0]
   1351c:	bl	12cc4 <error@@Base+0x1ae8>
   13520:	cmp	r0, #0
   13522:	blt.n	13450 <error@@Base+0x2274>
   13524:	ldr	r3, [sp, #52]	; 0x34
   13526:	ldrd	r4, r5, [sp, #56]	; 0x38
   1352a:	ldrd	r2, r3, [r3, #56]	; 0x38
   1352e:	adds	r1, r3, #1
   13530:	it	eq
   13532:	cmpeq.w	r2, #4294967295	; 0xffffffff
   13536:	beq.n	1353e <error@@Base+0x2362>
   13538:	cmp	r2, r4
   1353a:	sbcs	r3, r5
   1353c:	bge.n	13552 <error@@Base+0x2376>
   1353e:	adds.w	r0, r4, #4294967295	; 0xffffffff
   13542:	adc.w	r1, r5, #4294967295	; 0xffffffff
   13546:	bl	12c88 <error@@Base+0x1aac>
   1354a:	cmp	r0, #0
   1354c:	bne.n	1361e <error@@Base+0x2442>
   1354e:	strd	r4, r5, [sp, #32]
   13552:	ldrd	r2, r3, [fp, #64]	; 0x40
   13556:	cmp	r6, r2
   13558:	and.w	r2, r2, r3
   1355c:	sbcs.w	r1, r7, r3
   13560:	ite	lt
   13562:	movlt	r3, #1
   13564:	movge	r3, #0
   13566:	cmp.w	r2, #4294967295	; 0xffffffff
   1356a:	ite	ne
   1356c:	movne	r2, r3
   1356e:	orreq.w	r2, r3, #1
   13572:	cbz	r2, 135b2 <error@@Base+0x23d6>
   13574:	cmp	r6, #1
   13576:	sbcs.w	r3, r7, #0
   1357a:	blt.n	135b2 <error@@Base+0x23d6>
   1357c:	mov	r0, r6
   1357e:	mov	r1, r7
   13580:	bl	12c88 <error@@Base+0x1aac>
   13584:	cbz	r0, 135b2 <error@@Base+0x23d6>
   13586:	movs	r3, #0
   13588:	mov	r0, r6
   1358a:	mov	r2, r3
   1358c:	mov	r1, r7
   1358e:	bl	e15c <pclose@plt+0xbe78>
   13592:	adds	r3, r1, #1
   13594:	mov	r4, r0
   13596:	it	eq
   13598:	cmpeq.w	r0, #4294967295	; 0xffffffff
   1359c:	mov	r5, r1
   1359e:	beq.n	135b2 <error@@Base+0x23d6>
   135a0:	mov	r2, r4
   135a2:	mov	r3, r5
   135a4:	mov	r8, r6
   135a6:	mov	r9, r7
   135a8:	mov	r6, r2
   135aa:	mov	r7, r3
   135ac:	mov.w	ip, #1
   135b0:	b.n	13504 <error@@Base+0x2328>
   135b2:	strd	r6, r7, [sp, #24]
   135b6:	b.n	1343c <error@@Base+0x2260>
   135b8:	ldrd	r0, r1, [r7, #56]	; 0x38
   135bc:	cmp	r0, r4
   135be:	sbcs.w	ip, r1, r5
   135c2:	bge.n	135ec <error@@Base+0x2410>
   135c4:	add.w	r0, r7, #8
   135c8:	bl	12b04 <error@@Base+0x1928>
   135cc:	add.w	r0, r7, #72	; 0x48
   135d0:	bl	12b04 <error@@Base+0x1928>
   135d4:	mov.w	r8, #4294967295	; 0xffffffff
   135d8:	mov.w	r9, #4294967295	; 0xffffffff
   135dc:	strd	r4, r5, [sp, #24]
   135e0:	b.n	134da <error@@Base+0x22fe>
   135e2:	add.w	r0, r4, #24
   135e6:	bl	12588 <error@@Base+0x13ac>
   135ea:	b.n	1332e <error@@Base+0x2152>
   135ec:	cmp	r4, r2
   135ee:	sbcs.w	r3, r5, r3
   135f2:	bge.n	1366c <error@@Base+0x2490>
   135f4:	ldr	r2, [sp, #48]	; 0x30
   135f6:	ldr	r3, [pc, #160]	; (13698 <error@@Base+0x24bc>)
   135f8:	ldr	r3, [r2, r3]
   135fa:	ldr	r2, [r3, #0]
   135fc:	add.w	r2, r2, r2, lsl #1
   13600:	cmp	r4, r2
   13602:	mov.w	r3, r2, asr #31
   13606:	sbcs.w	r1, r5, r3
   1360a:	it	ge
   1360c:	movge	r1, #0
   1360e:	bge.n	13640 <error@@Base+0x2464>
   13610:	movs	r4, #0
   13612:	movs	r3, #0
   13614:	mov	r5, r4
   13616:	strd	r3, r4, [sp, #24]
   1361a:	mov	r4, r3
   1361c:	b.n	134ba <error@@Base+0x22de>
   1361e:	movs	r3, #0
   13620:	mov	r0, r4
   13622:	mov	r1, r5
   13624:	mov	r2, r3
   13626:	bl	e084 <pclose@plt+0xbda0>
   1362a:	cmp.w	r1, #4294967295	; 0xffffffff
   1362e:	it	eq
   13630:	cmpeq.w	r0, #4294967295	; 0xffffffff
   13634:	bne.n	13672 <error@@Base+0x2496>
   13636:	strd	r6, r7, [sp, #24]
   1363a:	strd	r4, r5, [sp, #32]
   1363e:	b.n	1343c <error@@Base+0x2260>
   13640:	subs	r4, r4, r2
   13642:	sbc.w	r5, r5, r3
   13646:	strd	r4, r5, [sp, #24]
   1364a:	b.n	1341c <error@@Base+0x2240>
   1364c:	add.w	r0, r7, #8
   13650:	bl	12b04 <error@@Base+0x1928>
   13654:	add.w	r0, r7, #72	; 0x48
   13658:	bl	12b04 <error@@Base+0x1928>
   1365c:	cmp.w	r9, #4294967295	; 0xffffffff
   13660:	it	eq
   13662:	cmpeq.w	r8, #4294967295	; 0xffffffff
   13666:	bne.w	13486 <error@@Base+0x22aa>
   1366a:	b.n	135d4 <error@@Base+0x23f8>
   1366c:	mov	r4, r0
   1366e:	mov	r5, r1
   13670:	b.n	134da <error@@Base+0x22fe>
   13672:	mov	r2, r6
   13674:	mov	r3, r7
   13676:	mov	r6, r0
   13678:	mov	r7, r1
   1367a:	str	r4, [sp, #32]
   1367c:	str	r5, [sp, #36]	; 0x24
   1367e:	b.n	135a4 <error@@Base+0x23c8>
   13680:	blx	2018 <__stack_chk_fail@plt>
   13684:	ldrb	r2, [r4, #6]
   13686:	movs	r1, r0
   13688:	lsls	r4, r3, #6
   1368a:	movs	r0, r0
   1368c:	bls.n	13640 <error@@Base+0x2464>
   1368e:	movs	r1, r0
   13690:	ldrb	r0, [r7, #5]
   13692:	movs	r1, r0
   13694:	bls.n	13758 <error@@Base+0x257c>
   13696:	movs	r1, r0
   13698:	lsls	r4, r4, #12
   1369a:	movs	r0, r0
   1369c:	bhi.n	135c4 <error@@Base+0x23e8>
   1369e:	movs	r1, r0
   136a0:	ldrb	r0, [r0, #1]
   136a2:	movs	r1, r0
   136a4:	bhi.n	13768 <error@@Base+0x258c>
   136a6:	movs	r1, r0
   136a8:	bvc.n	1368c <error@@Base+0x24b0>
   136aa:	movs	r1, r0
   136ac:	bvc.n	13688 <error@@Base+0x24ac>
   136ae:	movs	r1, r0
   136b0:	bvc.n	13678 <error@@Base+0x249c>
   136b2:	movs	r1, r0
   136b4:	ldr	r2, [pc, #96]	; (13718 <error@@Base+0x253c>)
   136b6:	movs	r1, #0
   136b8:	ldr	r3, [pc, #96]	; (1371c <error@@Base+0x2540>)
   136ba:	add	r2, pc
   136bc:	push	{r4, r5, lr}
   136be:	sub	sp, #36	; 0x24
   136c0:	ldr	r3, [r2, r3]
   136c2:	add	r0, sp, #8
   136c4:	ldr	r3, [r3, #0]
   136c6:	str	r3, [sp, #28]
   136c8:	mov.w	r3, #0
   136cc:	bl	11818 <error@@Base+0x63c>
   136d0:	ldrd	r4, r5, [sp, #8]
   136d4:	adds	r3, r5, #1
   136d6:	it	eq
   136d8:	cmpeq.w	r4, #4294967295	; 0xffffffff
   136dc:	beq.n	136fe <error@@Base+0x2522>
   136de:	mvn.w	r0, #1
   136e2:	bl	11620 <error@@Base+0x444>
   136e6:	mov	r2, r0
   136e8:	mov	r3, r1
   136ea:	mov	r0, r4
   136ec:	mov	r1, r5
   136ee:	mov.w	r4, #4294967295	; 0xffffffff
   136f2:	str	r4, [sp, #0]
   136f4:	bl	132e4 <error@@Base+0x2108>
   136f8:	movs	r0, #1
   136fa:	bl	12968 <error@@Base+0x178c>
   136fe:	ldr	r2, [pc, #32]	; (13720 <error@@Base+0x2544>)
   13700:	ldr	r3, [pc, #24]	; (1371c <error@@Base+0x2540>)
   13702:	add	r2, pc
   13704:	ldr	r3, [r2, r3]
   13706:	ldr	r2, [r3, #0]
   13708:	ldr	r3, [sp, #28]
   1370a:	eors	r2, r3
   1370c:	bne.n	13712 <error@@Base+0x2536>
   1370e:	add	sp, #36	; 0x24
   13710:	pop	{r4, r5, pc}
   13712:	blx	2018 <__stack_chk_fail@plt>
   13716:	nop
   13718:	strb	r2, [r3, #23]
   1371a:	movs	r1, r0
   1371c:	lsls	r4, r3, #6
   1371e:	movs	r0, r0
   13720:	strb	r2, [r2, #22]
   13722:	movs	r1, r0
   13724:	push	{r3, r4, r5, lr}
   13726:	ldr	r4, [pc, #36]	; (1374c <error@@Base+0x2570>)
   13728:	ldr	r5, [pc, #36]	; (13750 <error@@Base+0x2574>)
   1372a:	add	r4, pc
   1372c:	add.w	r0, r4, #8
   13730:	add	r5, pc
   13732:	bl	12b04 <error@@Base+0x1928>
   13736:	ldr	r3, [pc, #28]	; (13754 <error@@Base+0x2578>)
   13738:	movs	r2, #0
   1373a:	str	r2, [r4, #48]	; 0x30
   1373c:	ldr	r3, [r5, r3]
   1373e:	ldr	r3, [r3, #0]
   13740:	cmp	r3, #2
   13742:	beq.n	13746 <error@@Base+0x256a>
   13744:	pop	{r3, r4, r5, pc}
   13746:	ldmia.w	sp!, {r3, r4, r5, lr}
   1374a:	b.n	136b4 <error@@Base+0x24d8>
   1374c:	bpl.n	136a4 <error@@Base+0x24c8>
   1374e:	movs	r1, r0
   13750:	strb	r4, [r4, #21]
   13752:	movs	r1, r0
   13754:	lsls	r0, r7, #12
   13756:	movs	r0, r0
   13758:	push	{r4, r5, r6, lr}
   1375a:	movs	r1, #0
   1375c:	ldr	r5, [pc, #72]	; (137a8 <error@@Base+0x25cc>)
   1375e:	mov	r4, r0
   13760:	ldr	r3, [pc, #72]	; (137ac <error@@Base+0x25d0>)
   13762:	add	r5, pc
   13764:	ldr	r3, [r5, r3]
   13766:	ldr	r0, [r3, #0]
   13768:	bl	63f0 <pclose@plt+0x410c>
   1376c:	bl	6df0 <pclose@plt+0x4b0c>
   13770:	cbz	r0, 13794 <error@@Base+0x25b8>
   13772:	ldr	r6, [pc, #60]	; (137b0 <error@@Base+0x25d4>)
   13774:	mov	r1, r0
   13776:	mov	r2, r4
   13778:	add	r6, pc
   1377a:	add.w	r0, r6, #24
   1377e:	bl	12490 <error@@Base+0x12b4>
   13782:	cmp	r0, #0
   13784:	blt.n	13794 <error@@Base+0x25b8>
   13786:	ldr	r3, [pc, #44]	; (137b4 <error@@Base+0x25d8>)
   13788:	ldr	r3, [r5, r3]
   1378a:	ldr	r3, [r3, #0]
   1378c:	cmp	r3, #2
   1378e:	beq.n	13798 <error@@Base+0x25bc>
   13790:	movs	r0, #1
   13792:	pop	{r4, r5, r6, pc}
   13794:	movs	r0, #0
   13796:	pop	{r4, r5, r6, pc}
   13798:	ldr	r3, [r6, #48]	; 0x30
   1379a:	cmp	r3, #0
   1379c:	bne.n	13790 <error@@Base+0x25b4>
   1379e:	bl	136b4 <error@@Base+0x24d8>
   137a2:	movs	r0, #1
   137a4:	pop	{r4, r5, r6, pc}
   137a6:	nop
   137a8:	strb	r2, [r6, #20]
   137aa:	movs	r1, r0
   137ac:	lsls	r4, r2, #13
   137ae:	movs	r0, r0
   137b0:	bpl.n	1386c <error@@Base+0x2690>
   137b2:	movs	r1, r0
   137b4:	lsls	r0, r7, #12
   137b6:	movs	r0, r0
   137b8:	push	{r4, lr}
   137ba:	ldr	r4, [pc, #36]	; (137e0 <error@@Base+0x2604>)
   137bc:	ldr	r3, [pc, #36]	; (137e4 <error@@Base+0x2608>)
   137be:	add	r4, pc
   137c0:	add	r3, pc
   137c2:	ldr	r2, [r4, #4]
   137c4:	cbnz	r2, 137d0 <error@@Base+0x25f4>
   137c6:	ldr	r2, [pc, #32]	; (137e8 <error@@Base+0x260c>)
   137c8:	ldr	r3, [r3, r2]
   137ca:	ldr	r3, [r3, #0]
   137cc:	str	r3, [r4, #0]
   137ce:	pop	{r4, pc}
   137d0:	add.w	r0, r4, #24
   137d4:	bl	12474 <error@@Base+0x1298>
   137d8:	ldr	r0, [r4, #32]
   137da:	ldmia.w	sp!, {r4, lr}
   137de:	b.n	13758 <error@@Base+0x257c>
   137e0:	bpl.n	13810 <error@@Base+0x2634>
   137e2:	movs	r1, r0
   137e4:	strb	r4, [r2, #19]
   137e6:	movs	r1, r0
   137e8:	lsls	r4, r1, #6
   137ea:	movs	r0, r0
   137ec:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   137f0:	mov	r8, r2
   137f2:	ldr	r2, [pc, #836]	; (13b38 <error@@Base+0x295c>)
   137f4:	sub	sp, #44	; 0x2c
   137f6:	ldr	r3, [pc, #836]	; (13b3c <error@@Base+0x2960>)
   137f8:	mov	r7, r0
   137fa:	add	r2, pc
   137fc:	ldr.w	r9, [pc, #832]	; 13b40 <error@@Base+0x2964>
   13800:	ldr	r3, [r2, r3]
   13802:	add	r9, pc
   13804:	ldr	r3, [r3, #0]
   13806:	str	r3, [sp, #36]	; 0x24
   13808:	mov.w	r3, #0
   1380c:	cbz	r1, 13816 <error@@Base+0x263a>
   1380e:	ldrb	r3, [r1, #0]
   13810:	cmp	r3, #0
   13812:	bne.w	13980 <error@@Base+0x27a4>
   13816:	ldr	r0, [pc, #812]	; (13b44 <error@@Base+0x2968>)
   13818:	orr.w	r7, r7, #16384	; 0x4000
   1381c:	add	r0, pc
   1381e:	ldr	r3, [r0, #32]
   13820:	lsls	r4, r3, #19
   13822:	bpl.w	13ac0 <error@@Base+0x28e4>
   13826:	ldr	r4, [r0, #28]
   13828:	subs	r4, #0
   1382a:	it	ne
   1382c:	movne	r4, #1
   1382e:	cmp	r4, #0
   13830:	beq.w	139fe <error@@Base+0x2822>
   13834:	ldr	r3, [pc, #784]	; (13b48 <error@@Base+0x296c>)
   13836:	add	r3, pc
   13838:	ldr	r3, [r3, #32]
   1383a:	eors	r3, r7
   1383c:	lsls	r0, r3, #19
   1383e:	bmi.w	13b1c <error@@Base+0x2940>
   13842:	ldr	r3, [pc, #776]	; (13b4c <error@@Base+0x2970>)
   13844:	ldr.w	sl, [r9, r3]
   13848:	ldr.w	r3, [sl]
   1384c:	cmp	r3, #1
   1384e:	beq.w	1395a <error@@Base+0x277e>
   13852:	ldr	r2, [pc, #764]	; (13b50 <error@@Base+0x2974>)
   13854:	ldr.w	r2, [r9, r2]
   13858:	ldr	r2, [r2, #0]
   1385a:	cmp	r2, #0
   1385c:	bne.n	1395a <error@@Base+0x277e>
   1385e:	cmp	r3, #2
   13860:	beq.w	1396a <error@@Base+0x278e>
   13864:	ldr	r3, [pc, #748]	; (13b54 <error@@Base+0x2978>)
   13866:	movs	r2, #0
   13868:	add	r3, pc
   1386a:	str	r2, [r3, #48]	; 0x30
   1386c:	bl	1178c <error@@Base+0x5b0>
   13870:	and.w	fp, r7, #1
   13874:	cbz	r0, 138d6 <error@@Base+0x26fa>
   13876:	movs	r4, #0
   13878:	movs	r5, #0
   1387a:	cmp.w	fp, #0
   1387e:	beq.w	13a9e <error@@Base+0x28c2>
   13882:	movs	r3, #0
   13884:	str.w	r8, [sp, #4]
   13888:	str	r3, [sp, #16]
   1388a:	mov	r0, r4
   1388c:	add	r3, sp, #24
   1388e:	mov	r1, r5
   13890:	str	r3, [sp, #12]
   13892:	mov.w	r2, #4294967295	; 0xffffffff
   13896:	mov.w	r3, #4294967295	; 0xffffffff
   1389a:	str	r7, [sp, #0]
   1389c:	str	r3, [sp, #8]
   1389e:	mov.w	r3, #4294967295	; 0xffffffff
   138a2:	strd	r4, r5, [sp, #24]
   138a6:	bl	12cc4 <error@@Base+0x1ae8>
   138aa:	mov	r8, r0
   138ac:	cmp	r0, #0
   138ae:	bne.w	13a7e <error@@Base+0x28a2>
   138b2:	lsls	r4, r7, #29
   138b4:	bpl.w	13aca <error@@Base+0x28ee>
   138b8:	ldr.w	r3, [sl]
   138bc:	cmp	r3, #1
   138be:	beq.n	138ce <error@@Base+0x26f2>
   138c0:	ldr	r3, [pc, #652]	; (13b50 <error@@Base+0x2974>)
   138c2:	ldr.w	r3, [r9, r3]
   138c6:	ldr	r3, [r3, #0]
   138c8:	cmp	r3, #0
   138ca:	beq.w	13a5e <error@@Base+0x2882>
   138ce:	movs	r0, #1
   138d0:	bl	12968 <error@@Base+0x178c>
   138d4:	b.n	13940 <error@@Base+0x2764>
   138d6:	ldr	r3, [pc, #640]	; (13b58 <error@@Base+0x297c>)
   138d8:	ldr.w	r3, [r9, r3]
   138dc:	ldr	r3, [r3, #0]
   138de:	cmp	r3, #1
   138e0:	beq.w	13a62 <error@@Base+0x2886>
   138e4:	cmp	r3, #2
   138e6:	bne.n	139d4 <error@@Base+0x27f8>
   138e8:	ands.w	r6, r7, #16384	; 0x4000
   138ec:	bne.n	139d4 <error@@Base+0x27f8>
   138ee:	cmp.w	fp, #0
   138f2:	beq.w	13a1a <error@@Base+0x283e>
   138f6:	bl	11620 <error@@Base+0x444>
   138fa:	mov	r4, r0
   138fc:	mov	r5, r1
   138fe:	adds	r2, r5, #1
   13900:	it	eq
   13902:	cmpeq.w	r4, #4294967295	; 0xffffffff
   13906:	bne.n	13882 <error@@Base+0x26a6>
   13908:	ldr	r3, [pc, #592]	; (13b5c <error@@Base+0x2980>)
   1390a:	ldr.w	fp, [r9, r3]
   1390e:	b.n	13924 <error@@Base+0x2748>
   13910:	mov	r0, r6
   13912:	bl	11620 <error@@Base+0x444>
   13916:	adds	r2, r1, #1
   13918:	mov	r4, r0
   1391a:	it	eq
   1391c:	cmpeq.w	r0, #4294967295	; 0xffffffff
   13920:	mov	r5, r1
   13922:	bne.n	13882 <error@@Base+0x26a6>
   13924:	ldr.w	r3, [fp]
   13928:	adds	r6, #1
   1392a:	cmp	r6, r3
   1392c:	blt.n	13910 <error@@Base+0x2734>
   1392e:	lsls	r0, r7, #22
   13930:	mov.w	r2, #4294967295	; 0xffffffff
   13934:	mov.w	r3, #4294967295	; 0xffffffff
   13938:	strd	r2, r3, [sp, #24]
   1393c:	bpl.w	13af4 <error@@Base+0x2918>
   13940:	ldr	r2, [pc, #540]	; (13b60 <error@@Base+0x2984>)
   13942:	ldr	r3, [pc, #504]	; (13b3c <error@@Base+0x2960>)
   13944:	add	r2, pc
   13946:	ldr	r3, [r2, r3]
   13948:	ldr	r2, [r3, #0]
   1394a:	ldr	r3, [sp, #36]	; 0x24
   1394c:	eors	r2, r3
   1394e:	bne.w	13b32 <error@@Base+0x2956>
   13952:	mov	r0, r8
   13954:	add	sp, #44	; 0x2c
   13956:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1395a:	movs	r0, #0
   1395c:	bl	12968 <error@@Base+0x178c>
   13960:	ldr.w	r3, [sl]
   13964:	cmp	r3, #2
   13966:	bne.w	13864 <error@@Base+0x2688>
   1396a:	ldr	r3, [pc, #504]	; (13b64 <error@@Base+0x2988>)
   1396c:	add	r3, pc
   1396e:	ldr	r2, [r3, #48]	; 0x30
   13970:	cmp	r2, #0
   13972:	beq.w	13864 <error@@Base+0x2688>
   13976:	movs	r2, #0
   13978:	str	r2, [r3, #48]	; 0x30
   1397a:	bl	136b4 <error@@Base+0x24d8>
   1397e:	b.n	13864 <error@@Base+0x2688>
   13980:	ldr	r4, [pc, #484]	; (13b68 <error@@Base+0x298c>)
   13982:	mov	r2, r0
   13984:	add	r4, pc
   13986:	add.w	r0, r4, #24
   1398a:	bl	12490 <error@@Base+0x12b4>
   1398e:	cmp	r0, #0
   13990:	blt.w	13b2c <error@@Base+0x2950>
   13994:	ldr	r2, [pc, #436]	; (13b4c <error@@Base+0x2970>)
   13996:	ldr	r3, [pc, #440]	; (13b50 <error@@Base+0x2974>)
   13998:	ldr.w	sl, [r9, r2]
   1399c:	ldr.w	r5, [r9, r3]
   139a0:	ldr.w	r2, [sl]
   139a4:	ldr	r3, [r5, #0]
   139a6:	orrs	r3, r2
   139a8:	beq.w	1386c <error@@Base+0x2690>
   139ac:	movs	r0, #0
   139ae:	bl	12968 <error@@Base+0x178c>
   139b2:	add.w	r0, r4, #8
   139b6:	movs	r3, #0
   139b8:	str	r3, [r4, #48]	; 0x30
   139ba:	bl	12b04 <error@@Base+0x1928>
   139be:	ldr.w	r3, [sl]
   139c2:	cmp	r3, #2
   139c4:	beq.n	139ce <error@@Base+0x27f2>
   139c6:	ldr	r3, [r5, #0]
   139c8:	cmp	r3, #0
   139ca:	beq.w	1386c <error@@Base+0x2690>
   139ce:	bl	136b4 <error@@Base+0x24d8>
   139d2:	b.n	1386c <error@@Base+0x2690>
   139d4:	ldr	r3, [pc, #404]	; (13b6c <error@@Base+0x2990>)
   139d6:	ldr.w	r3, [r9, r3]
   139da:	ldr	r0, [r3, #0]
   139dc:	bl	1197c <error@@Base+0x7a0>
   139e0:	mov	r6, r0
   139e2:	bl	11620 <error@@Base+0x444>
   139e6:	mov	r4, r0
   139e8:	mov	r5, r1
   139ea:	cmp.w	fp, #0
   139ee:	beq.n	13a2e <error@@Base+0x2852>
   139f0:	movs	r3, #0
   139f2:	mov	r2, r3
   139f4:	bl	e084 <pclose@plt+0xbda0>
   139f8:	mov	r4, r0
   139fa:	mov	r5, r1
   139fc:	b.n	138fe <error@@Base+0x2722>
   139fe:	mov	r0, r7
   13a00:	bl	13758 <error@@Base+0x257c>
   13a04:	cmp	r0, #0
   13a06:	bne.w	13834 <error@@Base+0x2658>
   13a0a:	ldr	r0, [pc, #356]	; (13b70 <error@@Base+0x2994>)
   13a0c:	mov	r1, r4
   13a0e:	mov.w	r8, #4294967295	; 0xffffffff
   13a12:	add	r0, pc
   13a14:	bl	111dc <error@@Base>
   13a18:	b.n	13940 <error@@Base+0x2764>
   13a1a:	ldr	r3, [pc, #320]	; (13b5c <error@@Base+0x2980>)
   13a1c:	ldr.w	r3, [r9, r3]
   13a20:	ldr	r6, [r3, #0]
   13a22:	subs	r6, #1
   13a24:	mov	r0, r6
   13a26:	bl	11620 <error@@Base+0x444>
   13a2a:	mov	r4, r0
   13a2c:	mov	r5, r1
   13a2e:	adds	r1, r5, #1
   13a30:	it	eq
   13a32:	cmpeq.w	r4, #4294967295	; 0xffffffff
   13a36:	bne.w	13882 <error@@Base+0x26a6>
   13a3a:	subs	r6, #1
   13a3c:	bmi.w	1392e <error@@Base+0x2752>
   13a40:	mov	r0, r6
   13a42:	bl	11620 <error@@Base+0x444>
   13a46:	adds	r3, r1, #1
   13a48:	mov	r4, r0
   13a4a:	it	eq
   13a4c:	cmpeq.w	r0, #4294967295	; 0xffffffff
   13a50:	mov	r5, r1
   13a52:	bne.w	13882 <error@@Base+0x26a6>
   13a56:	subs	r6, #1
   13a58:	bcc.w	1392e <error@@Base+0x2752>
   13a5c:	b.n	13a40 <error@@Base+0x2864>
   13a5e:	mov	r8, r3
   13a60:	b.n	13940 <error@@Base+0x2764>
   13a62:	cmp.w	fp, #0
   13a66:	bne.n	13adc <error@@Base+0x2900>
   13a68:	bl	11620 <error@@Base+0x444>
   13a6c:	mov	r4, r0
   13a6e:	mov	r5, r1
   13a70:	adds	r3, r5, #1
   13a72:	it	eq
   13a74:	cmpeq.w	r4, #4294967295	; 0xffffffff
   13a78:	beq.w	1392e <error@@Base+0x2752>
   13a7c:	b.n	13882 <error@@Base+0x26a6>
   13a7e:	ldr.w	r3, [sl]
   13a82:	cmp	r3, #1
   13a84:	beq.n	13a94 <error@@Base+0x28b8>
   13a86:	ldr	r3, [pc, #200]	; (13b50 <error@@Base+0x2974>)
   13a88:	ldr.w	r3, [r9, r3]
   13a8c:	ldr	r3, [r3, #0]
   13a8e:	cmp	r3, #0
   13a90:	beq.w	13940 <error@@Base+0x2764>
   13a94:	cmp.w	r8, #0
   13a98:	ble.w	13940 <error@@Base+0x2764>
   13a9c:	b.n	138ce <error@@Base+0x26f2>
   13a9e:	bl	4558 <pclose@plt+0x2274>
   13aa2:	mov	r5, r1
   13aa4:	adds	r1, r5, #1
   13aa6:	mov	r4, r0
   13aa8:	it	eq
   13aaa:	cmpeq.w	r4, #4294967295	; 0xffffffff
   13aae:	bne.w	13882 <error@@Base+0x26a6>
   13ab2:	bl	484c <pclose@plt+0x2568>
   13ab6:	bl	4558 <pclose@plt+0x2274>
   13aba:	mov	r4, r0
   13abc:	mov	r5, r1
   13abe:	b.n	13a70 <error@@Base+0x2894>
   13ac0:	adds	r0, #24
   13ac2:	bl	12588 <error@@Base+0x13ac>
   13ac6:	mov	r4, r0
   13ac8:	b.n	1382e <error@@Base+0x2652>
   13aca:	ldr	r3, [pc, #160]	; (13b6c <error@@Base+0x2990>)
   13acc:	ldrd	r0, r1, [sp, #24]
   13ad0:	ldr.w	r3, [r9, r3]
   13ad4:	ldr	r2, [r3, #0]
   13ad6:	bl	c5f4 <pclose@plt+0xa310>
   13ada:	b.n	138b8 <error@@Base+0x26dc>
   13adc:	ldr	r3, [pc, #124]	; (13b5c <error@@Base+0x2980>)
   13ade:	ldr.w	fp, [r9, r3]
   13ae2:	ldr.w	r6, [fp]
   13ae6:	subs	r6, #1
   13ae8:	mov	r0, r6
   13aea:	bl	11620 <error@@Base+0x444>
   13aee:	mov	r4, r0
   13af0:	mov	r5, r1
   13af2:	b.n	138fe <error@@Base+0x2722>
   13af4:	ldr.w	r3, [sl]
   13af8:	cmp	r3, #1
   13afa:	beq.n	13b06 <error@@Base+0x292a>
   13afc:	ldr	r3, [pc, #80]	; (13b50 <error@@Base+0x2974>)
   13afe:	ldr.w	r3, [r9, r3]
   13b02:	ldr	r3, [r3, #0]
   13b04:	cbz	r3, 13b0c <error@@Base+0x2930>
   13b06:	movs	r0, #1
   13b08:	bl	12968 <error@@Base+0x178c>
   13b0c:	ldr	r0, [pc, #100]	; (13b74 <error@@Base+0x2998>)
   13b0e:	movs	r1, #0
   13b10:	mov.w	r8, #4294967295	; 0xffffffff
   13b14:	add	r0, pc
   13b16:	bl	111dc <error@@Base>
   13b1a:	b.n	13940 <error@@Base+0x2764>
   13b1c:	ldr	r0, [pc, #88]	; (13b78 <error@@Base+0x299c>)
   13b1e:	movs	r1, #0
   13b20:	mov.w	r8, #4294967295	; 0xffffffff
   13b24:	add	r0, pc
   13b26:	bl	111dc <error@@Base>
   13b2a:	b.n	13940 <error@@Base+0x2764>
   13b2c:	mov.w	r8, #4294967295	; 0xffffffff
   13b30:	b.n	13940 <error@@Base+0x2764>
   13b32:	blx	2018 <__stack_chk_fail@plt>
   13b36:	nop
   13b38:	strb	r2, [r3, #18]
   13b3a:	movs	r1, r0
   13b3c:	lsls	r4, r3, #6
   13b3e:	movs	r0, r0
   13b40:	strb	r2, [r2, #18]
   13b42:	movs	r1, r0
   13b44:	bmi.n	13ab8 <error@@Base+0x28dc>
   13b46:	movs	r1, r0
   13b48:	bmi.n	13a88 <error@@Base+0x28ac>
   13b4a:	movs	r1, r0
   13b4c:	lsls	r0, r7, #12
   13b4e:	movs	r0, r0
   13b50:	lsls	r4, r3, #7
   13b52:	movs	r0, r0
   13b54:	bmi.n	13c30 <error@@Base+0x2a54>
   13b56:	movs	r1, r0
   13b58:	lsls	r0, r6, #11
   13b5a:	movs	r0, r0
   13b5c:	lsls	r0, r0, #8
   13b5e:	movs	r0, r0
   13b60:	strb	r0, [r2, #13]
   13b62:	movs	r1, r0
   13b64:	bcc.n	13c38 <error@@Base+0x2a5c>
   13b66:	movs	r1, r0
   13b68:	bcc.n	13c0c <error@@Base+0x2a30>
   13b6a:	movs	r1, r0
   13b6c:	lsls	r0, r7, #8
   13b6e:	movs	r0, r0
   13b70:	ldr	r6, [r5, #60]	; 0x3c
   13b72:	movs	r0, r0
   13b74:	ldr	r4, [r5, #48]	; 0x30
   13b76:	movs	r0, r0
   13b78:	ldr	r4, [r7, #44]	; 0x2c
   13b7a:	movs	r0, r0
   13b7c:	ldr	r1, [pc, #44]	; (13bac <error@@Base+0x29d0>)
   13b7e:	movs	r0, #28
   13b80:	push	{r3, lr}
   13b82:	add	r1, pc
   13b84:	blx	1fdc <signal@plt+0x4>
   13b88:	ldr	r3, [pc, #36]	; (13bb0 <error@@Base+0x29d4>)
   13b8a:	ldr	r1, [pc, #40]	; (13bb4 <error@@Base+0x29d8>)
   13b8c:	add	r3, pc
   13b8e:	ldr	r2, [pc, #40]	; (13bb8 <error@@Base+0x29dc>)
   13b90:	ldr	r0, [r3, r1]
   13b92:	ldr	r1, [r0, #0]
   13b94:	orr.w	r1, r1, #4
   13b98:	str	r1, [r0, #0]
   13b9a:	ldr	r3, [r3, r2]
   13b9c:	ldr	r3, [r3, #0]
   13b9e:	cbnz	r3, 13ba2 <error@@Base+0x29c6>
   13ba0:	pop	{r3, pc}
   13ba2:	ldmia.w	sp!, {r3, lr}
   13ba6:	b.w	10c30 <pclose@plt+0xe94c>
   13baa:	nop
   13bac:			; <UNDEFINED> instruction: 0xfff7ffff
   13bb0:	strb	r0, [r1, #4]
   13bb2:	movs	r1, r0
   13bb4:	lsls	r4, r7, #6
   13bb6:	movs	r0, r0
   13bb8:	lsls	r0, r7, #7
   13bba:	movs	r0, r0
   13bbc:	ldr	r1, [pc, #44]	; (13bec <error@@Base+0x2a10>)
   13bbe:	movs	r0, #20
   13bc0:	push	{r3, lr}
   13bc2:	add	r1, pc
   13bc4:	blx	1fdc <signal@plt+0x4>
   13bc8:	ldr	r3, [pc, #36]	; (13bf0 <error@@Base+0x2a14>)
   13bca:	ldr	r1, [pc, #40]	; (13bf4 <error@@Base+0x2a18>)
   13bcc:	add	r3, pc
   13bce:	ldr	r2, [pc, #40]	; (13bf8 <error@@Base+0x2a1c>)
   13bd0:	ldr	r0, [r3, r1]
   13bd2:	ldr	r1, [r0, #0]
   13bd4:	orr.w	r1, r1, #2
   13bd8:	str	r1, [r0, #0]
   13bda:	ldr	r3, [r3, r2]
   13bdc:	ldr	r3, [r3, #0]
   13bde:	cbnz	r3, 13be2 <error@@Base+0x2a06>
   13be0:	pop	{r3, pc}
   13be2:	ldmia.w	sp!, {r3, lr}
   13be6:	b.w	10c30 <pclose@plt+0xe94c>
   13bea:	nop
   13bec:			; <UNDEFINED> instruction: 0xfff7ffff
   13bf0:	strb	r0, [r1, #3]
   13bf2:	movs	r1, r0
   13bf4:	lsls	r4, r7, #6
   13bf6:	movs	r0, r0
   13bf8:	lsls	r0, r7, #7
   13bfa:	movs	r0, r0
   13bfc:	movs	r0, #15
   13bfe:	b.w	2788 <pclose@plt+0x4a4>
   13c02:	nop
   13c04:	push	{r4, lr}
   13c06:	bl	3a4c <pclose@plt+0x1768>
   13c0a:	movs	r0, #2
   13c0c:	ldr	r1, [pc, #40]	; (13c38 <error@@Base+0x2a5c>)
   13c0e:	ldr	r4, [pc, #44]	; (13c3c <error@@Base+0x2a60>)
   13c10:	add	r1, pc
   13c12:	blx	1fdc <signal@plt+0x4>
   13c16:	ldr	r1, [pc, #40]	; (13c40 <error@@Base+0x2a64>)
   13c18:	add	r4, pc
   13c1a:	ldr	r2, [pc, #40]	; (13c44 <error@@Base+0x2a68>)
   13c1c:	ldr	r0, [r4, r1]
   13c1e:	mov	r3, r4
   13c20:	ldr	r1, [r0, #0]
   13c22:	orr.w	r1, r1, #1
   13c26:	str	r1, [r0, #0]
   13c28:	ldr	r3, [r4, r2]
   13c2a:	ldr	r3, [r3, #0]
   13c2c:	cbnz	r3, 13c30 <error@@Base+0x2a54>
   13c2e:	pop	{r4, pc}
   13c30:	ldmia.w	sp!, {r4, lr}
   13c34:	b.w	10c30 <pclose@plt+0xe94c>
   13c38:			; <UNDEFINED> instruction: 0xfff1ffff
   13c3c:	strb	r4, [r7, #1]
   13c3e:	movs	r1, r0
   13c40:	lsls	r4, r7, #6
   13c42:	movs	r0, r0
   13c44:	lsls	r0, r7, #7
   13c46:	movs	r0, r0
   13c48:	push	{r4, lr}
   13c4a:	cbz	r0, 13c80 <error@@Base+0x2aa4>
   13c4c:	ldr	r1, [pc, #96]	; (13cb0 <error@@Base+0x2ad4>)
   13c4e:	movs	r0, #2
   13c50:	add	r1, pc
   13c52:	blx	1fdc <signal@plt+0x4>
   13c56:	ldr	r1, [pc, #92]	; (13cb4 <error@@Base+0x2ad8>)
   13c58:	movs	r0, #20
   13c5a:	add	r1, pc
   13c5c:	blx	1fdc <signal@plt+0x4>
   13c60:	ldr	r1, [pc, #84]	; (13cb8 <error@@Base+0x2adc>)
   13c62:	movs	r0, #28
   13c64:	add	r1, pc
   13c66:	blx	1fdc <signal@plt+0x4>
   13c6a:	movs	r1, #1
   13c6c:	movs	r0, #3
   13c6e:	blx	1fdc <signal@plt+0x4>
   13c72:	ldr	r1, [pc, #72]	; (13cbc <error@@Base+0x2ae0>)
   13c74:	ldmia.w	sp!, {r4, lr}
   13c78:	add	r1, pc
   13c7a:	movs	r0, #15
   13c7c:	b.w	1fd8 <signal@plt>
   13c80:	mov	r4, r0
   13c82:	mov	r1, r0
   13c84:	movs	r0, #2
   13c86:	blx	1fdc <signal@plt+0x4>
   13c8a:	mov	r1, r4
   13c8c:	movs	r0, #20
   13c8e:	blx	1fdc <signal@plt+0x4>
   13c92:	movs	r1, #1
   13c94:	movs	r0, #28
   13c96:	blx	1fdc <signal@plt+0x4>
   13c9a:	mov	r1, r4
   13c9c:	movs	r0, #3
   13c9e:	blx	1fdc <signal@plt+0x4>
   13ca2:	mov	r1, r4
   13ca4:	movs	r0, #15
   13ca6:	ldmia.w	sp!, {r4, lr}
   13caa:	b.w	1fd8 <signal@plt>
   13cae:	nop
   13cb0:			; <UNDEFINED> instruction: 0xffb1ffff
   13cb4:	vmaxnm.f16	<illegal reg q15.5>, <illegal reg q15.5>, <illegal reg q15.5>
   13cb8:	vmaxnm.f16	<illegal reg q7.5>, <illegal reg q10.5>, <illegal reg q15.5>
   13cbc:			; <UNDEFINED> instruction: 0xff81ffff
   13cc0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13cc4:	ldr	r5, [pc, #204]	; (13d94 <error@@Base+0x2bb8>)
   13cc6:	ldr	r3, [pc, #208]	; (13d98 <error@@Base+0x2bbc>)
   13cc8:	add	r5, pc
   13cca:	ldr	r3, [r5, r3]
   13ccc:	ldr	r4, [r3, #0]
   13cce:	cbz	r4, 13cec <error@@Base+0x2b10>
   13cd0:	lsls	r1, r4, #30
   13cd2:	mov.w	r6, #0
   13cd6:	str	r6, [r3, #0]
   13cd8:	bmi.n	13cf0 <error@@Base+0x2b14>
   13cda:	lsls	r2, r4, #29
   13cdc:	bmi.n	13d8e <error@@Base+0x2bb2>
   13cde:	lsls	r3, r4, #31
   13ce0:	bpl.n	13cec <error@@Base+0x2b10>
   13ce2:	ldr	r3, [pc, #184]	; (13d9c <error@@Base+0x2bc0>)
   13ce4:	ldr	r3, [r5, r3]
   13ce6:	ldr	r3, [r3, #0]
   13ce8:	cmp	r3, #0
   13cea:	bne.n	13d84 <error@@Base+0x2ba8>
   13cec:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13cf0:	movs	r1, #1
   13cf2:	movs	r0, #22
   13cf4:	blx	1fdc <signal@plt+0x4>
   13cf8:	orr.w	r4, r4, #4
   13cfc:	bl	3c0c <pclose@plt+0x1928>
   13d00:	bl	3890 <pclose@plt+0x15ac>
   13d04:	bl	10d80 <pclose@plt+0xea9c>
   13d08:	mov	r0, r6
   13d0a:	bl	2af4 <pclose@plt+0x810>
   13d0e:	mov	r1, r6
   13d10:	movs	r0, #22
   13d12:	blx	1fdc <signal@plt+0x4>
   13d16:	mov	r1, r6
   13d18:	movs	r0, #20
   13d1a:	blx	1fdc <signal@plt+0x4>
   13d1e:	blx	2108 <getpid@plt>
   13d22:	movs	r1, #20
   13d24:	blx	20f0 <kill@plt>
   13d28:	ldr	r1, [pc, #116]	; (13da0 <error@@Base+0x2bc4>)
   13d2a:	movs	r0, #20
   13d2c:	add	r1, pc
   13d2e:	blx	1fdc <signal@plt+0x4>
   13d32:	movs	r0, #1
   13d34:	bl	2af4 <pclose@plt+0x810>
   13d38:	bl	37ac <pclose@plt+0x14c8>
   13d3c:	ldr	r3, [pc, #100]	; (13da4 <error@@Base+0x2bc8>)
   13d3e:	movs	r2, #1
   13d40:	ldr	r6, [r5, r3]
   13d42:	str	r2, [r6, #0]
   13d44:	ldr	r3, [pc, #96]	; (13da8 <error@@Base+0x2bcc>)
   13d46:	ldr	r2, [pc, #100]	; (13dac <error@@Base+0x2bd0>)
   13d48:	ldr	r7, [r5, r3]
   13d4a:	ldr.w	r8, [r5, r2]
   13d4e:	ldr.w	sl, [r7]
   13d52:	ldr.w	r9, [r8]
   13d56:	bl	2f44 <pclose@plt+0xc60>
   13d5a:	ldr.w	r3, [r8]
   13d5e:	cmp	r3, r9
   13d60:	ldr	r3, [r7, #0]
   13d62:	bne.n	13d68 <error@@Base+0x2b8c>
   13d64:	cmp	r3, sl
   13d66:	beq.n	13d7e <error@@Base+0x2ba2>
   13d68:	ldr	r2, [pc, #68]	; (13db0 <error@@Base+0x2bd4>)
   13d6a:	adds	r3, #1
   13d6c:	add.w	r3, r3, r3, lsr #31
   13d70:	ldr	r2, [r5, r2]
   13d72:	asrs	r3, r3, #1
   13d74:	str	r3, [r2, #0]
   13d76:	bl	f60c <pclose@plt+0xd328>
   13d7a:	bl	f7ac <pclose@plt+0xd4c8>
   13d7e:	movs	r3, #1
   13d80:	str	r3, [r6, #0]
   13d82:	b.n	13cde <error@@Base+0x2b02>
   13d84:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13d88:	movs	r0, #2
   13d8a:	b.w	2788 <pclose@plt+0x4a4>
   13d8e:	ldr	r3, [pc, #20]	; (13da4 <error@@Base+0x2bc8>)
   13d90:	ldr	r6, [r5, r3]
   13d92:	b.n	13d44 <error@@Base+0x2b68>
   13d94:	ldr	r4, [r1, #124]	; 0x7c
   13d96:	movs	r1, r0
   13d98:	lsls	r4, r7, #6
   13d9a:	movs	r0, r0
   13d9c:	lsls	r0, r5, #11
   13d9e:	movs	r0, r0
   13da0:	mcr2	15, 4, pc, cr13, cr15, {7}	; <UNPREDICTABLE>
   13da4:	lsls	r0, r6, #7
   13da6:	movs	r0, r0
   13da8:	lsls	r0, r0, #8
   13daa:	movs	r0, r0
   13dac:	lsls	r4, r5, #9
   13dae:	movs	r0, r0
   13db0:	lsls	r4, r3, #11
   13db2:	movs	r0, r0
   13db4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13db8:	mov	r5, r0
   13dba:	ldr	r4, [pc, #80]	; (13e0c <error@@Base+0x2c30>)
   13dbc:	mov	r6, r2
   13dbe:	mov	r7, r3
   13dc0:	add	r4, pc
   13dc2:	ldr.w	r9, [r4]
   13dc6:	ldr.w	r8, [r9, #24]
   13dca:	mov	r0, r8
   13dcc:	blx	2120 <strlen@plt>
   13dd0:	mov	r1, r5
   13dd2:	mov	r4, r0
   13dd4:	mov	r0, r8
   13dd6:	mov	r2, r4
   13dd8:	blx	2284 <strncmp@plt>
   13ddc:	cbnz	r0, 13e04 <error@@Base+0x2c28>
   13dde:	ldrb.w	r3, [r9, #28]
   13de2:	cbz	r3, 13dee <error@@Base+0x2c12>
   13de4:	ldrb	r3, [r5, r4]
   13de6:	cmp	r3, #0
   13de8:	it	ne
   13dea:	cmpne	r3, #13
   13dec:	bne.n	13e06 <error@@Base+0x2c2a>
   13dee:	mov	r0, r6
   13df0:	mov	r1, r7
   13df2:	bl	e6d0 <pclose@plt+0xc3ec>
   13df6:	mov	r2, r0
   13df8:	mov	r3, r1
   13dfa:	movs	r0, #1
   13dfc:	strd	r2, r3, [r9, #16]
   13e00:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13e04:	movs	r0, #0
   13e06:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13e0a:	nop
   13e0c:	ldmia	r7!, {r2, r3, r5, r6}
   13e0e:	movs	r1, r0
   13e10:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13e14:	movs	r1, #1
   13e16:	mov	r5, r0
   13e18:	movs	r0, #32
   13e1a:	mov	r7, r3
   13e1c:	mov	r8, r2
   13e1e:	ldr	r6, [sp, #24]
   13e20:	bl	27f8 <pclose@plt+0x514>
   13e24:	mov	r4, r0
   13e26:	mov	r0, r5
   13e28:	blx	2120 <strlen@plt>
   13e2c:	movs	r1, #1
   13e2e:	add	r0, r1
   13e30:	bl	27f8 <pclose@plt+0x514>
   13e34:	mov	r1, r5
   13e36:	str	r0, [r4, #8]
   13e38:	blx	2078 <strcpy@plt>
   13e3c:	ldr	r3, [sp, #28]
   13e3e:	strd	r8, r7, [r4, #16]
   13e42:	strb	r3, [r4, #28]
   13e44:	cbz	r6, 13e62 <error@@Base+0x2c86>
   13e46:	mov	r0, r6
   13e48:	blx	2120 <strlen@plt>
   13e4c:	movs	r1, #1
   13e4e:	add	r0, r1
   13e50:	bl	27f8 <pclose@plt+0x514>
   13e54:	mov	r1, r6
   13e56:	str	r0, [r4, #24]
   13e58:	blx	2078 <strcpy@plt>
   13e5c:	mov	r0, r4
   13e5e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13e62:	mov	r0, r4
   13e64:	str	r6, [r4, #24]
   13e66:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13e6a:	nop
   13e6c:	push	{r3, r4, r5, lr}
   13e6e:	ldr	r5, [pc, #56]	; (13ea8 <error@@Base+0x2ccc>)
   13e70:	add	r5, pc
   13e72:	ldr	r4, [r5, #0]
   13e74:	cmp	r4, r5
   13e76:	beq.n	13e98 <error@@Base+0x2cbc>
   13e78:	ldrd	r2, r3, [r4]
   13e7c:	ldr	r0, [r4, #8]
   13e7e:	str	r3, [r2, #4]
   13e80:	str	r2, [r3, #0]
   13e82:	blx	1fa8 <free@plt+0x4>
   13e86:	ldr	r0, [r4, #24]
   13e88:	blx	1fa8 <free@plt+0x4>
   13e8c:	mov	r0, r4
   13e8e:	blx	1fa8 <free@plt+0x4>
   13e92:	ldr	r4, [r5, #0]
   13e94:	cmp	r4, r5
   13e96:	bne.n	13e78 <error@@Base+0x2c9c>
   13e98:	ldr	r3, [pc, #16]	; (13eac <error@@Base+0x2cd0>)
   13e9a:	movs	r2, #0
   13e9c:	add	r3, pc
   13e9e:	strd	r2, r2, [r3]
   13ea2:	str	r2, [r3, #8]
   13ea4:	pop	{r3, r4, r5, pc}
   13ea6:	nop
   13ea8:	ldrh	r0, [r6, #54]	; 0x36
   13eaa:	movs	r1, r0
   13eac:	ldmia	r6!, {r4, r7}
   13eae:	movs	r1, r0
   13eb0:	ldr	r1, [pc, #452]	; (14078 <error@@Base+0x2e9c>)
   13eb2:	ldr	r3, [pc, #456]	; (1407c <error@@Base+0x2ea0>)
   13eb4:	ldr	r2, [pc, #456]	; (14080 <error@@Base+0x2ea4>)
   13eb6:	add	r1, pc
   13eb8:	add	r3, pc
   13eba:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ebe:	mov	r9, r0
   13ec0:	ldr	r2, [r1, r2]
   13ec2:	subw	sp, sp, #1060	; 0x424
   13ec6:	ldr	r0, [r3, #8]
   13ec8:	add	r6, sp, #20
   13eca:	ldr	r2, [r2, #0]
   13ecc:	str.w	r2, [sp, #1052]	; 0x41c
   13ed0:	mov.w	r2, #0
   13ed4:	bl	a99c <pclose@plt+0x86b8>
   13ed8:	ldr	r1, [pc, #424]	; (14084 <error@@Base+0x2ea8>)
   13eda:	add	r1, pc
   13edc:	str	r0, [r6, #0]
   13ede:	blx	2248 <fopen64@plt>
   13ee2:	mov	r8, r0
   13ee4:	ldr	r0, [r6, #0]
   13ee6:	blx	1fa8 <free@plt+0x4>
   13eea:	movs	r0, #1
   13eec:	cmp.w	r8, #0
   13ef0:	beq.w	13ff8 <error@@Base+0x2e1c>
   13ef4:	bl	13e6c <error@@Base+0x2c90>
   13ef8:	ldr	r3, [pc, #396]	; (14088 <error@@Base+0x2eac>)
   13efa:	mov	r0, r9
   13efc:	movs	r2, #0
   13efe:	add	r3, pc
   13f00:	ldr.w	sl, [pc, #392]	; 1408c <error@@Base+0x2eb0>
   13f04:	ldr.w	fp, [pc, #392]	; 14090 <error@@Base+0x2eb4>
   13f08:	add	r5, sp, #28
   13f0a:	str	r2, [r3, #8]
   13f0c:	blx	2120 <strlen@plt>
   13f10:	add	sl, pc
   13f12:	add	fp, pc
   13f14:	mov	r7, r0
   13f16:	mov	r2, r8
   13f18:	mov.w	r1, #1024	; 0x400
   13f1c:	mov	r0, r5
   13f1e:	blx	1fb4 <fgets@plt>
   13f22:	mov	r4, r0
   13f24:	cmp	r0, #0
   13f26:	beq.n	13fda <error@@Base+0x2dfe>
   13f28:	ldrb	r3, [r5, #0]
   13f2a:	cmp	r3, #33	; 0x21
   13f2c:	beq.n	13f16 <error@@Base+0x2d3a>
   13f2e:	mov	r2, r7
   13f30:	mov	r1, r5
   13f32:	mov	r0, r9
   13f34:	blx	2284 <strncmp@plt>
   13f38:	cmp	r0, #0
   13f3a:	bne.n	13f16 <error@@Base+0x2d3a>
   13f3c:	ldrb	r3, [r5, r7]
   13f3e:	cmp	r3, #32
   13f40:	it	ne
   13f42:	cmpne	r3, #9
   13f44:	bne.n	13f16 <error@@Base+0x2d3a>
   13f46:	adds	r0, r5, r7
   13f48:	bl	2710 <pclose@plt+0x42c>
   13f4c:	str	r0, [r6, #0]
   13f4e:	mov	r4, r0
   13f50:	ldrb	r3, [r0, #0]
   13f52:	cmp	r3, #0
   13f54:	beq.n	13f16 <error@@Base+0x2d3a>
   13f56:	cmp	r3, #32
   13f58:	it	ne
   13f5a:	cmpne	r3, #9
   13f5c:	mov	r3, r0
   13f5e:	beq.n	13f72 <error@@Base+0x2d96>
   13f60:	adds	r3, #1
   13f62:	str	r3, [r6, #0]
   13f64:	ldrb	r2, [r3, #0]
   13f66:	and.w	r1, r2, #223	; 0xdf
   13f6a:	cmp	r2, #9
   13f6c:	it	ne
   13f6e:	cmpne	r1, #0
   13f70:	bne.n	13f60 <error@@Base+0x2d84>
   13f72:	adds	r2, r3, #1
   13f74:	movs	r1, #0
   13f76:	str	r2, [r6, #0]
   13f78:	strb	r1, [r3, #0]
   13f7a:	ldr	r0, [r6, #0]
   13f7c:	bl	2710 <pclose@plt+0x42c>
   13f80:	str	r0, [r6, #0]
   13f82:	ldrb	r3, [r0, #0]
   13f84:	cmp	r3, #0
   13f86:	beq.n	13f16 <error@@Base+0x2d3a>
   13f88:	add	r2, sp, #24
   13f8a:	movs	r1, #0
   13f8c:	mov	r0, r6
   13f8e:	str	r2, [sp, #12]
   13f90:	bl	10174 <pclose@plt+0xde90>
   13f94:	ldr	r2, [sp, #12]
   13f96:	ldr.w	ip, [r2]
   13f9a:	cmp.w	ip, #0
   13f9e:	bne.n	14012 <error@@Base+0x2e36>
   13fa0:	asrs	r3, r0, #31
   13fa2:	mov	r2, r0
   13fa4:	mov	r1, ip
   13fa6:	strd	r1, ip, [sp]
   13faa:	mov	r0, r4
   13fac:	bl	13e10 <error@@Base+0x2c34>
   13fb0:	ldr.w	r2, [sl, #4]
   13fb4:	ldr.w	r3, [fp, #8]
   13fb8:	mov.w	r1, #1024	; 0x400
   13fbc:	adds	r3, #1
   13fbe:	str.w	r3, [fp, #8]
   13fc2:	strd	sl, r2, [r0]
   13fc6:	str	r0, [r2, #0]
   13fc8:	mov	r2, r8
   13fca:	str.w	r0, [sl, #4]
   13fce:	mov	r0, r5
   13fd0:	blx	1fb4 <fgets@plt>
   13fd4:	mov	r4, r0
   13fd6:	cmp	r0, #0
   13fd8:	bne.n	13f28 <error@@Base+0x2d4c>
   13fda:	mov	r0, r8
   13fdc:	blx	21f0 <fclose@plt>
   13fe0:	ldr	r3, [pc, #176]	; (14094 <error@@Base+0x2eb8>)
   13fe2:	movs	r0, #2
   13fe4:	add	r3, pc
   13fe6:	ldr	r2, [r3, #8]
   13fe8:	cbz	r2, 13ff8 <error@@Base+0x2e1c>
   13fea:	ldr	r2, [pc, #172]	; (14098 <error@@Base+0x2ebc>)
   13fec:	mov	r0, r4
   13fee:	movs	r1, #1
   13ff0:	str	r1, [r3, #4]
   13ff2:	add	r2, pc
   13ff4:	ldr	r2, [r2, #0]
   13ff6:	str	r2, [r3, #0]
   13ff8:	ldr	r2, [pc, #160]	; (1409c <error@@Base+0x2ec0>)
   13ffa:	ldr	r3, [pc, #132]	; (14080 <error@@Base+0x2ea4>)
   13ffc:	add	r2, pc
   13ffe:	ldr	r3, [r2, r3]
   14000:	ldr	r2, [r3, #0]
   14002:	ldr.w	r3, [sp, #1052]	; 0x41c
   14006:	eors	r2, r3
   14008:	bne.n	14072 <error@@Base+0x2e96>
   1400a:	addw	sp, sp, #1060	; 0x424
   1400e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14012:	ldr	r2, [r6, #0]
   14014:	adds	r1, r2, #1
   14016:	str	r1, [r6, #0]
   14018:	ldrb	r3, [r2, #1]
   1401a:	ldrb	r0, [r2, #0]
   1401c:	cmp	r3, #94	; 0x5e
   1401e:	ittt	eq
   14020:	addeq	r1, r2, #2
   14022:	streq	r1, [r6, #0]
   14024:	ldrbeq	r3, [r2, #2]
   14026:	mov	r2, r1
   14028:	cmp	r0, r3
   1402a:	it	ne
   1402c:	cmpne	r3, #0
   1402e:	beq.n	14046 <error@@Base+0x2e6a>
   14030:	cmp	r3, #92	; 0x5c
   14032:	ite	eq
   14034:	addeq	r3, r2, #1
   14036:	ldrne	r3, [r6, #0]
   14038:	adds	r2, r3, #1
   1403a:	str	r2, [r6, #0]
   1403c:	ldrb	r3, [r3, #1]
   1403e:	cmp	r0, r3
   14040:	it	ne
   14042:	cmpne	r3, #0
   14044:	bne.n	14030 <error@@Base+0x2e54>
   14046:	ldrb.w	r3, [r2, #-1]
   1404a:	mov.w	lr, #0
   1404e:	cmp	r3, #36	; 0x24
   14050:	mov.w	r3, #0
   14054:	it	eq
   14056:	addeq.w	r0, r2, #4294967295	; 0xffffffff
   1405a:	mov.w	r2, #0
   1405e:	iteet	ne
   14060:	ldrne	r0, [r6, #0]
   14062:	moveq.w	ip, #1
   14066:	streq	r0, [r6, #0]
   14068:	movne.w	ip, #0
   1406c:	strb.w	lr, [r0]
   14070:	b.n	13fa6 <error@@Base+0x2dca>
   14072:	blx	2018 <__stack_chk_fail@plt>
   14076:	nop
   14078:	ldr	r6, [r3, #92]	; 0x5c
   1407a:	movs	r1, r0
   1407c:	ldrh	r0, [r5, #52]	; 0x34
   1407e:	movs	r1, r0
   14080:	lsls	r4, r3, #6
   14082:	movs	r0, r0
   14084:	strb	r2, [r3, r1]
   14086:	movs	r0, r0
   14088:	ldmia	r6!, {r1, r2, r3, r5}
   1408a:	movs	r1, r0
   1408c:	ldrh	r0, [r2, #50]	; 0x32
   1408e:	movs	r1, r0
   14090:	ldmia	r6!, {r1, r3, r4}
   14092:	movs	r1, r0
   14094:	ldmia	r5!, {r3, r6}
   14096:	movs	r1, r0
   14098:	ldrh	r6, [r5, #42]	; 0x2a
   1409a:	movs	r1, r0
   1409c:	ldr	r0, [r3, #72]	; 0x48
   1409e:	movs	r1, r0
   140a0:	ldr	r2, [pc, #804]	; (143c8 <error@@Base+0x31ec>)
   140a2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140a6:	subs	r6, r1, #1
   140a8:	ldr	r3, [pc, #800]	; (143cc <error@@Base+0x31f0>)
   140aa:	add	r2, pc
   140ac:	it	ne
   140ae:	movne	r6, #1
   140b0:	cmp	r0, #0
   140b2:	ldr.w	r8, [pc, #796]	; 143d0 <error@@Base+0x31f4>
   140b6:	sub	sp, #284	; 0x11c
   140b8:	ldr	r3, [r2, r3]
   140ba:	it	ne
   140bc:	movne	r6, #0
   140be:	add	r8, pc
   140c0:	ldr	r3, [r3, #0]
   140c2:	str	r3, [sp, #276]	; 0x114
   140c4:	mov.w	r3, #0
   140c8:	cbz	r6, 140e4 <error@@Base+0x2f08>
   140ca:	movs	r0, #1
   140cc:	ldr	r2, [pc, #772]	; (143d4 <error@@Base+0x31f8>)
   140ce:	ldr	r3, [pc, #764]	; (143cc <error@@Base+0x31f0>)
   140d0:	add	r2, pc
   140d2:	ldr	r3, [r2, r3]
   140d4:	ldr	r2, [r3, #0]
   140d6:	ldr	r3, [sp, #276]	; 0x114
   140d8:	eors	r2, r3
   140da:	bne.w	143c0 <error@@Base+0x31e4>
   140de:	add	sp, #284	; 0x11c
   140e0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140e4:	mov	r4, r1
   140e6:	mov	r5, r0
   140e8:	bl	13e6c <error@@Base+0x2c90>
   140ec:	ldr	r3, [pc, #744]	; (143d8 <error@@Base+0x31fc>)
   140ee:	cmp	r4, #1
   140f0:	add	r3, pc
   140f2:	str	r6, [r3, #8]
   140f4:	bne.w	142ba <error@@Base+0x30de>
   140f8:	ldr	r1, [pc, #736]	; (143dc <error@@Base+0x3200>)
   140fa:	ldr	r3, [pc, #740]	; (143e0 <error@@Base+0x3204>)
   140fc:	ldr	r2, [pc, #740]	; (143e4 <error@@Base+0x3208>)
   140fe:	ldr.w	r1, [r8, r1]
   14102:	add	r3, pc
   14104:	add	r2, pc
   14106:	str	r2, [r3, #8]
   14108:	ldr	r6, [r1, #0]
   1410a:	cmp	r6, #0
   1410c:	beq.w	14220 <error@@Base+0x3044>
   14110:	ldr.w	r9, [pc, #724]	; 143e8 <error@@Base+0x320c>
   14114:	add	r7, sp, #20
   14116:	ldr.w	sl, [pc, #724]	; 143ec <error@@Base+0x3210>
   1411a:	add	r9, pc
   1411c:	add	sl, pc
   1411e:	mov	r2, r6
   14120:	mov.w	r1, #256	; 0x100
   14124:	mov	r0, r7
   14126:	blx	1fb4 <fgets@plt>
   1412a:	cmp	r0, #0
   1412c:	beq.n	14208 <error@@Base+0x302c>
   1412e:	ldr	r3, [pc, #704]	; (143f0 <error@@Base+0x3214>)
   14130:	ldr.w	r3, [r8, r3]
   14134:	ldr	r4, [r3, #0]
   14136:	cmp	r4, #0
   14138:	bne.w	1434a <error@@Base+0x316e>
   1413c:	mov	r0, r7
   1413e:	blx	2120 <strlen@plt>
   14142:	cmp	r0, #0
   14144:	beq.n	1423a <error@@Base+0x305e>
   14146:	subs	r0, #1
   14148:	ldrb	r3, [r7, r0]
   1414a:	cmp	r3, #10
   1414c:	it	eq
   1414e:	strbeq	r4, [r7, r0]
   14150:	bne.n	1423a <error@@Base+0x305e>
   14152:	ldrb	r5, [r7, #0]
   14154:	cmp	r5, #0
   14156:	beq.n	14208 <error@@Base+0x302c>
   14158:	blx	20fc <__ctype_b_loc@plt>
   1415c:	mov	r4, r7
   1415e:	ldr	r3, [r0, #0]
   14160:	b.n	14166 <error@@Base+0x2f8a>
   14162:	cmp	r5, #0
   14164:	beq.n	14208 <error@@Base+0x302c>
   14166:	ldrh.w	r2, [r3, r5, lsl #1]
   1416a:	mov	r1, r4
   1416c:	ldrb.w	r5, [r4, #1]!
   14170:	lsls	r2, r2, #18
   14172:	bpl.n	14162 <error@@Base+0x2f86>
   14174:	movs	r2, #0
   14176:	strb	r2, [r1, #0]
   14178:	cbnz	r5, 14184 <error@@Base+0x2fa8>
   1417a:	b.n	14208 <error@@Base+0x302c>
   1417c:	ldrb.w	r5, [r4, #1]!
   14180:	cmp	r5, #0
   14182:	beq.n	14208 <error@@Base+0x302c>
   14184:	ldrh.w	r1, [r3, r5, lsl #1]
   14188:	lsls	r0, r1, #18
   1418a:	bmi.n	1417c <error@@Base+0x2fa0>
   1418c:	lsls	r1, r1, #20
   1418e:	ldrb	r2, [r4, #0]
   14190:	bmi.n	141bc <error@@Base+0x2fe0>
   14192:	cbnz	r2, 1419e <error@@Base+0x2fc2>
   14194:	b.n	14208 <error@@Base+0x302c>
   14196:	ldrb.w	r2, [r4, #1]!
   1419a:	cmp	r2, #0
   1419c:	beq.n	14208 <error@@Base+0x302c>
   1419e:	ldrh.w	r2, [r3, r2, lsl #1]
   141a2:	lsls	r1, r2, #18
   141a4:	bpl.n	14196 <error@@Base+0x2fba>
   141a6:	ldrb	r2, [r4, #0]
   141a8:	cbnz	r2, 141b2 <error@@Base+0x2fd6>
   141aa:	b.n	14208 <error@@Base+0x302c>
   141ac:	ldrb.w	r2, [r4, #1]!
   141b0:	cbz	r2, 14208 <error@@Base+0x302c>
   141b2:	ldrh.w	r2, [r3, r2, lsl #1]
   141b6:	lsls	r2, r2, #18
   141b8:	bmi.n	141ac <error@@Base+0x2fd0>
   141ba:	ldrb	r2, [r4, #0]
   141bc:	ldrh.w	r0, [r3, r2, lsl #1]
   141c0:	lsls	r5, r0, #20
   141c2:	bpl.n	14208 <error@@Base+0x302c>
   141c4:	cbz	r2, 14208 <error@@Base+0x302c>
   141c6:	mov	r1, r4
   141c8:	b.n	141d2 <error@@Base+0x2ff6>
   141ca:	cbz	r2, 14208 <error@@Base+0x302c>
   141cc:	ldrh.w	r0, [r3, r2, lsl #1]
   141d0:	mov	r1, r5
   141d2:	lsls	r0, r0, #18
   141d4:	ldrb	r2, [r1, #1]
   141d6:	add.w	r5, r1, #1
   141da:	bpl.n	141ca <error@@Base+0x2fee>
   141dc:	movs	r0, #0
   141de:	strb	r0, [r1, #0]
   141e0:	cbnz	r2, 141ea <error@@Base+0x300e>
   141e2:	b.n	14208 <error@@Base+0x302c>
   141e4:	ldrb.w	r2, [r5, #1]!
   141e8:	cbz	r2, 14208 <error@@Base+0x302c>
   141ea:	ldrh.w	r2, [r3, r2, lsl #1]
   141ee:	lsls	r1, r2, #18
   141f0:	bmi.n	141e4 <error@@Base+0x3008>
   141f2:	ldrb	r2, [r5, #0]
   141f4:	cbz	r2, 14208 <error@@Base+0x302c>
   141f6:	mov	r0, r5
   141f8:	ldrh.w	r2, [r3, r2, lsl #1]
   141fc:	lsls	r2, r2, #18
   141fe:	bmi.n	1425c <error@@Base+0x3080>
   14200:	ldrb.w	r2, [r0, #1]!
   14204:	cmp	r2, #0
   14206:	bne.n	141f8 <error@@Base+0x301c>
   14208:	ldr	r3, [pc, #464]	; (143dc <error@@Base+0x3200>)
   1420a:	ldr.w	r3, [r8, r3]
   1420e:	ldr	r3, [r3, #0]
   14210:	cmp	r3, r6
   14212:	beq.n	14220 <error@@Base+0x3044>
   14214:	mov	r0, r6
   14216:	blx	22e8 <pclose@plt+0x4>
   1421a:	cmp	r0, #0
   1421c:	bne.w	143ac <error@@Base+0x31d0>
   14220:	ldr	r3, [pc, #464]	; (143f4 <error@@Base+0x3218>)
   14222:	add	r3, pc
   14224:	ldr	r2, [r3, #0]
   14226:	cmp	r2, r3
   14228:	beq.w	143bc <error@@Base+0x31e0>
   1422c:	ldr	r3, [pc, #456]	; (143f8 <error@@Base+0x321c>)
   1422e:	movs	r1, #1
   14230:	movs	r0, #0
   14232:	add	r3, pc
   14234:	strd	r2, r1, [r3]
   14238:	b.n	140cc <error@@Base+0x2ef0>
   1423a:	mov	r0, r6
   1423c:	blx	219c <fgetc@plt>
   14240:	cmp	r0, #10
   14242:	it	ne
   14244:	cmpne.w	r0, #4294967295	; 0xffffffff
   14248:	beq.n	14152 <error@@Base+0x2f76>
   1424a:	mov	r0, r6
   1424c:	blx	219c <fgetc@plt>
   14250:	cmp	r0, #10
   14252:	it	ne
   14254:	cmpne.w	r0, #4294967295	; 0xffffffff
   14258:	bne.n	1423a <error@@Base+0x305e>
   1425a:	b.n	14152 <error@@Base+0x2f76>
   1425c:	mov.w	fp, #0
   14260:	strb.w	fp, [r0]
   14264:	ldrb	r3, [r7, #0]
   14266:	cmp	r3, #0
   14268:	beq.n	14208 <error@@Base+0x302c>
   1426a:	ldrb	r3, [r4, #0]
   1426c:	cmp	r3, #0
   1426e:	beq.n	14208 <error@@Base+0x302c>
   14270:	ldrb	r3, [r5, #0]
   14272:	cmp	r3, #0
   14274:	beq.n	14208 <error@@Base+0x302c>
   14276:	movs	r2, #10
   14278:	mov	r1, fp
   1427a:	mov	r0, r4
   1427c:	blx	1f74 <strtol@plt+0x4>
   14280:	cmp	r0, #0
   14282:	ble.n	14208 <error@@Base+0x302c>
   14284:	movs	r2, #10
   14286:	mov	r1, fp
   14288:	mov	r0, r4
   1428a:	blx	1f74 <strtol@plt+0x4>
   1428e:	str.w	fp, [sp, #4]
   14292:	str.w	fp, [sp]
   14296:	mov	r2, r0
   14298:	mov	r0, r5
   1429a:	asrs	r3, r2, #31
   1429c:	bl	13e10 <error@@Base+0x2c34>
   142a0:	ldr.w	r2, [r9, #4]
   142a4:	ldr.w	r3, [sl, #8]
   142a8:	adds	r3, #1
   142aa:	str.w	r3, [sl, #8]
   142ae:	strd	r9, r2, [r0]
   142b2:	str	r0, [r2, #0]
   142b4:	str.w	r0, [r9, #4]
   142b8:	b.n	1411e <error@@Base+0x2f42>
   142ba:	ldr	r0, [pc, #320]	; (143fc <error@@Base+0x3220>)
   142bc:	add	r0, pc
   142be:	bl	9a48 <pclose@plt+0x7764>
   142c2:	mov	r6, r0
   142c4:	bl	9ac8 <pclose@plt+0x77e4>
   142c8:	cmp	r0, #0
   142ca:	bne.w	140ca <error@@Base+0x2eee>
   142ce:	subs	r1, r4, #2
   142d0:	cmp	r1, #3
   142d2:	bhi.n	143c4 <error@@Base+0x31e8>
   142d4:	tbb	[pc, r1]
   142d8:	lsls	r6, r6, #8
   142da:	bx	r9
   142dc:	ldr	r4, [pc, #288]	; (14400 <error@@Base+0x3224>)
   142de:	add	r4, pc
   142e0:	mov	r0, r5
   142e2:	bl	aa7c <pclose@plt+0x8798>
   142e6:	mov	r7, r0
   142e8:	mov	r0, r6
   142ea:	cmp	r7, #0
   142ec:	beq.n	14372 <error@@Base+0x3196>
   142ee:	blx	2120 <strlen@plt>
   142f2:	mov	r9, r0
   142f4:	mov	r0, r4
   142f6:	blx	2120 <strlen@plt>
   142fa:	mov	sl, r0
   142fc:	mov	r0, r7
   142fe:	blx	2120 <strlen@plt>
   14302:	add.w	r3, r9, sl
   14306:	adds	r3, #5
   14308:	movs	r1, #1
   1430a:	add	r0, r3
   1430c:	bl	27f8 <pclose@plt+0x514>
   14310:	ldr	r3, [pc, #240]	; (14404 <error@@Base+0x3228>)
   14312:	str	r4, [sp, #4]
   14314:	mov.w	r2, #4294967295	; 0xffffffff
   14318:	add	r3, pc
   1431a:	movs	r1, #1
   1431c:	str	r7, [sp, #8]
   1431e:	str	r6, [sp, #0]
   14320:	mov	r4, r0
   14322:	blx	2178 <__sprintf_chk@plt>
   14326:	cmp	r5, r7
   14328:	beq.n	14330 <error@@Base+0x3154>
   1432a:	mov	r0, r7
   1432c:	blx	1fa8 <free@plt+0x4>
   14330:	ldr	r1, [pc, #212]	; (14408 <error@@Base+0x322c>)
   14332:	mov	r0, r4
   14334:	add	r1, pc
   14336:	blx	2224 <popen@plt+0x4>
   1433a:	mov	r6, r0
   1433c:	mov	r0, r4
   1433e:	blx	1fa8 <free@plt+0x4>
   14342:	b.n	1410a <error@@Base+0x2f2e>
   14344:	ldr	r4, [pc, #196]	; (1440c <error@@Base+0x3230>)
   14346:	add	r4, pc
   14348:	b.n	142e0 <error@@Base+0x3104>
   1434a:	ldr	r3, [pc, #144]	; (143dc <error@@Base+0x3200>)
   1434c:	ldr.w	r3, [r8, r3]
   14350:	ldr	r3, [r3, #0]
   14352:	cmp	r3, r6
   14354:	it	eq
   14356:	moveq	r0, #4
   14358:	beq.w	140cc <error@@Base+0x2ef0>
   1435c:	mov	r0, r6
   1435e:	blx	22e8 <pclose@plt+0x4>
   14362:	movs	r0, #4
   14364:	b.n	140cc <error@@Base+0x2ef0>
   14366:	ldr	r4, [pc, #168]	; (14410 <error@@Base+0x3234>)
   14368:	add	r4, pc
   1436a:	b.n	142e0 <error@@Base+0x3104>
   1436c:	ldr	r4, [pc, #164]	; (14414 <error@@Base+0x3238>)
   1436e:	add	r4, pc
   14370:	b.n	142e0 <error@@Base+0x3104>
   14372:	blx	2120 <strlen@plt>
   14376:	mov	r7, r0
   14378:	mov	r0, r4
   1437a:	blx	2120 <strlen@plt>
   1437e:	mov	r9, r0
   14380:	mov	r0, r5
   14382:	blx	2120 <strlen@plt>
   14386:	add.w	r3, r7, r9
   1438a:	adds	r3, #5
   1438c:	movs	r1, #1
   1438e:	add	r0, r3
   14390:	bl	27f8 <pclose@plt+0x514>
   14394:	ldr	r3, [pc, #128]	; (14418 <error@@Base+0x323c>)
   14396:	str	r4, [sp, #4]
   14398:	mov.w	r2, #4294967295	; 0xffffffff
   1439c:	add	r3, pc
   1439e:	movs	r1, #1
   143a0:	str	r5, [sp, #8]
   143a2:	str	r6, [sp, #0]
   143a4:	mov	r4, r0
   143a6:	blx	2178 <__sprintf_chk@plt>
   143aa:	b.n	14330 <error@@Base+0x3154>
   143ac:	ldr	r3, [pc, #108]	; (1441c <error@@Base+0x3240>)
   143ae:	movs	r2, #0
   143b0:	movs	r0, #1
   143b2:	add	r3, pc
   143b4:	strd	r2, r2, [r3]
   143b8:	str	r2, [r3, #8]
   143ba:	b.n	140cc <error@@Base+0x2ef0>
   143bc:	movs	r0, #2
   143be:	b.n	140cc <error@@Base+0x2ef0>
   143c0:	blx	2018 <__stack_chk_fail@plt>
   143c4:	movs	r0, #3
   143c6:	b.n	140cc <error@@Base+0x2ef0>
   143c8:	ldr	r2, [r5, #60]	; 0x3c
   143ca:	movs	r1, r0
   143cc:	lsls	r4, r3, #6
   143ce:	movs	r0, r0
   143d0:	ldr	r6, [r2, #60]	; 0x3c
   143d2:	movs	r1, r0
   143d4:	ldr	r4, [r0, #60]	; 0x3c
   143d6:	movs	r1, r0
   143d8:	ldmia	r4, {r2, r3, r4, r5}
   143da:	movs	r1, r0
   143dc:	lsls	r0, r6, #10
   143de:	movs	r0, r0
   143e0:	ldrh	r6, [r3, #34]	; 0x22
   143e2:	movs	r1, r0
   143e4:	ldrh	r4, [r2, #34]	; 0x22
   143e6:	movs	r1, r0
   143e8:	ldrh	r6, [r0, #34]	; 0x22
   143ea:	movs	r1, r0
   143ec:	ldmia	r4, {r4}
   143ee:	movs	r1, r0
   143f0:	lsls	r4, r7, #6
   143f2:	movs	r0, r0
   143f4:	ldrh	r6, [r7, #24]
   143f6:	movs	r1, r0
   143f8:	ldmia	r2!, {r1, r3, r4, r5, r6, r7}
   143fa:	movs	r1, r0
   143fc:	str	r4, [r3, #56]	; 0x38
   143fe:	movs	r0, r0
   14400:	str	r6, [r2, r1]
   14402:	movs	r0, r0
   14404:	str	r0, [r2, #52]	; 0x34
   14406:	movs	r0, r0
   14408:	str	r0, [r0, r0]
   1440a:	movs	r0, r0
   1440c:	str	r6, [r5, r2]
   1440e:	movs	r0, r0
   14410:	str	r4, [r5, #44]	; 0x2c
   14412:	movs	r0, r0
   14414:	subs	r6, r6, r4
   14416:	movs	r0, r0
   14418:	str	r4, [r1, #44]	; 0x2c
   1441a:	movs	r0, r0
   1441c:	ldmia	r1, {r1, r3, r4, r5, r6}
   1441e:	movs	r1, r0
   14420:	ldr	r3, [pc, #104]	; (1448c <error@@Base+0x32b0>)
   14422:	push	{r4, lr}
   14424:	add	r3, pc
   14426:	ldr	r1, [pc, #104]	; (14490 <error@@Base+0x32b4>)
   14428:	ldr	r4, [r3, #8]
   1442a:	add	r1, pc
   1442c:	mov	r0, r4
   1442e:	blx	1f58 <strcmp@plt>
   14432:	cbz	r0, 14472 <error@@Base+0x3296>
   14434:	ldr	r1, [pc, #92]	; (14494 <error@@Base+0x32b8>)
   14436:	mov	r0, r4
   14438:	add	r1, pc
   1443a:	blx	1f58 <strcmp@plt>
   1443e:	cbz	r0, 14484 <error@@Base+0x32a8>
   14440:	ldr	r1, [pc, #84]	; (14498 <error@@Base+0x32bc>)
   14442:	mov	r0, r4
   14444:	add	r1, pc
   14446:	blx	1f58 <strcmp@plt>
   1444a:	cbz	r0, 14480 <error@@Base+0x32a4>
   1444c:	ldr	r1, [pc, #76]	; (1449c <error@@Base+0x32c0>)
   1444e:	mov	r0, r4
   14450:	add	r1, pc
   14452:	blx	1f58 <strcmp@plt>
   14456:	cbz	r0, 14488 <error@@Base+0x32ac>
   14458:	ldrb	r3, [r4, #0]
   1445a:	cmp	r3, #45	; 0x2d
   1445c:	beq.n	14476 <error@@Base+0x329a>
   1445e:	mov	r0, r4
   14460:	movs	r1, #0
   14462:	blx	209c <open64@plt>
   14466:	cmp	r0, #0
   14468:	blt.n	14472 <error@@Base+0x3296>
   1446a:	blx	22b4 <close@plt>
   1446e:	movs	r0, #0
   14470:	pop	{r4, pc}
   14472:	movs	r0, #2
   14474:	pop	{r4, pc}
   14476:	ldrb	r3, [r4, #1]
   14478:	movs	r0, #1
   1447a:	cmp	r3, #0
   1447c:	bne.n	1445e <error@@Base+0x3282>
   1447e:	pop	{r4, pc}
   14480:	movs	r0, #4
   14482:	pop	{r4, pc}
   14484:	movs	r0, #3
   14486:	pop	{r4, pc}
   14488:	movs	r0, #5
   1448a:	pop	{r4, pc}
   1448c:	ldrh	r4, [r7, #8]
   1448e:	movs	r1, r0
   14490:	str	r2, [r1, #36]	; 0x24
   14492:	movs	r0, r0
   14494:	str	r4, [r0, #36]	; 0x24
   14496:	movs	r0, r0
   14498:	str	r0, [r0, #36]	; 0x24
   1449a:	movs	r0, r0
   1449c:	str	r4, [r7, #32]
   1449e:	movs	r0, r0
   144a0:	push	{r4, lr}
   144a2:	mov	r4, r0
   144a4:	bl	14420 <error@@Base+0x3244>
   144a8:	cbnz	r0, 144be <error@@Base+0x32e2>
   144aa:	mov	r0, r4
   144ac:	bl	13eb0 <error@@Base+0x2cd4>
   144b0:	cmp	r0, #2
   144b2:	beq.n	144ca <error@@Base+0x32ee>
   144b4:	cmp	r0, #3
   144b6:	beq.n	144e6 <error@@Base+0x330a>
   144b8:	cmp	r0, #1
   144ba:	beq.n	144d8 <error@@Base+0x32fc>
   144bc:	pop	{r4, pc}
   144be:	mov	r1, r0
   144c0:	mov	r0, r4
   144c2:	bl	140a0 <error@@Base+0x2ec4>
   144c6:	cmp	r0, #2
   144c8:	bne.n	144b4 <error@@Base+0x32d8>
   144ca:	ldr	r0, [pc, #40]	; (144f4 <error@@Base+0x3318>)
   144cc:	movs	r1, #0
   144ce:	ldmia.w	sp!, {r4, lr}
   144d2:	add	r0, pc
   144d4:	b.w	111dc <error@@Base>
   144d8:	ldr	r0, [pc, #28]	; (144f8 <error@@Base+0x331c>)
   144da:	movs	r1, #0
   144dc:	ldmia.w	sp!, {r4, lr}
   144e0:	add	r0, pc
   144e2:	b.w	111dc <error@@Base>
   144e6:	ldr	r0, [pc, #20]	; (144fc <error@@Base+0x3320>)
   144e8:	movs	r1, #0
   144ea:	ldmia.w	sp!, {r4, lr}
   144ee:	add	r0, pc
   144f0:	b.w	111dc <error@@Base>
   144f4:	str	r2, [r2, #28]
   144f6:	movs	r0, r0
   144f8:	str	r4, [r6, #24]
   144fa:	movs	r0, r0
   144fc:	str	r2, [r2, #28]
   144fe:	movs	r0, r0
   14500:	ldr	r3, [pc, #344]	; (1465c <error@@Base+0x3480>)
   14502:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14506:	add	r3, pc
   14508:	vpush	{d8}
   1450c:	ldr	r1, [pc, #336]	; (14660 <error@@Base+0x3484>)
   1450e:	ldr	r2, [pc, #340]	; (14664 <error@@Base+0x3488>)
   14510:	add	r1, pc
   14512:	ldr	r3, [r3, #0]
   14514:	ldr.w	sl, [pc, #336]	; 14668 <error@@Base+0x348c>
   14518:	sub	sp, #44	; 0x2c
   1451a:	ldr	r2, [r1, r2]
   1451c:	add	sl, pc
   1451e:	ldr	r2, [r2, #0]
   14520:	str	r2, [sp, #36]	; 0x24
   14522:	mov.w	r2, #0
   14526:	cmp	r3, #0
   14528:	beq.n	14622 <error@@Base+0x3446>
   1452a:	ldrd	r4, r5, [r3, #16]
   1452e:	orrs.w	r3, r4, r5
   14532:	mov	r0, r4
   14534:	mov	r1, r5
   14536:	bne.n	145d0 <error@@Base+0x33f4>
   14538:	bl	e6d0 <pclose@plt+0xc3ec>
   1453c:	ldr	r3, [pc, #300]	; (1466c <error@@Base+0x3490>)
   1453e:	strd	r0, r1, [sp, #8]
   14542:	ldr.w	r3, [sl, r3]
   14546:	str	r3, [sp, #20]
   14548:	ldr	r3, [r3, #0]
   1454a:	lsls	r1, r3, #30
   1454c:	bne.n	14622 <error@@Base+0x3446>
   1454e:	add	r3, sp, #32
   14550:	add.w	fp, sp, #28
   14554:	vmov	s16, r3
   14558:	vmov	r2, s16
   1455c:	mov	r3, fp
   1455e:	mov	r0, r4
   14560:	mov	r1, r5
   14562:	bl	e084 <pclose@plt+0xbda0>
   14566:	ldrd	r2, r3, [sp, #8]
   1456a:	mov	r6, r5
   1456c:	mov	r7, r4
   1456e:	mov	r5, r1
   14570:	orrs.w	r1, r2, r3
   14574:	mov	r4, r0
   14576:	beq.n	14584 <error@@Base+0x33a8>
   14578:	adds	r3, r2, #1
   1457a:	str	r3, [sp, #8]
   1457c:	ldr	r3, [sp, #12]
   1457e:	adc.w	r3, r3, #0
   14582:	str	r3, [sp, #12]
   14584:	adds	r3, r5, #1
   14586:	it	eq
   14588:	cmpeq.w	r4, #4294967295	; 0xffffffff
   1458c:	beq.n	14646 <error@@Base+0x346a>
   1458e:	ldr	r3, [pc, #224]	; (14670 <error@@Base+0x3494>)
   14590:	ldr.w	r3, [sl, r3]
   14594:	ldr	r3, [r3, #0]
   14596:	cmp	r3, #0
   14598:	bne.n	1462a <error@@Base+0x344e>
   1459a:	ldr	r3, [pc, #216]	; (14674 <error@@Base+0x3498>)
   1459c:	ldr.w	r3, [sl, r3]
   145a0:	ldr	r3, [r3, #0]
   145a2:	cmp	r3, #2
   145a4:	beq.n	145da <error@@Base+0x33fe>
   145a6:	ldr	r0, [sp, #32]
   145a8:	mov	r2, r7
   145aa:	mov	r3, r6
   145ac:	bl	13db4 <error@@Base+0x2bd8>
   145b0:	cbz	r0, 1461a <error@@Base+0x343e>
   145b2:	ldr	r2, [pc, #196]	; (14678 <error@@Base+0x349c>)
   145b4:	ldr	r3, [pc, #172]	; (14664 <error@@Base+0x3488>)
   145b6:	add	r2, pc
   145b8:	ldr	r3, [r2, r3]
   145ba:	ldr	r2, [r3, #0]
   145bc:	ldr	r3, [sp, #36]	; 0x24
   145be:	eors	r2, r3
   145c0:	bne.n	14656 <error@@Base+0x347a>
   145c2:	mov	r0, r7
   145c4:	mov	r1, r6
   145c6:	add	sp, #44	; 0x2c
   145c8:	vpop	{d8}
   145cc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145d0:	bl	e710 <pclose@plt+0xc42c>
   145d4:	mov	r7, r0
   145d6:	mov	r6, r1
   145d8:	b.n	145b2 <error@@Base+0x33d6>
   145da:	movs	r1, #8
   145dc:	ldr	r0, [sp, #28]
   145de:	bl	92c8 <pclose@plt+0x6fe4>
   145e2:	str	r0, [sp, #16]
   145e4:	bl	92e4 <pclose@plt+0x7000>
   145e8:	ldr	r1, [sp, #16]
   145ea:	mov	r9, r0
   145ec:	movs	r0, #1
   145ee:	bl	27f8 <pclose@plt+0x514>
   145f2:	movs	r3, #8
   145f4:	mov	r2, r9
   145f6:	str	r3, [sp, #0]
   145f8:	ldr	r1, [sp, #32]
   145fa:	mov	r3, fp
   145fc:	mov	r8, r0
   145fe:	bl	9310 <pclose@plt+0x702c>
   14602:	mov	r2, r7
   14604:	mov	r3, r6
   14606:	mov	r0, r8
   14608:	bl	13db4 <error@@Base+0x2bd8>
   1460c:	cbnz	r0, 14638 <error@@Base+0x345c>
   1460e:	mov	r0, r9
   14610:	blx	1fa8 <free@plt+0x4>
   14614:	mov	r0, r8
   14616:	blx	1fa8 <free@plt+0x4>
   1461a:	ldr	r3, [sp, #20]
   1461c:	ldr	r3, [r3, #0]
   1461e:	lsls	r2, r3, #30
   14620:	beq.n	14558 <error@@Base+0x337c>
   14622:	mov.w	r7, #4294967295	; 0xffffffff
   14626:	mov	r6, r7
   14628:	b.n	145b2 <error@@Base+0x33d6>
   1462a:	ldrd	r0, r1, [sp, #8]
   1462e:	mov	r2, r4
   14630:	mov	r3, r5
   14632:	bl	e388 <pclose@plt+0xc0a4>
   14636:	b.n	1459a <error@@Base+0x33be>
   14638:	mov	r0, r9
   1463a:	blx	1fa8 <free@plt+0x4>
   1463e:	mov	r0, r8
   14640:	blx	1fa8 <free@plt+0x4>
   14644:	b.n	145b2 <error@@Base+0x33d6>
   14646:	ldr	r0, [pc, #52]	; (1467c <error@@Base+0x34a0>)
   14648:	movs	r1, #0
   1464a:	mov	r7, r4
   1464c:	mov	r6, r5
   1464e:	add	r0, pc
   14650:	bl	111dc <error@@Base>
   14654:	b.n	145b2 <error@@Base+0x33d6>
   14656:	blx	2018 <__stack_chk_fail@plt>
   1465a:	nop
   1465c:	ldmia	r0!, {r1, r2, r5}
   1465e:	movs	r1, r0
   14660:	str	r4, [r0, #120]	; 0x78
   14662:	movs	r1, r0
   14664:	lsls	r4, r3, #6
   14666:	movs	r0, r0
   14668:	str	r0, [r7, #116]	; 0x74
   1466a:	movs	r1, r0
   1466c:	lsls	r4, r7, #6
   1466e:	movs	r0, r0
   14670:	lsls	r0, r2, #6
   14672:	movs	r0, r0
   14674:	lsls	r4, r2, #11
   14676:	movs	r0, r0
   14678:	str	r6, [r3, #108]	; 0x6c
   1467a:	movs	r1, r0
   1467c:	str	r6, [r0, #8]
   1467e:	movs	r0, r0
   14680:	cmp	r0, #0
   14682:	ble.n	146bc <error@@Base+0x34e0>
   14684:	ldr	r3, [pc, #56]	; (146c0 <error@@Base+0x34e4>)
   14686:	subs	r2, r0, #1
   14688:	push	{r4, r5, r6}
   1468a:	add	r3, pc
   1468c:	ldr	r6, [pc, #52]	; (146c4 <error@@Base+0x34e8>)
   1468e:	movs	r5, #0
   14690:	ldrd	r1, r4, [r3]
   14694:	add	r6, pc
   14696:	cbz	r1, 146b8 <error@@Base+0x34dc>
   14698:	ldr	r3, [r1, #0]
   1469a:	cmp	r3, r6
   1469c:	beq.n	146b8 <error@@Base+0x34dc>
   1469e:	ldr	r0, [r3, #8]
   146a0:	adds	r4, #1
   146a2:	mov	r1, r3
   146a4:	movs	r5, #1
   146a6:	subs	r2, #1
   146a8:	bcs.n	14696 <error@@Base+0x34ba>
   146aa:	cbz	r5, 146b4 <error@@Base+0x34d8>
   146ac:	ldr	r3, [pc, #24]	; (146c8 <error@@Base+0x34ec>)
   146ae:	add	r3, pc
   146b0:	strd	r1, r4, [r3]
   146b4:	pop	{r4, r5, r6}
   146b6:	bx	lr
   146b8:	movs	r0, #0
   146ba:	b.n	146a6 <error@@Base+0x34ca>
   146bc:	movs	r0, #0
   146be:	bx	lr
   146c0:	stmia	r6!, {r1, r5, r7}
   146c2:	movs	r1, r0
   146c4:	strh	r4, [r1, #54]	; 0x36
   146c6:	movs	r1, r0
   146c8:	stmia	r6!, {r1, r2, r3, r4, r5, r6}
   146ca:	movs	r1, r0
   146cc:	cmp	r0, #0
   146ce:	ble.n	14708 <error@@Base+0x352c>
   146d0:	ldr	r3, [pc, #56]	; (1470c <error@@Base+0x3530>)
   146d2:	subs	r2, r0, #1
   146d4:	push	{r4, r5, r6}
   146d6:	add	r3, pc
   146d8:	ldr	r6, [pc, #52]	; (14710 <error@@Base+0x3534>)
   146da:	movs	r5, #0
   146dc:	ldrd	r1, r4, [r3]
   146e0:	add	r6, pc
   146e2:	cbz	r1, 14704 <error@@Base+0x3528>
   146e4:	ldr	r3, [r1, #4]
   146e6:	cmp	r3, r6
   146e8:	beq.n	14704 <error@@Base+0x3528>
   146ea:	ldr	r0, [r3, #8]
   146ec:	subs	r4, #1
   146ee:	mov	r1, r3
   146f0:	movs	r5, #1
   146f2:	subs	r2, #1
   146f4:	bcs.n	146e2 <error@@Base+0x3506>
   146f6:	cbz	r5, 14700 <error@@Base+0x3524>
   146f8:	ldr	r3, [pc, #24]	; (14714 <error@@Base+0x3538>)
   146fa:	add	r3, pc
   146fc:	strd	r1, r4, [r3]
   14700:	pop	{r4, r5, r6}
   14702:	bx	lr
   14704:	movs	r0, #0
   14706:	b.n	146f2 <error@@Base+0x3516>
   14708:	movs	r0, #0
   1470a:	bx	lr
   1470c:	stmia	r6!, {r1, r2, r4, r6}
   1470e:	movs	r1, r0
   14710:	strh	r0, [r0, #52]	; 0x34
   14712:	movs	r1, r0
   14714:	stmia	r6!, {r1, r4, r5}
   14716:	movs	r1, r0
   14718:	ldr	r3, [pc, #4]	; (14720 <error@@Base+0x3544>)
   1471a:	add	r3, pc
   1471c:	ldr	r0, [r3, #8]
   1471e:	bx	lr
   14720:	stmia	r6!, {r1, r4}
   14722:	movs	r1, r0
   14724:	ldr	r3, [pc, #4]	; (1472c <error@@Base+0x3550>)
   14726:	add	r3, pc
   14728:	ldr	r0, [r3, #4]
   1472a:	bx	lr
   1472c:	stmia	r6!, {r1, r2}
   1472e:	movs	r1, r0
   14730:	ldr	r3, [pc, #16]	; (14744 <error@@Base+0x3568>)
   14732:	add	r3, pc
   14734:	ldr	r3, [r3, #0]
   14736:	cbz	r3, 1473e <error@@Base+0x3562>
   14738:	ldr	r0, [r3, #8]
   1473a:	b.w	a598 <pclose@plt+0x82b4>
   1473e:	movs	r0, #1
   14740:	bx	lr
   14742:	nop
   14744:	stmia	r5!, {r1, r3, r4, r5, r6, r7}
   14746:	movs	r1, r0
   14748:	ldr	r0, [pc, #32]	; (1476c <error@@Base+0x3590>)
   1474a:	movs	r1, #0
   1474c:	push	{r3, lr}
   1474e:	add	r0, pc
   14750:	blx	209c <open64@plt>
   14754:	ldr	r3, [pc, #24]	; (14770 <error@@Base+0x3594>)
   14756:	ldr	r2, [pc, #28]	; (14774 <error@@Base+0x3598>)
   14758:	add	r3, pc
   1475a:	cmp	r0, #0
   1475c:	iteet	ge
   1475e:	ldrge	r3, [r3, r2]
   14760:	movlt	r1, #2
   14762:	ldrlt	r3, [r3, r2]
   14764:	strge	r0, [r3, #0]
   14766:	it	lt
   14768:	strlt	r1, [r3, #0]
   1476a:	pop	{r3, pc}
   1476c:	ldr	r2, [pc, #104]	; (147d8 <error@@Base+0x35fc>)
   1476e:	movs	r0, r0
   14770:	str	r4, [r7, #80]	; 0x50
   14772:	movs	r1, r0
   14774:	lsls	r4, r6, #6
   14776:	movs	r0, r0
   14778:	bx	lr
   1477a:	nop
   1477c:	movs	r0, #1
   1477e:	bx	lr
   14780:	ldr	r1, [pc, #96]	; (147e4 <error@@Base+0x3608>)
   14782:	ldr	r2, [pc, #100]	; (147e8 <error@@Base+0x360c>)
   14784:	add	r1, pc
   14786:	ldr	r3, [pc, #100]	; (147ec <error@@Base+0x3610>)
   14788:	push	{r4, r5, lr}
   1478a:	sub	sp, #12
   1478c:	ldr	r2, [r1, r2]
   1478e:	add	r3, pc
   14790:	add.w	r5, sp, #3
   14794:	ldr	r2, [r2, #0]
   14796:	str	r2, [sp, #4]
   14798:	mov.w	r2, #0
   1479c:	ldr	r2, [pc, #80]	; (147f0 <error@@Base+0x3614>)
   1479e:	ldr	r4, [r3, r2]
   147a0:	movs	r2, #1
   147a2:	ldr	r0, [r4, #0]
   147a4:	mov	r1, r5
   147a6:	bl	10b28 <pclose@plt+0xe844>
   147aa:	ldrb.w	r3, [sp, #3]
   147ae:	adds	r2, r0, #2
   147b0:	beq.n	147c2 <error@@Base+0x35e6>
   147b2:	cmp	r0, #0
   147b4:	blt.n	147d6 <error@@Base+0x35fa>
   147b6:	cmp	r3, #0
   147b8:	it	eq
   147ba:	moveq	r3, #224	; 0xe0
   147bc:	cmp	r0, #1
   147be:	bne.n	147a0 <error@@Base+0x35c4>
   147c0:	mov	r0, r3
   147c2:	ldr	r2, [pc, #48]	; (147f4 <error@@Base+0x3618>)
   147c4:	ldr	r3, [pc, #32]	; (147e8 <error@@Base+0x360c>)
   147c6:	add	r2, pc
   147c8:	ldr	r3, [r2, r3]
   147ca:	ldr	r2, [r3, #0]
   147cc:	ldr	r3, [sp, #4]
   147ce:	eors	r2, r3
   147d0:	bne.n	147de <error@@Base+0x3602>
   147d2:	add	sp, #12
   147d4:	pop	{r4, r5, pc}
   147d6:	movs	r0, #1
   147d8:	bl	2788 <pclose@plt+0x4a4>
   147dc:	b.n	147a0 <error@@Base+0x35c4>
   147de:	blx	2018 <__stack_chk_fail@plt>
   147e2:	nop
   147e4:	str	r0, [r2, #80]	; 0x50
   147e6:	movs	r1, r0
   147e8:	lsls	r4, r3, #6
   147ea:	movs	r0, r0
   147ec:	str	r6, [r0, #80]	; 0x50
   147ee:	movs	r1, r0
   147f0:	lsls	r4, r6, #6
   147f2:	movs	r0, r0
   147f4:	str	r6, [r1, #76]	; 0x4c
   147f6:	movs	r1, r0
   147f8:	cmp	r1, #0
   147fa:	beq.w	14a7a <error@@Base+0x389e>
   147fe:	eor.w	ip, r0, r1
   14802:	it	mi
   14804:	negmi	r1, r1
   14806:	subs	r2, r1, #1
   14808:	beq.w	14a4a <error@@Base+0x386e>
   1480c:	movs	r3, r0
   1480e:	it	mi
   14810:	negmi	r3, r0
   14812:	cmp	r3, r1
   14814:	bls.w	14a54 <error@@Base+0x3878>
   14818:	tst	r1, r2
   1481a:	beq.w	14a64 <error@@Base+0x3888>
   1481e:	clz	r2, r3
   14822:	clz	r0, r1
   14826:	sub.w	r2, r0, r2
   1482a:	rsb	r2, r2, #31
   1482e:	add	r0, pc, #16	; (adr r0, 14840 <error@@Base+0x3664>)
   14830:	add.w	r2, r0, r2, lsl #4
   14834:	mov.w	r0, #0
   14838:	mov	pc, r2
   1483a:	nop
   1483c:	nop.w
   14840:	cmp.w	r3, r1, lsl #31
   14844:	nop
   14846:	adc.w	r0, r0, r0
   1484a:	it	cs
   1484c:	subcs.w	r3, r3, r1, lsl #31
   14850:	cmp.w	r3, r1, lsl #30
   14854:	nop
   14856:	adc.w	r0, r0, r0
   1485a:	it	cs
   1485c:	subcs.w	r3, r3, r1, lsl #30
   14860:	cmp.w	r3, r1, lsl #29
   14864:	nop
   14866:	adc.w	r0, r0, r0
   1486a:	it	cs
   1486c:	subcs.w	r3, r3, r1, lsl #29
   14870:	cmp.w	r3, r1, lsl #28
   14874:	nop
   14876:	adc.w	r0, r0, r0
   1487a:	it	cs
   1487c:	subcs.w	r3, r3, r1, lsl #28
   14880:	cmp.w	r3, r1, lsl #27
   14884:	nop
   14886:	adc.w	r0, r0, r0
   1488a:	it	cs
   1488c:	subcs.w	r3, r3, r1, lsl #27
   14890:	cmp.w	r3, r1, lsl #26
   14894:	nop
   14896:	adc.w	r0, r0, r0
   1489a:	it	cs
   1489c:	subcs.w	r3, r3, r1, lsl #26
   148a0:	cmp.w	r3, r1, lsl #25
   148a4:	nop
   148a6:	adc.w	r0, r0, r0
   148aa:	it	cs
   148ac:	subcs.w	r3, r3, r1, lsl #25
   148b0:	cmp.w	r3, r1, lsl #24
   148b4:	nop
   148b6:	adc.w	r0, r0, r0
   148ba:	it	cs
   148bc:	subcs.w	r3, r3, r1, lsl #24
   148c0:	cmp.w	r3, r1, lsl #23
   148c4:	nop
   148c6:	adc.w	r0, r0, r0
   148ca:	it	cs
   148cc:	subcs.w	r3, r3, r1, lsl #23
   148d0:	cmp.w	r3, r1, lsl #22
   148d4:	nop
   148d6:	adc.w	r0, r0, r0
   148da:	it	cs
   148dc:	subcs.w	r3, r3, r1, lsl #22
   148e0:	cmp.w	r3, r1, lsl #21
   148e4:	nop
   148e6:	adc.w	r0, r0, r0
   148ea:	it	cs
   148ec:	subcs.w	r3, r3, r1, lsl #21
   148f0:	cmp.w	r3, r1, lsl #20
   148f4:	nop
   148f6:	adc.w	r0, r0, r0
   148fa:	it	cs
   148fc:	subcs.w	r3, r3, r1, lsl #20
   14900:	cmp.w	r3, r1, lsl #19
   14904:	nop
   14906:	adc.w	r0, r0, r0
   1490a:	it	cs
   1490c:	subcs.w	r3, r3, r1, lsl #19
   14910:	cmp.w	r3, r1, lsl #18
   14914:	nop
   14916:	adc.w	r0, r0, r0
   1491a:	it	cs
   1491c:	subcs.w	r3, r3, r1, lsl #18
   14920:	cmp.w	r3, r1, lsl #17
   14924:	nop
   14926:	adc.w	r0, r0, r0
   1492a:	it	cs
   1492c:	subcs.w	r3, r3, r1, lsl #17
   14930:	cmp.w	r3, r1, lsl #16
   14934:	nop
   14936:	adc.w	r0, r0, r0
   1493a:	it	cs
   1493c:	subcs.w	r3, r3, r1, lsl #16
   14940:	cmp.w	r3, r1, lsl #15
   14944:	nop
   14946:	adc.w	r0, r0, r0
   1494a:	it	cs
   1494c:	subcs.w	r3, r3, r1, lsl #15
   14950:	cmp.w	r3, r1, lsl #14
   14954:	nop
   14956:	adc.w	r0, r0, r0
   1495a:	it	cs
   1495c:	subcs.w	r3, r3, r1, lsl #14
   14960:	cmp.w	r3, r1, lsl #13
   14964:	nop
   14966:	adc.w	r0, r0, r0
   1496a:	it	cs
   1496c:	subcs.w	r3, r3, r1, lsl #13
   14970:	cmp.w	r3, r1, lsl #12
   14974:	nop
   14976:	adc.w	r0, r0, r0
   1497a:	it	cs
   1497c:	subcs.w	r3, r3, r1, lsl #12
   14980:	cmp.w	r3, r1, lsl #11
   14984:	nop
   14986:	adc.w	r0, r0, r0
   1498a:	it	cs
   1498c:	subcs.w	r3, r3, r1, lsl #11
   14990:	cmp.w	r3, r1, lsl #10
   14994:	nop
   14996:	adc.w	r0, r0, r0
   1499a:	it	cs
   1499c:	subcs.w	r3, r3, r1, lsl #10
   149a0:	cmp.w	r3, r1, lsl #9
   149a4:	nop
   149a6:	adc.w	r0, r0, r0
   149aa:	it	cs
   149ac:	subcs.w	r3, r3, r1, lsl #9
   149b0:	cmp.w	r3, r1, lsl #8
   149b4:	nop
   149b6:	adc.w	r0, r0, r0
   149ba:	it	cs
   149bc:	subcs.w	r3, r3, r1, lsl #8
   149c0:	cmp.w	r3, r1, lsl #7
   149c4:	nop
   149c6:	adc.w	r0, r0, r0
   149ca:	it	cs
   149cc:	subcs.w	r3, r3, r1, lsl #7
   149d0:	cmp.w	r3, r1, lsl #6
   149d4:	nop
   149d6:	adc.w	r0, r0, r0
   149da:	it	cs
   149dc:	subcs.w	r3, r3, r1, lsl #6
   149e0:	cmp.w	r3, r1, lsl #5
   149e4:	nop
   149e6:	adc.w	r0, r0, r0
   149ea:	it	cs
   149ec:	subcs.w	r3, r3, r1, lsl #5
   149f0:	cmp.w	r3, r1, lsl #4
   149f4:	nop
   149f6:	adc.w	r0, r0, r0
   149fa:	it	cs
   149fc:	subcs.w	r3, r3, r1, lsl #4
   14a00:	cmp.w	r3, r1, lsl #3
   14a04:	nop
   14a06:	adc.w	r0, r0, r0
   14a0a:	it	cs
   14a0c:	subcs.w	r3, r3, r1, lsl #3
   14a10:	cmp.w	r3, r1, lsl #2
   14a14:	nop
   14a16:	adc.w	r0, r0, r0
   14a1a:	it	cs
   14a1c:	subcs.w	r3, r3, r1, lsl #2
   14a20:	cmp.w	r3, r1, lsl #1
   14a24:	nop
   14a26:	adc.w	r0, r0, r0
   14a2a:	it	cs
   14a2c:	subcs.w	r3, r3, r1, lsl #1
   14a30:	cmp.w	r3, r1
   14a34:	nop
   14a36:	adc.w	r0, r0, r0
   14a3a:	it	cs
   14a3c:	subcs.w	r3, r3, r1
   14a40:	cmp.w	ip, #0
   14a44:	it	mi
   14a46:	negmi	r0, r0
   14a48:	bx	lr
   14a4a:	teq	ip, r0
   14a4e:	it	mi
   14a50:	negmi	r0, r0
   14a52:	bx	lr
   14a54:	it	cc
   14a56:	movcc	r0, #0
   14a58:	itt	eq
   14a5a:	moveq.w	r0, ip, asr #31
   14a5e:	orreq.w	r0, r0, #1
   14a62:	bx	lr
   14a64:	clz	r2, r1
   14a68:	rsb	r2, r2, #31
   14a6c:	cmp.w	ip, #0
   14a70:	lsr.w	r0, r3, r2
   14a74:	it	mi
   14a76:	negmi	r0, r0
   14a78:	bx	lr
   14a7a:	cmp	r0, #0
   14a7c:	it	gt
   14a7e:	mvngt.w	r0, #2147483648	; 0x80000000
   14a82:	it	lt
   14a84:	movlt.w	r0, #2147483648	; 0x80000000
   14a88:	b.w	14ef0 <error@@Base+0x3d14>
   14a8c:	cmp	r1, #0
   14a8e:	beq.n	14a7a <error@@Base+0x389e>
   14a90:	stmdb	sp!, {r0, r1, lr}
   14a94:	bl	147fe <error@@Base+0x3622>
   14a98:	ldmia.w	sp!, {r1, r2, lr}
   14a9c:	mul.w	r3, r2, r0
   14aa0:	sub.w	r1, r1, r3
   14aa4:	bx	lr
   14aa6:	nop
   14aa8:	eor.w	r1, r1, #2147483648	; 0x80000000
   14aac:	b.n	14ab4 <error@@Base+0x38d8>
   14aae:	nop
   14ab0:	eor.w	r3, r3, #2147483648	; 0x80000000
   14ab4:	push	{r4, r5, lr}
   14ab6:	mov.w	r4, r1, lsl #1
   14aba:	mov.w	r5, r3, lsl #1
   14abe:	teq	r4, r5
   14ac2:	it	eq
   14ac4:	teqeq	r0, r2
   14ac8:	itttt	ne
   14aca:	orrsne.w	ip, r4, r0
   14ace:	orrsne.w	ip, r5, r2
   14ad2:	mvnsne.w	ip, r4, asr #21
   14ad6:	mvnsne.w	ip, r5, asr #21
   14ada:	beq.w	14ca2 <error@@Base+0x3ac6>
   14ade:	mov.w	r4, r4, lsr #21
   14ae2:	rsbs	r5, r4, r5, lsr #21
   14ae6:	it	lt
   14ae8:	neglt	r5, r5
   14aea:	ble.n	14b06 <error@@Base+0x392a>
   14aec:	add	r4, r5
   14aee:	eor.w	r2, r0, r2
   14af2:	eor.w	r3, r1, r3
   14af6:	eor.w	r0, r2, r0
   14afa:	eor.w	r1, r3, r1
   14afe:	eor.w	r2, r0, r2
   14b02:	eor.w	r3, r1, r3
   14b06:	cmp	r5, #54	; 0x36
   14b08:	it	hi
   14b0a:	pophi	{r4, r5, pc}
   14b0c:	tst.w	r1, #2147483648	; 0x80000000
   14b10:	mov.w	r1, r1, lsl #12
   14b14:	mov.w	ip, #1048576	; 0x100000
   14b18:	orr.w	r1, ip, r1, lsr #12
   14b1c:	beq.n	14b24 <error@@Base+0x3948>
   14b1e:	negs	r0, r0
   14b20:	sbc.w	r1, r1, r1, lsl #1
   14b24:	tst.w	r3, #2147483648	; 0x80000000
   14b28:	mov.w	r3, r3, lsl #12
   14b2c:	orr.w	r3, ip, r3, lsr #12
   14b30:	beq.n	14b38 <error@@Base+0x395c>
   14b32:	negs	r2, r2
   14b34:	sbc.w	r3, r3, r3, lsl #1
   14b38:	teq	r4, r5
   14b3c:	beq.w	14c8e <error@@Base+0x3ab2>
   14b40:	sub.w	r4, r4, #1
   14b44:	rsbs	lr, r5, #32
   14b48:	blt.n	14b66 <error@@Base+0x398a>
   14b4a:	lsl.w	ip, r2, lr
   14b4e:	lsr.w	r2, r2, r5
   14b52:	adds	r0, r0, r2
   14b54:	adc.w	r1, r1, #0
   14b58:	lsl.w	r2, r3, lr
   14b5c:	adds	r0, r0, r2
   14b5e:	asr.w	r3, r3, r5
   14b62:	adcs	r1, r3
   14b64:	b.n	14b84 <error@@Base+0x39a8>
   14b66:	sub.w	r5, r5, #32
   14b6a:	add.w	lr, lr, #32
   14b6e:	cmp	r2, #1
   14b70:	lsl.w	ip, r3, lr
   14b74:	it	cs
   14b76:	orrcs.w	ip, ip, #2
   14b7a:	asr.w	r3, r3, r5
   14b7e:	adds	r0, r0, r3
   14b80:	adcs.w	r1, r1, r3, asr #31
   14b84:	and.w	r5, r1, #2147483648	; 0x80000000
   14b88:	bpl.n	14b9a <error@@Base+0x39be>
   14b8a:	mov.w	lr, #0
   14b8e:	rsbs	ip, ip, #0
   14b92:	sbcs.w	r0, lr, r0
   14b96:	sbc.w	r1, lr, r1
   14b9a:	cmp.w	r1, #1048576	; 0x100000
   14b9e:	bcc.n	14bd8 <error@@Base+0x39fc>
   14ba0:	cmp.w	r1, #2097152	; 0x200000
   14ba4:	bcc.n	14bc0 <error@@Base+0x39e4>
   14ba6:	lsrs	r1, r1, #1
   14ba8:	movs.w	r0, r0, rrx
   14bac:	mov.w	ip, ip, rrx
   14bb0:	add.w	r4, r4, #1
   14bb4:	mov.w	r2, r4, lsl #21
   14bb8:	cmn.w	r2, #4194304	; 0x400000
   14bbc:	bcs.w	14cf4 <error@@Base+0x3b18>
   14bc0:	cmp.w	ip, #2147483648	; 0x80000000
   14bc4:	it	eq
   14bc6:	movseq.w	ip, r0, lsr #1
   14bca:	adcs.w	r0, r0, #0
   14bce:	adc.w	r1, r1, r4, lsl #20
   14bd2:	orr.w	r1, r1, r5
   14bd6:	pop	{r4, r5, pc}
   14bd8:	movs.w	ip, ip, lsl #1
   14bdc:	adcs	r0, r0
   14bde:	adc.w	r1, r1, r1
   14be2:	subs	r4, #1
   14be4:	it	cs
   14be6:	cmpcs.w	r1, #1048576	; 0x100000
   14bea:	bcs.n	14bc0 <error@@Base+0x39e4>
   14bec:	teq	r1, #0
   14bf0:	itt	eq
   14bf2:	moveq	r1, r0
   14bf4:	moveq	r0, #0
   14bf6:	clz	r3, r1
   14bfa:	it	eq
   14bfc:	addeq	r3, #32
   14bfe:	sub.w	r3, r3, #11
   14c02:	subs.w	r2, r3, #32
   14c06:	bge.n	14c22 <error@@Base+0x3a46>
   14c08:	adds	r2, #12
   14c0a:	ble.n	14c1e <error@@Base+0x3a42>
   14c0c:	add.w	ip, r2, #20
   14c10:	rsb	r2, r2, #12
   14c14:	lsl.w	r0, r1, ip
   14c18:	lsr.w	r1, r1, r2
   14c1c:	b.n	14c38 <error@@Base+0x3a5c>
   14c1e:	add.w	r2, r2, #20
   14c22:	it	le
   14c24:	rsble	ip, r2, #32
   14c28:	lsl.w	r1, r1, r2
   14c2c:	lsr.w	ip, r0, ip
   14c30:	itt	le
   14c32:	orrle.w	r1, r1, ip
   14c36:	lslle	r0, r2
   14c38:	subs	r4, r4, r3
   14c3a:	ittt	ge
   14c3c:	addge.w	r1, r1, r4, lsl #20
   14c40:	orrge	r1, r5
   14c42:	popge	{r4, r5, pc}
   14c44:	mvn.w	r4, r4
   14c48:	subs	r4, #31
   14c4a:	bge.n	14c86 <error@@Base+0x3aaa>
   14c4c:	adds	r4, #12
   14c4e:	bgt.n	14c6e <error@@Base+0x3a92>
   14c50:	add.w	r4, r4, #20
   14c54:	rsb	r2, r4, #32
   14c58:	lsr.w	r0, r0, r4
   14c5c:	lsl.w	r3, r1, r2
   14c60:	orr.w	r0, r0, r3
   14c64:	lsr.w	r3, r1, r4
   14c68:	orr.w	r1, r5, r3
   14c6c:	pop	{r4, r5, pc}
   14c6e:	rsb	r4, r4, #12
   14c72:	rsb	r2, r4, #32
   14c76:	lsr.w	r0, r0, r2
   14c7a:	lsl.w	r3, r1, r4
   14c7e:	orr.w	r0, r0, r3
   14c82:	mov	r1, r5
   14c84:	pop	{r4, r5, pc}
   14c86:	lsr.w	r0, r1, r4
   14c8a:	mov	r1, r5
   14c8c:	pop	{r4, r5, pc}
   14c8e:	teq	r4, #0
   14c92:	eor.w	r3, r3, #1048576	; 0x100000
   14c96:	itte	eq
   14c98:	eoreq.w	r1, r1, #1048576	; 0x100000
   14c9c:	addeq	r4, #1
   14c9e:	subne	r5, #1
   14ca0:	b.n	14b40 <error@@Base+0x3964>
   14ca2:	mvns.w	ip, r4, asr #21
   14ca6:	it	ne
   14ca8:	mvnsne.w	ip, r5, asr #21
   14cac:	beq.n	14d02 <error@@Base+0x3b26>
   14cae:	teq	r4, r5
   14cb2:	it	eq
   14cb4:	teqeq	r0, r2
   14cb8:	beq.n	14cc6 <error@@Base+0x3aea>
   14cba:	orrs.w	ip, r4, r0
   14cbe:	itt	eq
   14cc0:	moveq	r1, r3
   14cc2:	moveq	r0, r2
   14cc4:	pop	{r4, r5, pc}
   14cc6:	teq	r1, r3
   14cca:	ittt	ne
   14ccc:	movne	r1, #0
   14cce:	movne	r0, #0
   14cd0:	popne	{r4, r5, pc}
   14cd2:	movs.w	ip, r4, lsr #21
   14cd6:	bne.n	14ce4 <error@@Base+0x3b08>
   14cd8:	lsls	r0, r0, #1
   14cda:	adcs	r1, r1
   14cdc:	it	cs
   14cde:	orrcs.w	r1, r1, #2147483648	; 0x80000000
   14ce2:	pop	{r4, r5, pc}
   14ce4:	adds.w	r4, r4, #4194304	; 0x400000
   14ce8:	itt	cc
   14cea:	addcc.w	r1, r1, #1048576	; 0x100000
   14cee:	popcc	{r4, r5, pc}
   14cf0:	and.w	r5, r1, #2147483648	; 0x80000000
   14cf4:	orr.w	r1, r5, #2130706432	; 0x7f000000
   14cf8:	orr.w	r1, r1, #15728640	; 0xf00000
   14cfc:	mov.w	r0, #0
   14d00:	pop	{r4, r5, pc}
   14d02:	mvns.w	ip, r4, asr #21
   14d06:	itte	ne
   14d08:	movne	r1, r3
   14d0a:	movne	r0, r2
   14d0c:	mvnseq.w	ip, r5, asr #21
   14d10:	itt	ne
   14d12:	movne	r3, r1
   14d14:	movne	r2, r0
   14d16:	orrs.w	r4, r0, r1, lsl #12
   14d1a:	itte	eq
   14d1c:	orrseq.w	r5, r2, r3, lsl #12
   14d20:	teqeq	r1, r3
   14d24:	orrne.w	r1, r1, #524288	; 0x80000
   14d28:	pop	{r4, r5, pc}
   14d2a:	nop
   14d2c:	teq	r0, #0
   14d30:	itt	eq
   14d32:	moveq	r1, #0
   14d34:	bxeq	lr
   14d36:	push	{r4, r5, lr}
   14d38:	mov.w	r4, #1024	; 0x400
   14d3c:	add.w	r4, r4, #50	; 0x32
   14d40:	mov.w	r5, #0
   14d44:	mov.w	r1, #0
   14d48:	b.n	14bec <error@@Base+0x3a10>
   14d4a:	nop
   14d4c:	teq	r0, #0
   14d50:	itt	eq
   14d52:	moveq	r1, #0
   14d54:	bxeq	lr
   14d56:	push	{r4, r5, lr}
   14d58:	mov.w	r4, #1024	; 0x400
   14d5c:	add.w	r4, r4, #50	; 0x32
   14d60:	ands.w	r5, r0, #2147483648	; 0x80000000
   14d64:	it	mi
   14d66:	negmi	r0, r0
   14d68:	mov.w	r1, #0
   14d6c:	b.n	14bec <error@@Base+0x3a10>
   14d6e:	nop
   14d70:	lsls	r2, r0, #1
   14d72:	mov.w	r1, r2, asr #3
   14d76:	mov.w	r1, r1, rrx
   14d7a:	mov.w	r0, r2, lsl #28
   14d7e:	itttt	ne
   14d80:	andsne.w	r3, r2, #4278190080	; 0xff000000
   14d84:	teqne	r3, #4278190080	; 0xff000000
   14d88:	eorne.w	r1, r1, #939524096	; 0x38000000
   14d8c:	bxne	lr
   14d8e:	bics.w	r2, r2, #4278190080	; 0xff000000
   14d92:	it	eq
   14d94:	bxeq	lr
   14d96:	teq	r3, #4278190080	; 0xff000000
   14d9a:	itt	eq
   14d9c:	orreq.w	r1, r1, #524288	; 0x80000
   14da0:	bxeq	lr
   14da2:	push	{r4, r5, lr}
   14da4:	mov.w	r4, #896	; 0x380
   14da8:	and.w	r5, r1, #2147483648	; 0x80000000
   14dac:	bic.w	r1, r1, #2147483648	; 0x80000000
   14db0:	b.n	14bec <error@@Base+0x3a10>
   14db2:	nop
   14db4:	orrs.w	r2, r0, r1
   14db8:	it	eq
   14dba:	bxeq	lr
   14dbc:	push	{r4, r5, lr}
   14dbe:	mov.w	r5, #0
   14dc2:	b.n	14dda <error@@Base+0x3bfe>
   14dc4:	orrs.w	r2, r0, r1
   14dc8:	it	eq
   14dca:	bxeq	lr
   14dcc:	push	{r4, r5, lr}
   14dce:	ands.w	r5, r1, #2147483648	; 0x80000000
   14dd2:	bpl.n	14dda <error@@Base+0x3bfe>
   14dd4:	negs	r0, r0
   14dd6:	sbc.w	r1, r1, r1, lsl #1
   14dda:	mov.w	r4, #1024	; 0x400
   14dde:	add.w	r4, r4, #50	; 0x32
   14de2:	movs.w	ip, r1, lsr #22
   14de6:	beq.w	14b9a <error@@Base+0x39be>
   14dea:	mov.w	r2, #3
   14dee:	movs.w	ip, ip, lsr #3
   14df2:	it	ne
   14df4:	addne	r2, #3
   14df6:	movs.w	ip, ip, lsr #3
   14dfa:	it	ne
   14dfc:	addne	r2, #3
   14dfe:	add.w	r2, r2, ip, lsr #3
   14e02:	rsb	r3, r2, #32
   14e06:	lsl.w	ip, r0, r3
   14e0a:	lsr.w	r0, r0, r2
   14e0e:	lsl.w	lr, r1, r3
   14e12:	orr.w	r0, r0, lr
   14e16:	lsr.w	r1, r1, r2
   14e1a:	add	r4, r2
   14e1c:	b.n	14b9a <error@@Base+0x39be>
   14e1e:	nop
   14e20:	cbnz	r3, 14e42 <error@@Base+0x3c66>
   14e22:	cbnz	r2, 14e42 <error@@Base+0x3c66>
   14e24:	cmp	r1, #0
   14e26:	ittt	lt
   14e28:	movlt	r0, #0
   14e2a:	movlt.w	r1, #2147483648	; 0x80000000
   14e2e:	blt.n	14e3e <error@@Base+0x3c62>
   14e30:	it	eq
   14e32:	cmpeq	r0, #0
   14e34:	itt	ne
   14e36:	mvnne.w	r1, #2147483648	; 0x80000000
   14e3a:	movne.w	r0, #4294967295	; 0xffffffff
   14e3e:	b.w	14ef0 <error@@Base+0x3d14>
   14e42:	sub.w	ip, sp, #8
   14e46:	strd	ip, lr, [sp, #-16]!
   14e4a:	cmp	r1, #0
   14e4c:	blt.n	14e62 <error@@Base+0x3c86>
   14e4e:	cmp	r3, #0
   14e50:	blt.n	14e88 <error@@Base+0x3cac>
   14e52:	bl	14f70 <error@@Base+0x3d94>
   14e56:	ldr.w	lr, [sp, #4]
   14e5a:	ldrd	r2, r3, [sp, #8]
   14e5e:	add	sp, #16
   14e60:	bx	lr
   14e62:	negs	r0, r0
   14e64:	sbc.w	r1, r1, r1, lsl #1
   14e68:	cmp	r3, #0
   14e6a:	blt.n	14ea4 <error@@Base+0x3cc8>
   14e6c:	bl	14f70 <error@@Base+0x3d94>
   14e70:	ldr.w	lr, [sp, #4]
   14e74:	ldrd	r2, r3, [sp, #8]
   14e78:	add	sp, #16
   14e7a:	negs	r0, r0
   14e7c:	sbc.w	r1, r1, r1, lsl #1
   14e80:	negs	r2, r2
   14e82:	sbc.w	r3, r3, r3, lsl #1
   14e86:	bx	lr
   14e88:	negs	r2, r2
   14e8a:	sbc.w	r3, r3, r3, lsl #1
   14e8e:	bl	14f70 <error@@Base+0x3d94>
   14e92:	ldr.w	lr, [sp, #4]
   14e96:	ldrd	r2, r3, [sp, #8]
   14e9a:	add	sp, #16
   14e9c:	negs	r0, r0
   14e9e:	sbc.w	r1, r1, r1, lsl #1
   14ea2:	bx	lr
   14ea4:	negs	r2, r2
   14ea6:	sbc.w	r3, r3, r3, lsl #1
   14eaa:	bl	14f70 <error@@Base+0x3d94>
   14eae:	ldr.w	lr, [sp, #4]
   14eb2:	ldrd	r2, r3, [sp, #8]
   14eb6:	add	sp, #16
   14eb8:	negs	r2, r2
   14eba:	sbc.w	r3, r3, r3, lsl #1
   14ebe:	bx	lr
   14ec0:	cbnz	r3, 14ed8 <error@@Base+0x3cfc>
   14ec2:	cbnz	r2, 14ed8 <error@@Base+0x3cfc>
   14ec4:	cmp	r1, #0
   14ec6:	it	eq
   14ec8:	cmpeq	r0, #0
   14eca:	itt	ne
   14ecc:	movne.w	r1, #4294967295	; 0xffffffff
   14ed0:	movne.w	r0, #4294967295	; 0xffffffff
   14ed4:	b.w	14ef0 <error@@Base+0x3d14>
   14ed8:	sub.w	ip, sp, #8
   14edc:	strd	ip, lr, [sp, #-16]!
   14ee0:	bl	14f70 <error@@Base+0x3d94>
   14ee4:	ldr.w	lr, [sp, #4]
   14ee8:	ldrd	r2, r3, [sp, #8]
   14eec:	add	sp, #16
   14eee:	bx	lr
   14ef0:	push	{r1, lr}
   14ef2:	mov.w	r0, #8
   14ef6:	blx	1f30 <raise@plt>
   14efa:	pop	{r1, pc}
   14efc:	mov	r2, r0
   14efe:	push	{r3, lr}
   14f00:	mov	r3, r1
   14f02:	vmov	d7, r2, r3
   14f06:	vcmpe.f64	d7, #0.0
   14f0a:	vmrs	APSR_nzcv, fpscr
   14f0e:	bmi.n	14f18 <error@@Base+0x3d3c>
   14f10:	ldmia.w	sp!, {r3, lr}
   14f14:	b.w	14f30 <error@@Base+0x3d54>
   14f18:	vneg.f64	d7, d7
   14f1c:	vmov	r0, r1, d7
   14f20:	bl	14f30 <error@@Base+0x3d54>
   14f24:	negs	r0, r0
   14f26:	sbc.w	r1, r1, r1, lsl #1
   14f2a:	pop	{r3, pc}
   14f2c:	movs	r0, r0
   14f2e:	movs	r0, r0
   14f30:	vldr	d6, [pc, #44]	; 14f60 <error@@Base+0x3d84>
   14f34:	vmov	d7, r0, r1
   14f38:	vmul.f64	d6, d7, d6
   14f3c:	vldr	d5, [pc, #40]	; 14f68 <error@@Base+0x3d8c>
   14f40:	vcvt.u32.f64	s12, d6
   14f44:	vcvt.f64.u32	d4, s12
   14f48:	vmov	r1, s12
   14f4c:	vmls.f64	d7, d4, d5
   14f50:	vcvt.u32.f64	s15, d7
   14f54:	vmov	r0, s15
   14f58:	bx	lr
   14f5a:	nop
   14f5c:	nop.w
   14f60:	movs	r0, r0
   14f62:	movs	r0, r0
   14f64:	movs	r0, r0
   14f66:	subs	r5, #240	; 0xf0
   14f68:	movs	r0, r0
   14f6a:	movs	r0, r0
   14f6c:	movs	r0, r0
   14f6e:	rors	r0, r6
   14f70:	cmp	r1, r3
   14f72:	it	eq
   14f74:	cmpeq	r0, r2
   14f76:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f7a:	mov	r4, r0
   14f7c:	it	cc
   14f7e:	movcc	r0, #0
   14f80:	mov	r5, r1
   14f82:	ldr.w	ip, [sp, #36]	; 0x24
   14f86:	it	cc
   14f88:	movcc	r1, r0
   14f8a:	bcc.n	15064 <error@@Base+0x3e88>
   14f8c:	mov	r8, r2
   14f8e:	mov	r9, r3
   14f90:	clz	r2, r3
   14f94:	cmp	r3, #0
   14f96:	beq.n	1507a <error@@Base+0x3e9e>
   14f98:	clz	r3, r5
   14f9c:	cmp	r5, #0
   14f9e:	beq.n	15072 <error@@Base+0x3e96>
   14fa0:	subs	r2, r2, r3
   14fa2:	sub.w	lr, r2, #32
   14fa6:	lsl.w	fp, r9, r2
   14faa:	lsl.w	r3, r8, lr
   14fae:	rsb	r7, r2, #32
   14fb2:	orr.w	fp, fp, r3
   14fb6:	lsr.w	r3, r8, r7
   14fba:	orr.w	fp, fp, r3
   14fbe:	lsl.w	sl, r8, r2
   14fc2:	cmp	r5, fp
   14fc4:	it	eq
   14fc6:	cmpeq	r4, sl
   14fc8:	itt	cc
   14fca:	movcc	r0, #0
   14fcc:	movcc	r1, r0
   14fce:	bcc.n	14fe6 <error@@Base+0x3e0a>
   14fd0:	movs	r0, #1
   14fd2:	subs.w	r4, r4, sl
   14fd6:	lsl.w	r1, r0, lr
   14fda:	lsr.w	r3, r0, r7
   14fde:	sbc.w	r5, r5, fp
   14fe2:	orrs	r1, r3
   14fe4:	lsls	r0, r2
   14fe6:	cmp	r2, #0
   14fe8:	beq.n	15064 <error@@Base+0x3e88>
   14fea:	mov.w	r8, sl, lsr #1
   14fee:	mov.w	r9, fp, lsr #1
   14ff2:	orr.w	r8, r8, fp, lsl #31
   14ff6:	mov	r6, r2
   14ff8:	b.n	15012 <error@@Base+0x3e36>
   14ffa:	subs.w	r3, r4, r8
   14ffe:	sbc.w	sl, r5, r9
   15002:	adds	r3, r3, r3
   15004:	adc.w	sl, sl, sl
   15008:	adds	r4, r3, #1
   1500a:	adc.w	r5, sl, #0
   1500e:	subs	r6, #1
   15010:	beq.n	15022 <error@@Base+0x3e46>
   15012:	cmp	r5, r9
   15014:	it	eq
   15016:	cmpeq	r4, r8
   15018:	bcs.n	14ffa <error@@Base+0x3e1e>
   1501a:	adds	r4, r4, r4
   1501c:	adcs	r5, r5
   1501e:	subs	r6, #1
   15020:	bne.n	15012 <error@@Base+0x3e36>
   15022:	lsl.w	r7, r5, r7
   15026:	lsr.w	r3, r4, r2
   1502a:	orrs	r3, r7
   1502c:	lsr.w	lr, r5, lr
   15030:	adds	r0, r0, r4
   15032:	lsr.w	r8, r5, r2
   15036:	orr.w	r4, r3, lr
   1503a:	sub.w	r7, r2, #32
   1503e:	rsb	r6, r2, #32
   15042:	lsl.w	r3, r8, r2
   15046:	lsl.w	r7, r4, r7
   1504a:	lsl.w	r2, r4, r2
   1504e:	orr.w	r3, r3, r7
   15052:	lsr.w	r6, r4, r6
   15056:	adc.w	r1, r5, r1
   1505a:	orrs	r3, r6
   1505c:	subs	r0, r0, r2
   1505e:	mov	r5, r8
   15060:	sbc.w	r1, r1, r3
   15064:	cmp.w	ip, #0
   15068:	beq.n	1506e <error@@Base+0x3e92>
   1506a:	strd	r4, r5, [ip]
   1506e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15072:	clz	r3, r4
   15076:	adds	r3, #32
   15078:	b.n	14fa0 <error@@Base+0x3dc4>
   1507a:	clz	r2, r8
   1507e:	clz	r3, r5
   15082:	adds	r2, #32
   15084:	cmp	r5, #0
   15086:	bne.n	14fa0 <error@@Base+0x3dc4>
   15088:	b.n	15072 <error@@Base+0x3e96>
   1508a:	nop
   1508c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   15090:	mov	r7, r0
   15092:	ldr	r6, [pc, #48]	; (150c4 <error@@Base+0x3ee8>)
   15094:	mov	r8, r1
   15096:	ldr	r5, [pc, #48]	; (150c8 <error@@Base+0x3eec>)
   15098:	mov	r9, r2
   1509a:	add	r6, pc
   1509c:	blx	1ef8 <calloc@plt-0x20>
   150a0:	add	r5, pc
   150a2:	subs	r6, r6, r5
   150a4:	asrs	r6, r6, #2
   150a6:	beq.n	150be <error@@Base+0x3ee2>
   150a8:	subs	r5, #4
   150aa:	movs	r4, #0
   150ac:	ldr.w	r3, [r5, #4]!
   150b0:	adds	r4, #1
   150b2:	mov	r2, r9
   150b4:	mov	r1, r8
   150b6:	mov	r0, r7
   150b8:	blx	r3
   150ba:	cmp	r6, r4
   150bc:	bne.n	150ac <error@@Base+0x3ed0>
   150be:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   150c2:	nop
   150c4:	ldrh	r6, [r5, r3]
   150c6:	movs	r1, r0
   150c8:	ldrh	r4, [r4, r3]
   150ca:	movs	r1, r0
   150cc:	bx	lr
   150ce:	nop

Disassembly of section .fini:

000150d0 <.fini>:
   150d0:	push	{r3, lr}
   150d4:	pop	{r3, pc}
