LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Fadder IS
	PORT (SW		: IN	STD_LOGIC_VECTOR(8 DOWNTO 0);
			LEDR	: OUT	STD_LOGIC_VECTOR(8 DOWNTO 0);
			LEDG	: OUT STD_LOGIC_VECTOR(4 DOWNTO 0));
END part3;

ARCHITECTURE Behavior OF part3 IS

BEGIN
	LEDR <= SW;
END part3;