

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220'
================================================================
* Date:           Sun Feb  5 17:02:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  39.975 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_1_VITIS_LOOP_106_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2474|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    26|        0|     864|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      391|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    26|      391|    3401|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3747  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U3748   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mul_64ns_66ns_129_1_1_U3749           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  26|  0|  864|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln105_1_fu_194_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln105_fu_185_p2       |         +|   0|  0|    71|          64|           1|
    |add_ln106_fu_362_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln107_3_fu_285_p2     |         +|   0|  0|    46|          39|          39|
    |add_ln107_4_fu_356_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln107_fu_275_p2       |         +|   0|  0|    43|          36|          17|
    |sub_ln107_1_fu_237_p2     |         -|   0|  0|    45|          38|          38|
    |sub_ln107_2_fu_350_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln107_fu_174_p2       |         -|   0|  0|    45|          38|          38|
    |icmp_ln105_fu_180_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln106_fu_200_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln107_fu_394_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln105_4_fu_243_p3  |    select|   0|  0|    38|           1|          38|
    |select_ln105_5_fu_255_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln105_fu_205_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2474|         955|         880|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_4_fu_68                |   9|          2|   64|        128|
    |i_48_fu_76               |   9|          2|   32|         64|
    |indvar_flatten52_fu_80   |   9|          2|   64|        128|
    |j_25_fu_72               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  195|        390|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln107_4_reg_470               |  61|   0|   64|          3|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_4_fu_68                         |  64|   0|   64|          0|
    |i_48_fu_76                        |  32|   0|   32|          0|
    |icmp_ln105_reg_461                |   1|   0|    1|          0|
    |icmp_ln105_reg_461_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten52_fu_80            |  64|   0|   64|          0|
    |j_25_fu_72                        |  32|   0|   32|          0|
    |mul_i5_reg_480                    |  64|   0|   64|          0|
    |trunc_ln107_reg_475               |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 391|   0|  394|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_220|  return value|
|bound50            |   in|   64|     ap_none|                                               bound50|        scalar|
|p_cast279          |   in|   32|     ap_none|                                             p_cast279|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                                              pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                                              pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                                              pnp_iter|         array|
|b_10_out           |  out|   64|      ap_vld|                                              b_10_out|       pointer|
|b_10_out_ap_vld    |  out|    1|      ap_vld|                                              b_10_out|       pointer|
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

