{"version":3,"file":"SetScanner_FPGAProgramInfo.js","sourceRoot":"","sources":["../../../../generated/api/SetScanner_FPGAProgramInfo.ts"],"names":[],"mappings":"AAAA,OAAO,EAAa,OAAO,EAAE,OAAO,EAAE,MAAM,iBAAiB,CAAC;AAE9D,OAAO,cAAc,MAAM,mBAAmB,CAAC;AAmB/C,MAAM,CAAC,OAAO,UAAU,gCAAgC,CACtD,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,UAAqB,EACrB,0BAA6C;IAE7C,IAAI,0BAA0B,CAAC,MAAM,KAAK,cAAc,CAAC,gCAAgC;QACvF,MAAM,IAAI,SAAS,CAAC,wBAAwB,0BAA0B,CAAC,MAAM,EAAE,CAAC,CAAC;IACnF,MAAM,GAAG,GAAG,IAAI,OAAO,CAAC,0BAA0B,EAAE,UAAU,EAAE,4BAA4B,CAAC,CAAC;IAC9F,GAAG,CAAC,WAAW,GAAG,IAAI,CAAC;IACvB,GAAG,CAAC,UAAU,GAAG,CAAC,CAAC;IACnB,GAAG,CAAC,IAAI,GAAG,QAAQ,CAAC;IACpB,GAAG,CAAC,QAAQ,GAAG,aAAa,CAAC;IAC7B,GAAG,CAAC,OAAO,GAAG,cAAc,CAAC,2BAA2B,CAAC;IACzD,OAAO,GAAG,CAAC;AACb,CAAC;AACD,OAAO,CAAC,SAAS,CAAC,0BAA0B,GAAG,KAAK,UAAU,0BAA0B,CAEtF,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,UAAmB,EACnB,0BAA6C;IAE7C,MAAM,GAAG,GAAG,gCAAgC,CAC1C,IAAI,EACJ,QAAQ,EACR,aAAa,EACb,UAAU,EACV,0BAA0B,CAC3B,CAAC;IACF,MAAM,IAAI,CAAC,UAAU,CAAC,IAAI,CAAC,GAAG,CAAC,CAAC;AAClC,CAAC,CAAC;AACF,OAAO,CAAC,SAAS,CAAC,6BAA6B,GAAG,KAAK,UAAU,6BAA6B,CAE5F,IAAY,EACZ,QAAgB,EAChB,aAAqB,EACrB,0BAA6C;IAE7C,MAAM,GAAG,GAAG,gCAAgC,CAC1C,IAAI,EACJ,QAAQ,EACR,aAAa,EACb,KAAK,EACL,0BAA0B,CAC3B,CAAC;IACF,OAAO,CAAC,MAAM,IAAI,CAAC,UAAU,CAAC,OAAO,CAAC,GAAG,CAAC,CAAC,EAAE,GAAG,IAAI,IAAI,CAAC;AAC3D,CAAC,CAAC"}