{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706035732847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706035732848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:48:52 2024 " "Processing started: Tue Jan 23 18:48:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706035732848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706035732848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706035732848 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706035733255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_FPGA_Top-behavioural " "Found design unit 1: MSX_FPGA_Top-behavioural" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035733876 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_FPGA_Top " "Found entity 1: MSX_FPGA_Top" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035733876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706035733876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035733879 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035733879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706035733879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSX_FPGA_Top " "Elaborating entity \"MSX_FPGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706035733914 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_DP MSX_FPGA_Top.vhd(58) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(58): used implicit default value for signal \"HEX0_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733917 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_DP MSX_FPGA_Top.vhd(59) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(59): used implicit default value for signal \"HEX1_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733917 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_DP MSX_FPGA_Top.vhd(60) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(60): used implicit default value for signal \"HEX2_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733917 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_DP MSX_FPGA_Top.vhd(61) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(61): used implicit default value for signal \"HEX3_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733917 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSX_FPGA_Top.vhd(65) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(65): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733917 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS MSX_FPGA_Top.vhd(67) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(67): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSX_FPGA_Top.vhd(71) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(71): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSX_FPGA_Top.vhd(72) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(72): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSX_FPGA_Top.vhd(73) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(73): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSX_FPGA_Top.vhd(74) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(74): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSX_FPGA_Top.vhd(75) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(75): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733918 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSX_FPGA_Top.vhd(76) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(76): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSX_FPGA_Top.vhd(77) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(77): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSX_FPGA_Top.vhd(78) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(78): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSX_FPGA_Top.vhd(79) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(79): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSX_FPGA_Top.vhd(80) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(80): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSX_FPGA_Top.vhd(81) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(81): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON MSX_FPGA_Top.vhd(95) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(95): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW MSX_FPGA_Top.vhd(96) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(96): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN MSX_FPGA_Top.vhd(97) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(97): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733919 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS MSX_FPGA_Top.vhd(98) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(98): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSX_FPGA_Top.vhd(103) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(103): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSX_FPGA_Top.vhd(111) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(111): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSX_FPGA_Top.vhd(112) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(112): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSX_FPGA_Top.vhd(113) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(113): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSX_FPGA_Top.vhd(114) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(114): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSX_FPGA_Top.vhd(115) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(115): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR MSX_FPGA_Top.vhd(119) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(119): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733920 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N MSX_FPGA_Top.vhd(120) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(120): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N MSX_FPGA_Top.vhd(121) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(121): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N MSX_FPGA_Top.vhd(122) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(122): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N MSX_FPGA_Top.vhd(123) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(123): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N MSX_FPGA_Top.vhd(124) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(124): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO0_P21 MSX_FPGA_Top.vhd(128) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(128): used implicit default value for signal \"GPIO0_P21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_wait_n MSX_FPGA_Top.vhd(163) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(163): used explicit default value for signal \"s_wait_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_int_n MSX_FPGA_Top.vhd(164) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(164): used explicit default value for signal \"s_int_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1706035733921 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..8\] MSX_FPGA_Top.vhd(63) " "Using initial value X (don't care) for net \"LEDG\[9..8\]\" at MSX_FPGA_Top.vhd(63)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733925 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[0\] MSX_FPGA_Top.vhd(255) " "Inferred latch for \"HEXDIGIT3\[0\]\" at MSX_FPGA_Top.vhd(255)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[1\] MSX_FPGA_Top.vhd(255) " "Inferred latch for \"HEXDIGIT3\[1\]\" at MSX_FPGA_Top.vhd(255)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[2\] MSX_FPGA_Top.vhd(255) " "Inferred latch for \"HEXDIGIT3\[2\]\" at MSX_FPGA_Top.vhd(255)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[3\] MSX_FPGA_Top.vhd(255) " "Inferred latch for \"HEXDIGIT3\[3\]\" at MSX_FPGA_Top.vhd(255)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[0\] MSX_FPGA_Top.vhd(254) " "Inferred latch for \"HEXDIGIT2\[0\]\" at MSX_FPGA_Top.vhd(254)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[1\] MSX_FPGA_Top.vhd(254) " "Inferred latch for \"HEXDIGIT2\[1\]\" at MSX_FPGA_Top.vhd(254)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[2\] MSX_FPGA_Top.vhd(254) " "Inferred latch for \"HEXDIGIT2\[2\]\" at MSX_FPGA_Top.vhd(254)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[3\] MSX_FPGA_Top.vhd(254) " "Inferred latch for \"HEXDIGIT2\[3\]\" at MSX_FPGA_Top.vhd(254)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[0\] MSX_FPGA_Top.vhd(253) " "Inferred latch for \"HEXDIGIT1\[0\]\" at MSX_FPGA_Top.vhd(253)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[1\] MSX_FPGA_Top.vhd(253) " "Inferred latch for \"HEXDIGIT1\[1\]\" at MSX_FPGA_Top.vhd(253)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[2\] MSX_FPGA_Top.vhd(253) " "Inferred latch for \"HEXDIGIT1\[2\]\" at MSX_FPGA_Top.vhd(253)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[3\] MSX_FPGA_Top.vhd(253) " "Inferred latch for \"HEXDIGIT1\[3\]\" at MSX_FPGA_Top.vhd(253)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[0\] MSX_FPGA_Top.vhd(252) " "Inferred latch for \"HEXDIGIT0\[0\]\" at MSX_FPGA_Top.vhd(252)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[1\] MSX_FPGA_Top.vhd(252) " "Inferred latch for \"HEXDIGIT0\[1\]\" at MSX_FPGA_Top.vhd(252)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[2\] MSX_FPGA_Top.vhd(252) " "Inferred latch for \"HEXDIGIT0\[2\]\" at MSX_FPGA_Top.vhd(252)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[3\] MSX_FPGA_Top.vhd(252) " "Inferred latch for \"HEXDIGIT0\[3\]\" at MSX_FPGA_Top.vhd(252)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035733926 "|MSX_FPGA_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:DISPHEX0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:DISPHEX0\"" {  } { { "MSX_FPGA_Top.vhd" "DISPHEX0" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706035733943 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FL_DQ15_AM1 " "Inserted always-enabled tri-state buffer between \"FL_DQ15_AM1\" and its non-tri-state driver." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 84 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1706035734514 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1706035734514 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 102 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 106 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 107 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_P22 " "Bidir \"GPIO0_P22\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 129 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_P24 " "Bidir \"GPIO0_P24\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 130 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035734514 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1706035734514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[1\] " "Latch HEXDIGIT3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706035734525 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706035734525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[2\] " "Latch HEXDIGIT3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706035734526 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706035734526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[3\] " "Latch HEXDIGIT3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 134 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706035734526 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706035734526 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 234 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1706035734530 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1706035734531 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ15_AM1~synth " "Node \"FL_DQ15_AM1~synth\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035734570 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1706035734570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP GND " "Pin \"HEX2_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP GND " "Pin \"HEX3_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_P21 GND " "Pin \"GPIO0_P21\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|GPIO0_P21"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_n VCC " "Pin \"INT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|INT_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT_n VCC " "Pin \"WAIT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035734570 "|MSX_FPGA_Top|WAIT_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706035734570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1706035734683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706035735360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735360 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_P1 " "No output dependent on input pin \"GPIO0_P1\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|GPIO0_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_P3 " "No output dependent on input pin \"GPIO0_P3\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|GPIO0_P3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IORQ_n " "No output dependent on input pin \"IORQ_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|IORQ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS_n " "No output dependent on input pin \"CS_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|CS_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1_n " "No output dependent on input pin \"M1_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_Konami8/MSX_FPGA_Top.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035735442 "|MSX_FPGA_Top|M1_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1706035735442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706035735448 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706035735448 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1706035735448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706035735448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706035735448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706035735522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:48:55 2024 " "Processing ended: Tue Jan 23 18:48:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706035735522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706035735522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706035735522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706035735522 ""}
