("lab4_signal_gen:/\tlab4_signal_gen ece4740 veriloga" (("open" (nil hierarchy "/{ece4740 lab4_signal_gen veriloga }:a"))) nil)("lab4_sim:/\tlab4_sim ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_sim schematic }:a"))) (((-1.81875 -1.45625) (0.625 -0.2125)) "a" "Schematics" 2))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((-1.827 -21.9185) (111.914 32.8245)) "a" "Virtuoso XL" 5))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:a"))) (((-15.325 -21.84375) (34.25 3.93125)) "a" "Schematics" 9))("lab4_opt_clock_sim:/\tlab4_opt_clock_sim ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_opt_clock_sim schematic }:a"))) (((-1.3375 -5.30625) (10.3875 0.7875)) "a" "Schematics" 3))("lab4_decoder:/\tlab4_decoder ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_decoder layout }:a"))) (((-2.437 -0.652) (7.945 4.24)) "a" "Virtuoso XL" 13))("lab4_decoder:/\tlab4_decoder ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_decoder schematic }:a"))) (((-5.175 -7.5125) (12.86875 1.6875)) "a" "Schematics" 14))("lab4_adder_top:/\tlab4_adder_top ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_top schematic }:a"))) nil)("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer layout }:a"))) (((-2.488 -0.4245) (5.553 3.3645)) "a" "Virtuoso XL" 34))("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer schematic }:r"))) (((0.3 -9.80625) (7.15625 3.375)) "r" "Schematics XL" 33))