{
  "module_name": "hw.c",
  "hash_id": "ad577af2e2bacccc52a937570f812f3cebcde8f1e6a0e15c962f698bda10ab83",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/hw.c",
  "human_readable_source": "\n \n\n#include <linux/types.h>\n#include <linux/bitops.h>\n#include <linux/bitfield.h>\n\n#include \"core.h\"\n#include \"ce.h\"\n#include \"hif.h\"\n#include \"hal.h\"\n#include \"hw.h\"\n\n \nstatic u8 ath11k_hw_ipq8074_mac_from_pdev_id(int pdev_idx)\n{\n\tswitch (pdev_idx) {\n\tcase 0:\n\t\treturn 0;\n\tcase 1:\n\t\treturn 2;\n\tcase 2:\n\t\treturn 1;\n\tdefault:\n\t\treturn ATH11K_INVALID_HW_MAC_ID;\n\t}\n}\n\nstatic u8 ath11k_hw_ipq6018_mac_from_pdev_id(int pdev_idx)\n{\n\treturn pdev_idx;\n}\n\nstatic void ath11k_hw_ipq8074_tx_mesh_enable(struct ath11k_base *ab,\n\t\t\t\t\t     struct hal_tcl_data_cmd *tcl_cmd)\n{\n\ttcl_cmd->info2 |= FIELD_PREP(HAL_IPQ8074_TCL_DATA_CMD_INFO2_MESH_ENABLE,\n\t\t\t\t     true);\n}\n\nstatic void ath11k_hw_qcn9074_tx_mesh_enable(struct ath11k_base *ab,\n\t\t\t\t\t     struct hal_tcl_data_cmd *tcl_cmd)\n{\n\ttcl_cmd->info3 |= FIELD_PREP(HAL_QCN9074_TCL_DATA_CMD_INFO3_MESH_ENABLE,\n\t\t\t\t     true);\n}\n\nstatic void ath11k_hw_wcn6855_tx_mesh_enable(struct ath11k_base *ab,\n\t\t\t\t\t     struct hal_tcl_data_cmd *tcl_cmd)\n{\n\ttcl_cmd->info3 |= FIELD_PREP(HAL_QCN9074_TCL_DATA_CMD_INFO3_MESH_ENABLE,\n\t\t\t\t     true);\n}\n\nstatic void ath11k_init_wmi_config_qca6390(struct ath11k_base *ab,\n\t\t\t\t\t   struct target_resource_config *config)\n{\n\tconfig->num_vdevs = 4;\n\tconfig->num_peers = 16;\n\tconfig->num_tids = 32;\n\n\tconfig->num_offload_peers = 3;\n\tconfig->num_offload_reorder_buffs = 3;\n\tconfig->num_peer_keys = TARGET_NUM_PEER_KEYS;\n\tconfig->ast_skid_limit = TARGET_AST_SKID_LIMIT;\n\tconfig->tx_chain_mask = (1 << ab->target_caps.num_rf_chains) - 1;\n\tconfig->rx_chain_mask = (1 << ab->target_caps.num_rf_chains) - 1;\n\tconfig->rx_timeout_pri[0] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[1] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[2] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[3] = TARGET_RX_TIMEOUT_HI_PRI;\n\tconfig->rx_decap_mode = TARGET_DECAP_MODE_NATIVE_WIFI;\n\tconfig->scan_max_pending_req = TARGET_SCAN_MAX_PENDING_REQS;\n\tconfig->bmiss_offload_max_vdev = TARGET_BMISS_OFFLOAD_MAX_VDEV;\n\tconfig->roam_offload_max_vdev = TARGET_ROAM_OFFLOAD_MAX_VDEV;\n\tconfig->roam_offload_max_ap_profiles = TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES;\n\tconfig->num_mcast_groups = 0;\n\tconfig->num_mcast_table_elems = 0;\n\tconfig->mcast2ucast_mode = 0;\n\tconfig->tx_dbg_log_size = TARGET_TX_DBG_LOG_SIZE;\n\tconfig->num_wds_entries = 0;\n\tconfig->dma_burst_size = 0;\n\tconfig->rx_skip_defrag_timeout_dup_detection_check = 0;\n\tconfig->vow_config = TARGET_VOW_CONFIG;\n\tconfig->gtk_offload_max_vdev = 2;\n\tconfig->num_msdu_desc = 0x400;\n\tconfig->beacon_tx_offload_max_vdev = 2;\n\tconfig->rx_batchmode = TARGET_RX_BATCHMODE;\n\n\tconfig->peer_map_unmap_v2_support = 0;\n\tconfig->use_pdev_id = 1;\n\tconfig->max_frag_entries = 0xa;\n\tconfig->num_tdls_vdevs = 0x1;\n\tconfig->num_tdls_conn_table_entries = 8;\n\tconfig->beacon_tx_offload_max_vdev = 0x2;\n\tconfig->num_multicast_filter_entries = 0x20;\n\tconfig->num_wow_filters = 0x16;\n\tconfig->num_keep_alive_pattern = 0;\n\tconfig->flag1 |= WMI_RSRC_CFG_FLAG1_BSS_CHANNEL_INFO_64;\n}\n\nstatic void ath11k_hw_ipq8074_reo_setup(struct ath11k_base *ab)\n{\n\tu32 reo_base = HAL_SEQ_WCSS_UMAC_REO_REG;\n\tu32 val;\n\t \n\tu32 ring_hash_map = HAL_HASH_ROUTING_RING_SW1 << 0 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 3 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 6 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 9 |\n\t\tHAL_HASH_ROUTING_RING_SW1 << 12 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 15 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 18 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 21;\n\n\tval = ath11k_hif_read32(ab, reo_base + HAL_REO1_GEN_ENABLE);\n\n\tval &= ~HAL_REO1_GEN_ENABLE_FRAG_DST_RING;\n\tval |= FIELD_PREP(HAL_REO1_GEN_ENABLE_FRAG_DST_RING,\n\t\t\tHAL_SRNG_RING_ID_REO2SW1) |\n\t\tFIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_LIST_ENABLE, 1) |\n\t\tFIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_FLUSH_ENABLE, 1);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_GEN_ENABLE, val);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_0(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_1(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_2(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_3(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_0,\n\t\t\t   FIELD_PREP(HAL_REO_DEST_RING_CTRL_HASH_RING_MAP,\n\t\t\t\t      ring_hash_map));\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_1,\n\t\t\t   FIELD_PREP(HAL_REO_DEST_RING_CTRL_HASH_RING_MAP,\n\t\t\t\t      ring_hash_map));\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_2,\n\t\t\t   FIELD_PREP(HAL_REO_DEST_RING_CTRL_HASH_RING_MAP,\n\t\t\t\t      ring_hash_map));\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_3,\n\t\t\t   FIELD_PREP(HAL_REO_DEST_RING_CTRL_HASH_RING_MAP,\n\t\t\t\t      ring_hash_map));\n}\n\nstatic void ath11k_init_wmi_config_ipq8074(struct ath11k_base *ab,\n\t\t\t\t\t   struct target_resource_config *config)\n{\n\tconfig->num_vdevs = ab->num_radios * TARGET_NUM_VDEVS(ab);\n\n\tif (ab->num_radios == 2) {\n\t\tconfig->num_peers = TARGET_NUM_PEERS(ab, DBS);\n\t\tconfig->num_tids = TARGET_NUM_TIDS(ab, DBS);\n\t} else if (ab->num_radios == 3) {\n\t\tconfig->num_peers = TARGET_NUM_PEERS(ab, DBS_SBS);\n\t\tconfig->num_tids = TARGET_NUM_TIDS(ab, DBS_SBS);\n\t} else {\n\t\t \n\t\tconfig->num_peers = TARGET_NUM_PEERS(ab, SINGLE);\n\t\tconfig->num_tids = TARGET_NUM_TIDS(ab, SINGLE);\n\t}\n\tconfig->num_offload_peers = TARGET_NUM_OFFLD_PEERS;\n\tconfig->num_offload_reorder_buffs = TARGET_NUM_OFFLD_REORDER_BUFFS;\n\tconfig->num_peer_keys = TARGET_NUM_PEER_KEYS;\n\tconfig->ast_skid_limit = TARGET_AST_SKID_LIMIT;\n\tconfig->tx_chain_mask = (1 << ab->target_caps.num_rf_chains) - 1;\n\tconfig->rx_chain_mask = (1 << ab->target_caps.num_rf_chains) - 1;\n\tconfig->rx_timeout_pri[0] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[1] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[2] = TARGET_RX_TIMEOUT_LO_PRI;\n\tconfig->rx_timeout_pri[3] = TARGET_RX_TIMEOUT_HI_PRI;\n\n\tif (test_bit(ATH11K_FLAG_RAW_MODE, &ab->dev_flags))\n\t\tconfig->rx_decap_mode = TARGET_DECAP_MODE_RAW;\n\telse\n\t\tconfig->rx_decap_mode = TARGET_DECAP_MODE_NATIVE_WIFI;\n\n\tconfig->scan_max_pending_req = TARGET_SCAN_MAX_PENDING_REQS;\n\tconfig->bmiss_offload_max_vdev = TARGET_BMISS_OFFLOAD_MAX_VDEV;\n\tconfig->roam_offload_max_vdev = TARGET_ROAM_OFFLOAD_MAX_VDEV;\n\tconfig->roam_offload_max_ap_profiles = TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES;\n\tconfig->num_mcast_groups = TARGET_NUM_MCAST_GROUPS;\n\tconfig->num_mcast_table_elems = TARGET_NUM_MCAST_TABLE_ELEMS;\n\tconfig->mcast2ucast_mode = TARGET_MCAST2UCAST_MODE;\n\tconfig->tx_dbg_log_size = TARGET_TX_DBG_LOG_SIZE;\n\tconfig->num_wds_entries = TARGET_NUM_WDS_ENTRIES;\n\tconfig->dma_burst_size = TARGET_DMA_BURST_SIZE;\n\tconfig->rx_skip_defrag_timeout_dup_detection_check =\n\t\tTARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;\n\tconfig->vow_config = TARGET_VOW_CONFIG;\n\tconfig->gtk_offload_max_vdev = TARGET_GTK_OFFLOAD_MAX_VDEV;\n\tconfig->num_msdu_desc = TARGET_NUM_MSDU_DESC;\n\tconfig->beacon_tx_offload_max_vdev = ab->num_radios * TARGET_MAX_BCN_OFFLD;\n\tconfig->rx_batchmode = TARGET_RX_BATCHMODE;\n\tconfig->peer_map_unmap_v2_support = 1;\n\tconfig->twt_ap_pdev_count = ab->num_radios;\n\tconfig->twt_ap_sta_count = 1000;\n\tconfig->flag1 |= WMI_RSRC_CFG_FLAG1_BSS_CHANNEL_INFO_64;\n\tconfig->flag1 |= WMI_RSRC_CFG_FLAG1_ACK_RSSI;\n\tconfig->ema_max_vap_cnt = ab->num_radios;\n\tconfig->ema_max_profile_period = TARGET_EMA_MAX_PROFILE_PERIOD;\n\tconfig->beacon_tx_offload_max_vdev += config->ema_max_vap_cnt;\n}\n\nstatic int ath11k_hw_mac_id_to_pdev_id_ipq8074(struct ath11k_hw_params *hw,\n\t\t\t\t\t       int mac_id)\n{\n\treturn mac_id;\n}\n\nstatic int ath11k_hw_mac_id_to_srng_id_ipq8074(struct ath11k_hw_params *hw,\n\t\t\t\t\t       int mac_id)\n{\n\treturn 0;\n}\n\nstatic int ath11k_hw_mac_id_to_pdev_id_qca6390(struct ath11k_hw_params *hw,\n\t\t\t\t\t       int mac_id)\n{\n\treturn 0;\n}\n\nstatic int ath11k_hw_mac_id_to_srng_id_qca6390(struct ath11k_hw_params *hw,\n\t\t\t\t\t       int mac_id)\n{\n\treturn mac_id;\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_get_first_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO2_FIRST_MSDU,\n\t\t\t   __le32_to_cpu(desc->u.ipq8074.msdu_end.info2));\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_get_last_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO2_LAST_MSDU,\n\t\t\t   __le32_to_cpu(desc->u.ipq8074.msdu_end.info2));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_l3_pad_bytes(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_END_INFO2_L3_HDR_PADDING,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_end.info2));\n}\n\nstatic u8 *ath11k_hw_ipq8074_rx_desc_get_hdr_status(struct hal_rx_desc *desc)\n{\n\treturn desc->u.ipq8074.hdr_status;\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_encrypt_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.ipq8074.mpdu_start.info1) &\n\t       RX_MPDU_START_INFO1_ENCRYPT_INFO_VALID;\n}\n\nstatic u32 ath11k_hw_ipq8074_rx_desc_get_encrypt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO2_ENC_TYPE,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.mpdu_start.info2));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_decap_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_DECAP_FORMAT,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info2));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_mesh_ctl(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_MESH_CTRL_PRESENT,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info2));\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_get_ldpc_support(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_LDPC,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info2));\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_get_mpdu_seq_ctl_vld(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO1_MPDU_SEQ_CTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.ipq8074.mpdu_start.info1));\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_get_mpdu_fc_valid(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO1_MPDU_FCTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.ipq8074.mpdu_start.info1));\n}\n\nstatic u16 ath11k_hw_ipq8074_rx_desc_get_mpdu_start_seq_no(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO1_MPDU_SEQ_NUM,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.mpdu_start.info1));\n}\n\nstatic u16 ath11k_hw_ipq8074_rx_desc_get_msdu_len(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO1_MSDU_LENGTH,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info1));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_msdu_sgi(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_SGI,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_msdu_rate_mcs(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RATE_MCS,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_msdu_rx_bw(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RECV_BW,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info3));\n}\n\nstatic u32 ath11k_hw_ipq8074_rx_desc_get_msdu_freq(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.ipq8074.msdu_start.phy_meta_data);\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_msdu_pkt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_PKT_TYPE,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_msdu_nss(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_MIMO_SS_BITMAP,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_ipq8074_rx_desc_get_mpdu_tid(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO2_TID,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.mpdu_start.info2));\n}\n\nstatic u16 ath11k_hw_ipq8074_rx_desc_get_mpdu_peer_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.ipq8074.mpdu_start.sw_peer_id);\n}\n\nstatic void ath11k_hw_ipq8074_rx_desc_copy_attn_end(struct hal_rx_desc *fdesc,\n\t\t\t\t\t\t    struct hal_rx_desc *ldesc)\n{\n\tmemcpy((u8 *)&fdesc->u.ipq8074.msdu_end, (u8 *)&ldesc->u.ipq8074.msdu_end,\n\t       sizeof(struct rx_msdu_end_ipq8074));\n\tmemcpy((u8 *)&fdesc->u.ipq8074.attention, (u8 *)&ldesc->u.ipq8074.attention,\n\t       sizeof(struct rx_attention));\n\tmemcpy((u8 *)&fdesc->u.ipq8074.mpdu_end, (u8 *)&ldesc->u.ipq8074.mpdu_end,\n\t       sizeof(struct rx_mpdu_end));\n}\n\nstatic u32 ath11k_hw_ipq8074_rx_desc_get_mpdu_start_tag(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(HAL_TLV_HDR_TAG,\n\t\t\t __le32_to_cpu(desc->u.ipq8074.mpdu_start_tag));\n}\n\nstatic u32 ath11k_hw_ipq8074_rx_desc_get_mpdu_ppdu_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.ipq8074.mpdu_start.phy_ppdu_id);\n}\n\nstatic void ath11k_hw_ipq8074_rx_desc_set_msdu_len(struct hal_rx_desc *desc, u16 len)\n{\n\tu32 info = __le32_to_cpu(desc->u.ipq8074.msdu_start.info1);\n\n\tinfo &= ~RX_MSDU_START_INFO1_MSDU_LENGTH;\n\tinfo |= FIELD_PREP(RX_MSDU_START_INFO1_MSDU_LENGTH, len);\n\n\tdesc->u.ipq8074.msdu_start.info1 = __cpu_to_le32(info);\n}\n\nstatic bool ath11k_hw_ipq8074_rx_desc_mac_addr2_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.ipq8074.mpdu_start.info1) &\n\t       RX_MPDU_START_INFO1_MAC_ADDR2_VALID;\n}\n\nstatic u8 *ath11k_hw_ipq8074_rx_desc_mpdu_start_addr2(struct hal_rx_desc *desc)\n{\n\treturn desc->u.ipq8074.mpdu_start.addr2;\n}\n\nstatic\nstruct rx_attention *ath11k_hw_ipq8074_rx_desc_get_attention(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.ipq8074.attention;\n}\n\nstatic u8 *ath11k_hw_ipq8074_rx_desc_get_msdu_payload(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.ipq8074.msdu_payload[0];\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_get_first_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO4_FIRST_MSDU,\n\t\t\t   __le16_to_cpu(desc->u.qcn9074.msdu_end.info4));\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_get_last_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO4_LAST_MSDU,\n\t\t\t   __le16_to_cpu(desc->u.qcn9074.msdu_end.info4));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_l3_pad_bytes(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_END_INFO4_L3_HDR_PADDING,\n\t\t\t __le16_to_cpu(desc->u.qcn9074.msdu_end.info4));\n}\n\nstatic u8 *ath11k_hw_qcn9074_rx_desc_get_hdr_status(struct hal_rx_desc *desc)\n{\n\treturn desc->u.qcn9074.hdr_status;\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_encrypt_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.qcn9074.mpdu_start.info11) &\n\t       RX_MPDU_START_INFO11_ENCRYPT_INFO_VALID;\n}\n\nstatic u32 ath11k_hw_qcn9074_rx_desc_get_encrypt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO9_ENC_TYPE,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.mpdu_start.info9));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_decap_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_DECAP_FORMAT,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info2));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_mesh_ctl(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_MESH_CTRL_PRESENT,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info2));\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_get_ldpc_support(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_LDPC,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info2));\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_get_mpdu_seq_ctl_vld(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO11_MPDU_SEQ_CTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.qcn9074.mpdu_start.info11));\n}\n\nstatic bool ath11k_hw_qcn9074_rx_desc_get_mpdu_fc_valid(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO11_MPDU_FCTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.qcn9074.mpdu_start.info11));\n}\n\nstatic u16 ath11k_hw_qcn9074_rx_desc_get_mpdu_start_seq_no(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO11_MPDU_SEQ_NUM,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.mpdu_start.info11));\n}\n\nstatic u16 ath11k_hw_qcn9074_rx_desc_get_msdu_len(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO1_MSDU_LENGTH,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info1));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_msdu_sgi(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_SGI,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_msdu_rate_mcs(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RATE_MCS,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_msdu_rx_bw(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RECV_BW,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info3));\n}\n\nstatic u32 ath11k_hw_qcn9074_rx_desc_get_msdu_freq(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.qcn9074.msdu_start.phy_meta_data);\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_msdu_pkt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_PKT_TYPE,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_msdu_nss(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_MIMO_SS_BITMAP,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_qcn9074_rx_desc_get_mpdu_tid(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO9_TID,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.mpdu_start.info9));\n}\n\nstatic u16 ath11k_hw_qcn9074_rx_desc_get_mpdu_peer_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.qcn9074.mpdu_start.sw_peer_id);\n}\n\nstatic void ath11k_hw_qcn9074_rx_desc_copy_attn_end(struct hal_rx_desc *fdesc,\n\t\t\t\t\t\t    struct hal_rx_desc *ldesc)\n{\n\tmemcpy((u8 *)&fdesc->u.qcn9074.msdu_end, (u8 *)&ldesc->u.qcn9074.msdu_end,\n\t       sizeof(struct rx_msdu_end_qcn9074));\n\tmemcpy((u8 *)&fdesc->u.qcn9074.attention, (u8 *)&ldesc->u.qcn9074.attention,\n\t       sizeof(struct rx_attention));\n\tmemcpy((u8 *)&fdesc->u.qcn9074.mpdu_end, (u8 *)&ldesc->u.qcn9074.mpdu_end,\n\t       sizeof(struct rx_mpdu_end));\n}\n\nstatic u32 ath11k_hw_qcn9074_rx_desc_get_mpdu_start_tag(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(HAL_TLV_HDR_TAG,\n\t\t\t __le32_to_cpu(desc->u.qcn9074.mpdu_start_tag));\n}\n\nstatic u32 ath11k_hw_qcn9074_rx_desc_get_mpdu_ppdu_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.qcn9074.mpdu_start.phy_ppdu_id);\n}\n\nstatic void ath11k_hw_qcn9074_rx_desc_set_msdu_len(struct hal_rx_desc *desc, u16 len)\n{\n\tu32 info = __le32_to_cpu(desc->u.qcn9074.msdu_start.info1);\n\n\tinfo &= ~RX_MSDU_START_INFO1_MSDU_LENGTH;\n\tinfo |= FIELD_PREP(RX_MSDU_START_INFO1_MSDU_LENGTH, len);\n\n\tdesc->u.qcn9074.msdu_start.info1 = __cpu_to_le32(info);\n}\n\nstatic\nstruct rx_attention *ath11k_hw_qcn9074_rx_desc_get_attention(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.qcn9074.attention;\n}\n\nstatic u8 *ath11k_hw_qcn9074_rx_desc_get_msdu_payload(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.qcn9074.msdu_payload[0];\n}\n\nstatic bool ath11k_hw_ipq9074_rx_desc_mac_addr2_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.qcn9074.mpdu_start.info11) &\n\t       RX_MPDU_START_INFO11_MAC_ADDR2_VALID;\n}\n\nstatic u8 *ath11k_hw_ipq9074_rx_desc_mpdu_start_addr2(struct hal_rx_desc *desc)\n{\n\treturn desc->u.qcn9074.mpdu_start.addr2;\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_get_first_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO2_FIRST_MSDU_WCN6855,\n\t\t\t   __le32_to_cpu(desc->u.wcn6855.msdu_end.info2));\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_get_last_msdu(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MSDU_END_INFO2_LAST_MSDU_WCN6855,\n\t\t\t   __le32_to_cpu(desc->u.wcn6855.msdu_end.info2));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_l3_pad_bytes(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_END_INFO2_L3_HDR_PADDING,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_end.info2));\n}\n\nstatic u8 *ath11k_hw_wcn6855_rx_desc_get_hdr_status(struct hal_rx_desc *desc)\n{\n\treturn desc->u.wcn6855.hdr_status;\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_encrypt_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.wcn6855.mpdu_start.info1) &\n\t       RX_MPDU_START_INFO1_ENCRYPT_INFO_VALID;\n}\n\nstatic u32 ath11k_hw_wcn6855_rx_desc_get_encrypt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO2_ENC_TYPE,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.mpdu_start.info2));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_decap_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_DECAP_FORMAT,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info2));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_mesh_ctl(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_MESH_CTRL_PRESENT,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info2));\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_get_mpdu_seq_ctl_vld(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO1_MPDU_SEQ_CTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.wcn6855.mpdu_start.info1));\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_get_mpdu_fc_valid(struct hal_rx_desc *desc)\n{\n\treturn !!FIELD_GET(RX_MPDU_START_INFO1_MPDU_FCTRL_VALID,\n\t\t\t   __le32_to_cpu(desc->u.wcn6855.mpdu_start.info1));\n}\n\nstatic u16 ath11k_hw_wcn6855_rx_desc_get_mpdu_start_seq_no(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO1_MPDU_SEQ_NUM,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.mpdu_start.info1));\n}\n\nstatic u16 ath11k_hw_wcn6855_rx_desc_get_msdu_len(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO1_MSDU_LENGTH,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info1));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_msdu_sgi(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_SGI,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_msdu_rate_mcs(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RATE_MCS,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_msdu_rx_bw(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_RECV_BW,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info3));\n}\n\nstatic u32 ath11k_hw_wcn6855_rx_desc_get_msdu_freq(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.wcn6855.msdu_start.phy_meta_data);\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_msdu_pkt_type(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_PKT_TYPE,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_msdu_nss(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO3_MIMO_SS_BITMAP,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info3));\n}\n\nstatic u8 ath11k_hw_wcn6855_rx_desc_get_mpdu_tid(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MPDU_START_INFO2_TID_WCN6855,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.mpdu_start.info2));\n}\n\nstatic u16 ath11k_hw_wcn6855_rx_desc_get_mpdu_peer_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.wcn6855.mpdu_start.sw_peer_id);\n}\n\nstatic void ath11k_hw_wcn6855_rx_desc_copy_attn_end(struct hal_rx_desc *fdesc,\n\t\t\t\t\t\t    struct hal_rx_desc *ldesc)\n{\n\tmemcpy((u8 *)&fdesc->u.wcn6855.msdu_end, (u8 *)&ldesc->u.wcn6855.msdu_end,\n\t       sizeof(struct rx_msdu_end_wcn6855));\n\tmemcpy((u8 *)&fdesc->u.wcn6855.attention, (u8 *)&ldesc->u.wcn6855.attention,\n\t       sizeof(struct rx_attention));\n\tmemcpy((u8 *)&fdesc->u.wcn6855.mpdu_end, (u8 *)&ldesc->u.wcn6855.mpdu_end,\n\t       sizeof(struct rx_mpdu_end));\n}\n\nstatic u32 ath11k_hw_wcn6855_rx_desc_get_mpdu_start_tag(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(HAL_TLV_HDR_TAG,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.mpdu_start_tag));\n}\n\nstatic u32 ath11k_hw_wcn6855_rx_desc_get_mpdu_ppdu_id(struct hal_rx_desc *desc)\n{\n\treturn __le16_to_cpu(desc->u.wcn6855.mpdu_start.phy_ppdu_id);\n}\n\nstatic void ath11k_hw_wcn6855_rx_desc_set_msdu_len(struct hal_rx_desc *desc, u16 len)\n{\n\tu32 info = __le32_to_cpu(desc->u.wcn6855.msdu_start.info1);\n\n\tinfo &= ~RX_MSDU_START_INFO1_MSDU_LENGTH;\n\tinfo |= FIELD_PREP(RX_MSDU_START_INFO1_MSDU_LENGTH, len);\n\n\tdesc->u.wcn6855.msdu_start.info1 = __cpu_to_le32(info);\n}\n\nstatic\nstruct rx_attention *ath11k_hw_wcn6855_rx_desc_get_attention(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.wcn6855.attention;\n}\n\nstatic u8 *ath11k_hw_wcn6855_rx_desc_get_msdu_payload(struct hal_rx_desc *desc)\n{\n\treturn &desc->u.wcn6855.msdu_payload[0];\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_mac_addr2_valid(struct hal_rx_desc *desc)\n{\n\treturn __le32_to_cpu(desc->u.wcn6855.mpdu_start.info1) &\n\t       RX_MPDU_START_INFO1_MAC_ADDR2_VALID;\n}\n\nstatic u8 *ath11k_hw_wcn6855_rx_desc_mpdu_start_addr2(struct hal_rx_desc *desc)\n{\n\treturn desc->u.wcn6855.mpdu_start.addr2;\n}\n\nstatic void ath11k_hw_wcn6855_reo_setup(struct ath11k_base *ab)\n{\n\tu32 reo_base = HAL_SEQ_WCSS_UMAC_REO_REG;\n\tu32 val;\n\t \n\tu32 ring_hash_map = HAL_HASH_ROUTING_RING_SW1 << 0 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 4 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 8 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 12 |\n\t\tHAL_HASH_ROUTING_RING_SW1 << 16 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 20 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 24 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 28;\n\n\tval = ath11k_hif_read32(ab, reo_base + HAL_REO1_GEN_ENABLE);\n\tval |= FIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_LIST_ENABLE, 1) |\n\t\tFIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_FLUSH_ENABLE, 1);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_GEN_ENABLE, val);\n\n\tval = ath11k_hif_read32(ab, reo_base + HAL_REO1_MISC_CTL(ab));\n\tval &= ~HAL_REO1_MISC_CTL_FRAGMENT_DST_RING;\n\tval |= FIELD_PREP(HAL_REO1_MISC_CTL_FRAGMENT_DST_RING, HAL_SRNG_RING_ID_REO2SW1);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_MISC_CTL(ab), val);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_0(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_1(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_2(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_3(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_2,\n\t\t\t   ring_hash_map);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_3,\n\t\t\t   ring_hash_map);\n}\n\nstatic void ath11k_hw_ipq5018_reo_setup(struct ath11k_base *ab)\n{\n\tu32 reo_base = HAL_SEQ_WCSS_UMAC_REO_REG;\n\tu32 val;\n\n\t \n\tu32 ring_hash_map = HAL_HASH_ROUTING_RING_SW1 << 0 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 4 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 8 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 12 |\n\t\tHAL_HASH_ROUTING_RING_SW1 << 16 |\n\t\tHAL_HASH_ROUTING_RING_SW2 << 20 |\n\t\tHAL_HASH_ROUTING_RING_SW3 << 24 |\n\t\tHAL_HASH_ROUTING_RING_SW4 << 28;\n\n\tval = ath11k_hif_read32(ab, reo_base + HAL_REO1_GEN_ENABLE);\n\n\tval &= ~HAL_REO1_GEN_ENABLE_FRAG_DST_RING;\n\tval |= FIELD_PREP(HAL_REO1_GEN_ENABLE_FRAG_DST_RING,\n\t\t\tHAL_SRNG_RING_ID_REO2SW1) |\n\t\tFIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_LIST_ENABLE, 1) |\n\t\tFIELD_PREP(HAL_REO1_GEN_ENABLE_AGING_FLUSH_ENABLE, 1);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_GEN_ENABLE, val);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_0(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_1(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_2(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_3(ab),\n\t\t\t   HAL_DEFAULT_REO_TIMEOUT_USEC);\n\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_0,\n\t\t\t   ring_hash_map);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_1,\n\t\t\t   ring_hash_map);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_2,\n\t\t\t   ring_hash_map);\n\tath11k_hif_write32(ab, reo_base + HAL_REO1_DEST_RING_CTRL_IX_3,\n\t\t\t   ring_hash_map);\n}\n\nstatic u16\nath11k_hw_ipq8074_mpdu_info_get_peerid(struct hal_rx_mpdu_info *mpdu_info)\n{\n\tu16 peer_id = 0;\n\n\tpeer_id = FIELD_GET(HAL_RX_MPDU_INFO_INFO0_PEERID,\n\t\t\t    __le32_to_cpu(mpdu_info->u.ipq8074.info0));\n\n\treturn peer_id;\n}\n\nstatic u16\nath11k_hw_qcn9074_mpdu_info_get_peerid(struct hal_rx_mpdu_info *mpdu_info)\n{\n\tu16 peer_id = 0;\n\n\tpeer_id = FIELD_GET(HAL_RX_MPDU_INFO_INFO0_PEERID,\n\t\t\t    __le32_to_cpu(mpdu_info->u.qcn9074.info0));\n\n\treturn peer_id;\n}\n\nstatic u16\nath11k_hw_wcn6855_mpdu_info_get_peerid(struct hal_rx_mpdu_info *mpdu_info)\n{\n\tu16 peer_id = 0;\n\n\tpeer_id = FIELD_GET(HAL_RX_MPDU_INFO_INFO0_PEERID_WCN6855,\n\t\t\t    __le32_to_cpu(mpdu_info->u.wcn6855.info0));\n\treturn peer_id;\n}\n\nstatic bool ath11k_hw_wcn6855_rx_desc_get_ldpc_support(struct hal_rx_desc *desc)\n{\n\treturn FIELD_GET(RX_MSDU_START_INFO2_LDPC,\n\t\t\t __le32_to_cpu(desc->u.wcn6855.msdu_start.info2));\n}\n\nstatic u32 ath11k_hw_ipq8074_get_tcl_ring_selector(struct sk_buff *skb)\n{\n\t \n\treturn smp_processor_id();\n}\n\nstatic u32 ath11k_hw_wcn6750_get_tcl_ring_selector(struct sk_buff *skb)\n{\n\t \n\treturn skb_get_hash(skb);\n}\n\nconst struct ath11k_hw_ops ipq8074_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq8074_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_ipq8074,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_ipq8074,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_ipq8074,\n\t.tx_mesh_enable = ath11k_hw_ipq8074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_ipq8074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_ipq8074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_ipq8074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_ipq8074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_ipq8074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_ipq8074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_ipq8074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_ipq8074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_ipq8074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_ipq8074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_ipq8074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_ipq8074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_ipq8074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_ipq8074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_ipq8074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_ipq8074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_ipq8074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_ipq8074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_ipq8074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_ipq8074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_ipq8074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_ipq8074_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_ipq8074_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_ipq8074_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_ipq8074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq8074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq8074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\nconst struct ath11k_hw_ops ipq6018_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq6018_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_ipq8074,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_ipq8074,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_ipq8074,\n\t.tx_mesh_enable = ath11k_hw_ipq8074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_ipq8074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_ipq8074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_ipq8074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_ipq8074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_ipq8074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_ipq8074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_ipq8074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_ipq8074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_ipq8074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_ipq8074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_ipq8074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_ipq8074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_ipq8074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_ipq8074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_ipq8074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_ipq8074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_ipq8074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_ipq8074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_ipq8074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_ipq8074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_ipq8074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_ipq8074_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_ipq8074_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_ipq8074_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_ipq8074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq8074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq8074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\nconst struct ath11k_hw_ops qca6390_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq8074_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_qca6390,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_qca6390,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_qca6390,\n\t.tx_mesh_enable = ath11k_hw_ipq8074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_ipq8074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_ipq8074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_ipq8074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_ipq8074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_ipq8074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_ipq8074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_ipq8074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_ipq8074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_ipq8074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_ipq8074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_ipq8074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_ipq8074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_ipq8074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_ipq8074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_ipq8074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_ipq8074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_ipq8074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_ipq8074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_ipq8074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_ipq8074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_ipq8074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_ipq8074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_ipq8074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_ipq8074_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_ipq8074_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_ipq8074_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_ipq8074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq8074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq8074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\nconst struct ath11k_hw_ops qcn9074_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq6018_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_ipq8074,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_ipq8074,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_ipq8074,\n\t.tx_mesh_enable = ath11k_hw_qcn9074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_qcn9074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_qcn9074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_qcn9074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_qcn9074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_qcn9074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_qcn9074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_qcn9074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_qcn9074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_qcn9074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_qcn9074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_qcn9074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_qcn9074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_qcn9074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_qcn9074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_qcn9074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_qcn9074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_qcn9074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_qcn9074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_qcn9074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_qcn9074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_qcn9074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_qcn9074_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_qcn9074_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_ipq8074_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_qcn9074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq9074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq9074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\nconst struct ath11k_hw_ops wcn6855_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq8074_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_qca6390,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_qca6390,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_qca6390,\n\t.tx_mesh_enable = ath11k_hw_wcn6855_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_wcn6855_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_wcn6855_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_wcn6855_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_wcn6855_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_wcn6855_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_wcn6855_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_wcn6855_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_wcn6855_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_wcn6855_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_wcn6855_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_wcn6855_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_wcn6855_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_wcn6855_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_wcn6855_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_wcn6855_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_wcn6855_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_wcn6855_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_wcn6855_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_wcn6855_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_wcn6855_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_wcn6855_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_wcn6855_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_wcn6855_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_wcn6855_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_wcn6855_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_wcn6855_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_wcn6855_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_wcn6855_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_wcn6855_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_wcn6855_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_wcn6855_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\nconst struct ath11k_hw_ops wcn6750_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq8074_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_qca6390,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_qca6390,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_qca6390,\n\t.tx_mesh_enable = ath11k_hw_qcn9074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_qcn9074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_qcn9074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_qcn9074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_qcn9074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_qcn9074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_qcn9074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_qcn9074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_qcn9074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_qcn9074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_qcn9074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_qcn9074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_qcn9074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_qcn9074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_qcn9074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_qcn9074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_qcn9074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_qcn9074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_qcn9074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_qcn9074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_qcn9074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_qcn9074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_qcn9074_rx_desc_get_attention,\n\t.rx_desc_get_msdu_payload = ath11k_hw_qcn9074_rx_desc_get_msdu_payload,\n\t.reo_setup = ath11k_hw_wcn6855_reo_setup,\n\t.mpdu_info_get_peerid = ath11k_hw_ipq8074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq9074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq9074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_wcn6750_get_tcl_ring_selector,\n};\n\n \nconst struct ath11k_hw_ops ipq5018_ops = {\n\t.get_hw_mac_from_pdev_id = ath11k_hw_ipq6018_mac_from_pdev_id,\n\t.wmi_init_config = ath11k_init_wmi_config_ipq8074,\n\t.mac_id_to_pdev_id = ath11k_hw_mac_id_to_pdev_id_ipq8074,\n\t.mac_id_to_srng_id = ath11k_hw_mac_id_to_srng_id_ipq8074,\n\t.tx_mesh_enable = ath11k_hw_qcn9074_tx_mesh_enable,\n\t.rx_desc_get_first_msdu = ath11k_hw_qcn9074_rx_desc_get_first_msdu,\n\t.rx_desc_get_last_msdu = ath11k_hw_qcn9074_rx_desc_get_last_msdu,\n\t.rx_desc_get_l3_pad_bytes = ath11k_hw_qcn9074_rx_desc_get_l3_pad_bytes,\n\t.rx_desc_get_hdr_status = ath11k_hw_qcn9074_rx_desc_get_hdr_status,\n\t.rx_desc_encrypt_valid = ath11k_hw_qcn9074_rx_desc_encrypt_valid,\n\t.rx_desc_get_encrypt_type = ath11k_hw_qcn9074_rx_desc_get_encrypt_type,\n\t.rx_desc_get_decap_type = ath11k_hw_qcn9074_rx_desc_get_decap_type,\n\t.rx_desc_get_mesh_ctl = ath11k_hw_qcn9074_rx_desc_get_mesh_ctl,\n\t.rx_desc_get_ldpc_support = ath11k_hw_qcn9074_rx_desc_get_ldpc_support,\n\t.rx_desc_get_mpdu_seq_ctl_vld = ath11k_hw_qcn9074_rx_desc_get_mpdu_seq_ctl_vld,\n\t.rx_desc_get_mpdu_fc_valid = ath11k_hw_qcn9074_rx_desc_get_mpdu_fc_valid,\n\t.rx_desc_get_mpdu_start_seq_no = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_seq_no,\n\t.rx_desc_get_msdu_len = ath11k_hw_qcn9074_rx_desc_get_msdu_len,\n\t.rx_desc_get_msdu_sgi = ath11k_hw_qcn9074_rx_desc_get_msdu_sgi,\n\t.rx_desc_get_msdu_rate_mcs = ath11k_hw_qcn9074_rx_desc_get_msdu_rate_mcs,\n\t.rx_desc_get_msdu_rx_bw = ath11k_hw_qcn9074_rx_desc_get_msdu_rx_bw,\n\t.rx_desc_get_msdu_freq = ath11k_hw_qcn9074_rx_desc_get_msdu_freq,\n\t.rx_desc_get_msdu_pkt_type = ath11k_hw_qcn9074_rx_desc_get_msdu_pkt_type,\n\t.rx_desc_get_msdu_nss = ath11k_hw_qcn9074_rx_desc_get_msdu_nss,\n\t.rx_desc_get_mpdu_tid = ath11k_hw_qcn9074_rx_desc_get_mpdu_tid,\n\t.rx_desc_get_mpdu_peer_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_peer_id,\n\t.rx_desc_copy_attn_end_tlv = ath11k_hw_qcn9074_rx_desc_copy_attn_end,\n\t.rx_desc_get_mpdu_start_tag = ath11k_hw_qcn9074_rx_desc_get_mpdu_start_tag,\n\t.rx_desc_get_mpdu_ppdu_id = ath11k_hw_qcn9074_rx_desc_get_mpdu_ppdu_id,\n\t.rx_desc_set_msdu_len = ath11k_hw_qcn9074_rx_desc_set_msdu_len,\n\t.rx_desc_get_attention = ath11k_hw_qcn9074_rx_desc_get_attention,\n\t.reo_setup = ath11k_hw_ipq5018_reo_setup,\n\t.rx_desc_get_msdu_payload = ath11k_hw_qcn9074_rx_desc_get_msdu_payload,\n\t.mpdu_info_get_peerid = ath11k_hw_ipq8074_mpdu_info_get_peerid,\n\t.rx_desc_mac_addr2_valid = ath11k_hw_ipq9074_rx_desc_mac_addr2_valid,\n\t.rx_desc_mpdu_start_addr2 = ath11k_hw_ipq9074_rx_desc_mpdu_start_addr2,\n\t.get_ring_selector = ath11k_hw_ipq8074_get_tcl_ring_selector,\n};\n\n#define ATH11K_TX_RING_MASK_0 BIT(0)\n#define ATH11K_TX_RING_MASK_1 BIT(1)\n#define ATH11K_TX_RING_MASK_2 BIT(2)\n#define ATH11K_TX_RING_MASK_3 BIT(3)\n#define ATH11K_TX_RING_MASK_4 BIT(4)\n\n#define ATH11K_RX_RING_MASK_0 0x1\n#define ATH11K_RX_RING_MASK_1 0x2\n#define ATH11K_RX_RING_MASK_2 0x4\n#define ATH11K_RX_RING_MASK_3 0x8\n\n#define ATH11K_RX_ERR_RING_MASK_0 0x1\n\n#define ATH11K_RX_WBM_REL_RING_MASK_0 0x1\n\n#define ATH11K_REO_STATUS_RING_MASK_0 0x1\n\n#define ATH11K_RXDMA2HOST_RING_MASK_0 0x1\n#define ATH11K_RXDMA2HOST_RING_MASK_1 0x2\n#define ATH11K_RXDMA2HOST_RING_MASK_2 0x4\n\n#define ATH11K_HOST2RXDMA_RING_MASK_0 0x1\n#define ATH11K_HOST2RXDMA_RING_MASK_1 0x2\n#define ATH11K_HOST2RXDMA_RING_MASK_2 0x4\n\n#define ATH11K_RX_MON_STATUS_RING_MASK_0 0x1\n#define ATH11K_RX_MON_STATUS_RING_MASK_1 0x2\n#define ATH11K_RX_MON_STATUS_RING_MASK_2 0x4\n\nconst struct ath11k_hw_ring_mask ath11k_hw_ring_mask_ipq8074 = {\n\t.tx  = {\n\t\tATH11K_TX_RING_MASK_0,\n\t\tATH11K_TX_RING_MASK_1,\n\t\tATH11K_TX_RING_MASK_2,\n\t},\n\t.rx_mon_status = {\n\t\t0, 0, 0, 0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_1,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_2,\n\t},\n\t.rx = {\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\tATH11K_RX_RING_MASK_0,\n\t\tATH11K_RX_RING_MASK_1,\n\t\tATH11K_RX_RING_MASK_2,\n\t\tATH11K_RX_RING_MASK_3,\n\t},\n\t.rx_err = {\n\t\tATH11K_RX_ERR_RING_MASK_0,\n\t},\n\t.rx_wbm_rel = {\n\t\tATH11K_RX_WBM_REL_RING_MASK_0,\n\t},\n\t.reo_status = {\n\t\t0, 0, 0,\n\t\tATH11K_REO_STATUS_RING_MASK_0,\n\t},\n\t.rxdma2host = {\n\t\tATH11K_RXDMA2HOST_RING_MASK_0,\n\t\tATH11K_RXDMA2HOST_RING_MASK_1,\n\t\tATH11K_RXDMA2HOST_RING_MASK_2,\n\t},\n\t.host2rxdma = {\n\t\tATH11K_HOST2RXDMA_RING_MASK_0,\n\t\tATH11K_HOST2RXDMA_RING_MASK_1,\n\t\tATH11K_HOST2RXDMA_RING_MASK_2,\n\t},\n};\n\nconst struct ath11k_hw_ring_mask ath11k_hw_ring_mask_qca6390 = {\n\t.tx  = {\n\t\tATH11K_TX_RING_MASK_0,\n\t},\n\t.rx_mon_status = {\n\t\t0, 0, 0, 0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_1,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_2,\n\t},\n\t.rx = {\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\tATH11K_RX_RING_MASK_0,\n\t\tATH11K_RX_RING_MASK_1,\n\t\tATH11K_RX_RING_MASK_2,\n\t\tATH11K_RX_RING_MASK_3,\n\t},\n\t.rx_err = {\n\t\tATH11K_RX_ERR_RING_MASK_0,\n\t},\n\t.rx_wbm_rel = {\n\t\tATH11K_RX_WBM_REL_RING_MASK_0,\n\t},\n\t.reo_status = {\n\t\tATH11K_REO_STATUS_RING_MASK_0,\n\t},\n\t.rxdma2host = {\n\t\tATH11K_RXDMA2HOST_RING_MASK_0,\n\t\tATH11K_RXDMA2HOST_RING_MASK_1,\n\t\tATH11K_RXDMA2HOST_RING_MASK_2,\n\t},\n\t.host2rxdma = {\n\t},\n};\n\n \nconst struct ce_pipe_config ath11k_target_ce_config_wlan_ipq8074[] = {\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(0),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(3),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(4),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(256),\n\t\t.nbytes_max = __cpu_to_le32(256),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(5),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(0),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(6),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(65535),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(7),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(8),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(65535),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(9),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(10),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT_H2H),\n\t\t.nentries = __cpu_to_le32(0),\n\t\t.nbytes_max = __cpu_to_le32(0),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n};\n\n \nconst struct service_to_pipe ath11k_target_service_to_ce_map_wlan_ipq8074[] = {\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(7),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(9),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{  \n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{  \n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(4),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_PKT_LOG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(5),\n\t},\n\n\t \n\n\t{   }\n};\n\nconst struct service_to_pipe ath11k_target_service_to_ce_map_wlan_ipq6018[] = {\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(7),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL_MAC1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{  \n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{  \n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(4),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_PKT_LOG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(5),\n\t},\n\n\t \n\n\t{   }\n};\n\n \nconst struct ce_pipe_config ath11k_target_ce_config_wlan_qca6390[] = {\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(0),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(3),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(4),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(256),\n\t\t.nbytes_max = __cpu_to_le32(256),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(5),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(6),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(7),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT_H2H),\n\t\t.nentries = __cpu_to_le32(0),\n\t\t.nbytes_max = __cpu_to_le32(0),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(8),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\t \n};\n\n \nconst struct service_to_pipe ath11k_target_service_to_ce_map_wlan_qca6390[] = {\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(0),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(4),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(1),\n\t},\n\n\t \n\n\t{  \n\t\t__cpu_to_le32(0),\n\t\t__cpu_to_le32(0),\n\t\t__cpu_to_le32(0),\n\t},\n};\n\n \nconst struct ce_pipe_config ath11k_target_ce_config_wlan_qcn9074[] = {\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(0),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(3),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(4),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(256),\n\t\t.nbytes_max = __cpu_to_le32(256),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(5),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(6),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(7),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT_H2H),\n\t\t.nentries = __cpu_to_le32(0),\n\t\t.nbytes_max = __cpu_to_le32(0),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(8),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\t \n};\n\n \nconst struct service_to_pipe ath11k_target_service_to_ce_map_wlan_qcn9074[] = {\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(3),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(2),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(0),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(1),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(0),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(1),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t__cpu_to_le32(PIPEDIR_OUT),\t \n\t\t__cpu_to_le32(4),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(1),\n\t},\n\t{\n\t\t__cpu_to_le32(ATH11K_HTC_SVC_ID_PKT_LOG),\n\t\t__cpu_to_le32(PIPEDIR_IN),\t \n\t\t__cpu_to_le32(5),\n\t},\n\n\t \n\n\t{  \n\t\t__cpu_to_le32(0),\n\t\t__cpu_to_le32(0),\n\t\t__cpu_to_le32(0),\n\t},\n};\n\nconst struct ath11k_hw_ring_mask ath11k_hw_ring_mask_qcn9074 = {\n\t.tx  = {\n\t\tATH11K_TX_RING_MASK_0,\n\t\tATH11K_TX_RING_MASK_1,\n\t\tATH11K_TX_RING_MASK_2,\n\t},\n\t.rx_mon_status = {\n\t\t0, 0, 0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_1,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_2,\n\t},\n\t.rx = {\n\t\t0, 0, 0, 0,\n\t\tATH11K_RX_RING_MASK_0,\n\t\tATH11K_RX_RING_MASK_1,\n\t\tATH11K_RX_RING_MASK_2,\n\t\tATH11K_RX_RING_MASK_3,\n\t},\n\t.rx_err = {\n\t\t0, 0, 0,\n\t\tATH11K_RX_ERR_RING_MASK_0,\n\t},\n\t.rx_wbm_rel = {\n\t\t0, 0, 0,\n\t\tATH11K_RX_WBM_REL_RING_MASK_0,\n\t},\n\t.reo_status = {\n\t\t0, 0, 0,\n\t\tATH11K_REO_STATUS_RING_MASK_0,\n\t},\n\t.rxdma2host = {\n\t\t0, 0, 0,\n\t\tATH11K_RXDMA2HOST_RING_MASK_0,\n\t},\n\t.host2rxdma = {\n\t\t0, 0, 0,\n\t\tATH11K_HOST2RXDMA_RING_MASK_0,\n\t},\n};\n\nconst struct ath11k_hw_ring_mask ath11k_hw_ring_mask_wcn6750 = {\n\t.tx  = {\n\t\tATH11K_TX_RING_MASK_0,\n\t\t0,\n\t\tATH11K_TX_RING_MASK_2,\n\t\t0,\n\t\tATH11K_TX_RING_MASK_4,\n\t},\n\t.rx_mon_status = {\n\t\t0, 0, 0, 0, 0, 0,\n\t\tATH11K_RX_MON_STATUS_RING_MASK_0,\n\t},\n\t.rx = {\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\tATH11K_RX_RING_MASK_0,\n\t\tATH11K_RX_RING_MASK_1,\n\t\tATH11K_RX_RING_MASK_2,\n\t\tATH11K_RX_RING_MASK_3,\n\t},\n\t.rx_err = {\n\t\t0, ATH11K_RX_ERR_RING_MASK_0,\n\t},\n\t.rx_wbm_rel = {\n\t\t0, ATH11K_RX_WBM_REL_RING_MASK_0,\n\t},\n\t.reo_status = {\n\t\t0, ATH11K_REO_STATUS_RING_MASK_0,\n\t},\n\t.rxdma2host = {\n\t\tATH11K_RXDMA2HOST_RING_MASK_0,\n\t\tATH11K_RXDMA2HOST_RING_MASK_1,\n\t\tATH11K_RXDMA2HOST_RING_MASK_2,\n\t},\n\t.host2rxdma = {\n\t},\n};\n\n \nconst struct ce_pipe_config ath11k_target_ce_config_wlan_ipq5018[] = {\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(0),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(1),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(2),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(3),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(4),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(256),\n\t\t.nbytes_max = __cpu_to_le32(256),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS | CE_ATTR_DIS_INTR),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(5),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(6),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(7),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(2048),\n\t\t.flags = __cpu_to_le32(0x2000),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n\n\t \n\t{\n\t\t.pipenum = __cpu_to_le32(8),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_INOUT),\n\t\t.nentries = __cpu_to_le32(32),\n\t\t.nbytes_max = __cpu_to_le32(16384),\n\t\t.flags = __cpu_to_le32(CE_ATTR_FLAGS),\n\t\t.reserved = __cpu_to_le32(0),\n\t},\n};\n\n \nconst struct service_to_pipe ath11k_target_service_to_ce_map_wlan_ipq5018[] = {\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VO),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BK),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_BE),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_DATA_VI),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(3),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_WMI_CONTROL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(2),\n\t},\n\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_RSVD_CTRL),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(0),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_TEST_RAW_STREAMS),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_OUT),\t \n\t\t.pipenum = __cpu_to_le32(4),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_HTT_DATA_MSG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(1),\n\t},\n\t{\n\t\t.service_id = __cpu_to_le32(ATH11K_HTC_SVC_ID_PKT_LOG),\n\t\t.pipedir = __cpu_to_le32(PIPEDIR_IN),\t \n\t\t.pipenum = __cpu_to_le32(5),\n\t},\n\n        \n\n\t{   }\n};\n\nconst struct ce_ie_addr ath11k_ce_ie_addr_ipq8074 = {\n\t.ie1_reg_addr = CE_HOST_IE_ADDRESS,\n\t.ie2_reg_addr = CE_HOST_IE_2_ADDRESS,\n\t.ie3_reg_addr = CE_HOST_IE_3_ADDRESS,\n};\n\nconst struct ce_ie_addr ath11k_ce_ie_addr_ipq5018 = {\n\t.ie1_reg_addr = CE_HOST_IPQ5018_IE_ADDRESS - HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.ie2_reg_addr = CE_HOST_IPQ5018_IE_2_ADDRESS - HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.ie3_reg_addr = CE_HOST_IPQ5018_IE_3_ADDRESS - HAL_IPQ5018_CE_WFSS_REG_BASE,\n};\n\nconst struct ce_remap ath11k_ce_remap_ipq5018 = {\n\t.base = HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.size = HAL_IPQ5018_CE_SIZE,\n};\n\nconst struct ath11k_hw_regs ipq8074_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x00000510,\n\t.hal_tcl1_ring_base_msb = 0x00000514,\n\t.hal_tcl1_ring_id = 0x00000518,\n\t.hal_tcl1_ring_misc = 0x00000520,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x0000052c,\n\t.hal_tcl1_ring_tp_addr_msb = 0x00000530,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x00000540,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x00000544,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x00000558,\n\t.hal_tcl1_ring_msi1_base_msb = 0x0000055c,\n\t.hal_tcl1_ring_msi1_data = 0x00000560,\n\t.hal_tcl2_ring_base_lsb = 0x00000568,\n\t.hal_tcl_ring_base_lsb = 0x00000618,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x00000720,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x0000029c,\n\t.hal_reo1_ring_base_msb = 0x000002a0,\n\t.hal_reo1_ring_id = 0x000002a4,\n\t.hal_reo1_ring_misc = 0x000002ac,\n\t.hal_reo1_ring_hp_addr_lsb = 0x000002b0,\n\t.hal_reo1_ring_hp_addr_msb = 0x000002b4,\n\t.hal_reo1_ring_producer_int_setup = 0x000002c0,\n\t.hal_reo1_ring_msi1_base_lsb = 0x000002e4,\n\t.hal_reo1_ring_msi1_base_msb = 0x000002e8,\n\t.hal_reo1_ring_msi1_data = 0x000002ec,\n\t.hal_reo2_ring_base_lsb = 0x000002f4,\n\t.hal_reo1_aging_thresh_ix_0 = 0x00000564,\n\t.hal_reo1_aging_thresh_ix_1 = 0x00000568,\n\t.hal_reo1_aging_thresh_ix_2 = 0x0000056c,\n\t.hal_reo1_aging_thresh_ix_3 = 0x00000570,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003038,\n\t.hal_reo1_ring_tp = 0x0000303c,\n\t.hal_reo2_ring_hp = 0x00003040,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x000003fc,\n\t.hal_reo_tcl_ring_hp = 0x00003058,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x00000194,\n\t.hal_reo_cmd_ring_hp = 0x00003020,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x00000504,\n\t.hal_reo_status_hp = 0x00003070,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x000001ec,\n\t.hal_sw2reo_ring_hp = 0x00003028,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x00a00000,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x00a01000,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x00a02000,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x00a03000,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000860,\n\t.hal_wbm_idle_link_ring_misc = 0x00000870,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001d8,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000910,\n\t.hal_wbm1_release_ring_base_lsb = 0x00000968,\n\n\t \n\t.pcie_qserdes_sysclk_en_sel = 0x0,\n\t.pcie_pcs_osc_dtct_config_base = 0x0,\n\n\t \n\t.hal_shadow_base_addr = 0x0,\n\n\t \n\t.hal_reo1_misc_ctl = 0x0,\n};\n\nconst struct ath11k_hw_regs qca6390_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x00000684,\n\t.hal_tcl1_ring_base_msb = 0x00000688,\n\t.hal_tcl1_ring_id = 0x0000068c,\n\t.hal_tcl1_ring_misc = 0x00000694,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x000006a0,\n\t.hal_tcl1_ring_tp_addr_msb = 0x000006a4,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x000006b4,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x000006b8,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x000006cc,\n\t.hal_tcl1_ring_msi1_base_msb = 0x000006d0,\n\t.hal_tcl1_ring_msi1_data = 0x000006d4,\n\t.hal_tcl2_ring_base_lsb = 0x000006dc,\n\t.hal_tcl_ring_base_lsb = 0x0000078c,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x00000894,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x00000244,\n\t.hal_reo1_ring_base_msb = 0x00000248,\n\t.hal_reo1_ring_id = 0x0000024c,\n\t.hal_reo1_ring_misc = 0x00000254,\n\t.hal_reo1_ring_hp_addr_lsb = 0x00000258,\n\t.hal_reo1_ring_hp_addr_msb = 0x0000025c,\n\t.hal_reo1_ring_producer_int_setup = 0x00000268,\n\t.hal_reo1_ring_msi1_base_lsb = 0x0000028c,\n\t.hal_reo1_ring_msi1_base_msb = 0x00000290,\n\t.hal_reo1_ring_msi1_data = 0x00000294,\n\t.hal_reo2_ring_base_lsb = 0x0000029c,\n\t.hal_reo1_aging_thresh_ix_0 = 0x0000050c,\n\t.hal_reo1_aging_thresh_ix_1 = 0x00000510,\n\t.hal_reo1_aging_thresh_ix_2 = 0x00000514,\n\t.hal_reo1_aging_thresh_ix_3 = 0x00000518,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003030,\n\t.hal_reo1_ring_tp = 0x00003034,\n\t.hal_reo2_ring_hp = 0x00003038,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x000003a4,\n\t.hal_reo_tcl_ring_hp = 0x00003050,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x00000194,\n\t.hal_reo_cmd_ring_hp = 0x00003020,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x000004ac,\n\t.hal_reo_status_hp = 0x00003068,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x000001ec,\n\t.hal_sw2reo_ring_hp = 0x00003028,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x00a00000,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x00a01000,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x00a02000,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x00a03000,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000860,\n\t.hal_wbm_idle_link_ring_misc = 0x00000870,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001d8,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000910,\n\t.hal_wbm1_release_ring_base_lsb = 0x00000968,\n\n\t \n\t.pcie_qserdes_sysclk_en_sel = 0x01e0c0ac,\n\t.pcie_pcs_osc_dtct_config_base = 0x01e0c628,\n\n\t \n\t.hal_shadow_base_addr = 0x000008fc,\n\n\t \n\t.hal_reo1_misc_ctl = 0x0,\n};\n\nconst struct ath11k_hw_regs qcn9074_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x000004f0,\n\t.hal_tcl1_ring_base_msb = 0x000004f4,\n\t.hal_tcl1_ring_id = 0x000004f8,\n\t.hal_tcl1_ring_misc = 0x00000500,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x0000050c,\n\t.hal_tcl1_ring_tp_addr_msb = 0x00000510,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x00000520,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x00000524,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x00000538,\n\t.hal_tcl1_ring_msi1_base_msb = 0x0000053c,\n\t.hal_tcl1_ring_msi1_data = 0x00000540,\n\t.hal_tcl2_ring_base_lsb = 0x00000548,\n\t.hal_tcl_ring_base_lsb = 0x000005f8,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x00000700,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x0000029c,\n\t.hal_reo1_ring_base_msb = 0x000002a0,\n\t.hal_reo1_ring_id = 0x000002a4,\n\t.hal_reo1_ring_misc = 0x000002ac,\n\t.hal_reo1_ring_hp_addr_lsb = 0x000002b0,\n\t.hal_reo1_ring_hp_addr_msb = 0x000002b4,\n\t.hal_reo1_ring_producer_int_setup = 0x000002c0,\n\t.hal_reo1_ring_msi1_base_lsb = 0x000002e4,\n\t.hal_reo1_ring_msi1_base_msb = 0x000002e8,\n\t.hal_reo1_ring_msi1_data = 0x000002ec,\n\t.hal_reo2_ring_base_lsb = 0x000002f4,\n\t.hal_reo1_aging_thresh_ix_0 = 0x00000564,\n\t.hal_reo1_aging_thresh_ix_1 = 0x00000568,\n\t.hal_reo1_aging_thresh_ix_2 = 0x0000056c,\n\t.hal_reo1_aging_thresh_ix_3 = 0x00000570,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003038,\n\t.hal_reo1_ring_tp = 0x0000303c,\n\t.hal_reo2_ring_hp = 0x00003040,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x000003fc,\n\t.hal_reo_tcl_ring_hp = 0x00003058,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x00000194,\n\t.hal_reo_cmd_ring_hp = 0x00003020,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x00000504,\n\t.hal_reo_status_hp = 0x00003070,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x000001ec,\n\t.hal_sw2reo_ring_hp = 0x00003028,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x01b80000,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x01b81000,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x01b82000,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x01b83000,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000874,\n\t.hal_wbm_idle_link_ring_misc = 0x00000884,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001ec,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000924,\n\t.hal_wbm1_release_ring_base_lsb = 0x0000097c,\n\n\t \n\t.pcie_qserdes_sysclk_en_sel = 0x01e0e0a8,\n\t.pcie_pcs_osc_dtct_config_base = 0x01e0f45c,\n\n\t \n\t.hal_shadow_base_addr = 0x0,\n\n\t \n\t.hal_reo1_misc_ctl = 0x0,\n};\n\nconst struct ath11k_hw_regs wcn6855_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x00000690,\n\t.hal_tcl1_ring_base_msb = 0x00000694,\n\t.hal_tcl1_ring_id = 0x00000698,\n\t.hal_tcl1_ring_misc = 0x000006a0,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x000006ac,\n\t.hal_tcl1_ring_tp_addr_msb = 0x000006b0,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x000006c0,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x000006c4,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x000006d8,\n\t.hal_tcl1_ring_msi1_base_msb = 0x000006dc,\n\t.hal_tcl1_ring_msi1_data = 0x000006e0,\n\t.hal_tcl2_ring_base_lsb = 0x000006e8,\n\t.hal_tcl_ring_base_lsb = 0x00000798,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x000008a0,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x00000244,\n\t.hal_reo1_ring_base_msb = 0x00000248,\n\t.hal_reo1_ring_id = 0x0000024c,\n\t.hal_reo1_ring_misc = 0x00000254,\n\t.hal_reo1_ring_hp_addr_lsb = 0x00000258,\n\t.hal_reo1_ring_hp_addr_msb = 0x0000025c,\n\t.hal_reo1_ring_producer_int_setup = 0x00000268,\n\t.hal_reo1_ring_msi1_base_lsb = 0x0000028c,\n\t.hal_reo1_ring_msi1_base_msb = 0x00000290,\n\t.hal_reo1_ring_msi1_data = 0x00000294,\n\t.hal_reo2_ring_base_lsb = 0x0000029c,\n\t.hal_reo1_aging_thresh_ix_0 = 0x000005bc,\n\t.hal_reo1_aging_thresh_ix_1 = 0x000005c0,\n\t.hal_reo1_aging_thresh_ix_2 = 0x000005c4,\n\t.hal_reo1_aging_thresh_ix_3 = 0x000005c8,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003030,\n\t.hal_reo1_ring_tp = 0x00003034,\n\t.hal_reo2_ring_hp = 0x00003038,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x00000454,\n\t.hal_reo_tcl_ring_hp = 0x00003060,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x00000194,\n\t.hal_reo_cmd_ring_hp = 0x00003020,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x0000055c,\n\t.hal_reo_status_hp = 0x00003078,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x000001ec,\n\t.hal_sw2reo_ring_hp = 0x00003028,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x1b80000,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x1b81000,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x1b82000,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x1b83000,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000870,\n\t.hal_wbm_idle_link_ring_misc = 0x00000880,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001e8,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000920,\n\t.hal_wbm1_release_ring_base_lsb = 0x00000978,\n\n\t \n\t.pcie_qserdes_sysclk_en_sel = 0x01e0c0ac,\n\t.pcie_pcs_osc_dtct_config_base = 0x01e0c628,\n\n\t \n\t.hal_shadow_base_addr = 0x000008fc,\n\n\t \n\t.hal_reo1_misc_ctl = 0x00000630,\n};\n\nconst struct ath11k_hw_regs wcn6750_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x00000694,\n\t.hal_tcl1_ring_base_msb = 0x00000698,\n\t.hal_tcl1_ring_id = 0x0000069c,\n\t.hal_tcl1_ring_misc = 0x000006a4,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x000006b0,\n\t.hal_tcl1_ring_tp_addr_msb = 0x000006b4,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x000006c4,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x000006c8,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x000006dc,\n\t.hal_tcl1_ring_msi1_base_msb = 0x000006e0,\n\t.hal_tcl1_ring_msi1_data = 0x000006e4,\n\t.hal_tcl2_ring_base_lsb = 0x000006ec,\n\t.hal_tcl_ring_base_lsb = 0x0000079c,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x000008a4,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x000001ec,\n\t.hal_reo1_ring_base_msb = 0x000001f0,\n\t.hal_reo1_ring_id = 0x000001f4,\n\t.hal_reo1_ring_misc = 0x000001fc,\n\t.hal_reo1_ring_hp_addr_lsb = 0x00000200,\n\t.hal_reo1_ring_hp_addr_msb = 0x00000204,\n\t.hal_reo1_ring_producer_int_setup = 0x00000210,\n\t.hal_reo1_ring_msi1_base_lsb = 0x00000234,\n\t.hal_reo1_ring_msi1_base_msb = 0x00000238,\n\t.hal_reo1_ring_msi1_data = 0x0000023c,\n\t.hal_reo2_ring_base_lsb = 0x00000244,\n\t.hal_reo1_aging_thresh_ix_0 = 0x00000564,\n\t.hal_reo1_aging_thresh_ix_1 = 0x00000568,\n\t.hal_reo1_aging_thresh_ix_2 = 0x0000056c,\n\t.hal_reo1_aging_thresh_ix_3 = 0x00000570,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003028,\n\t.hal_reo1_ring_tp = 0x0000302c,\n\t.hal_reo2_ring_hp = 0x00003030,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x000003fc,\n\t.hal_reo_tcl_ring_hp = 0x00003058,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x000000e4,\n\t.hal_reo_cmd_ring_hp = 0x00003010,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x00000504,\n\t.hal_reo_status_hp = 0x00003070,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x0000013c,\n\t.hal_sw2reo_ring_hp = 0x00003018,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x01b80000,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x01b81000,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x01b82000,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x01b83000,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000874,\n\t.hal_wbm_idle_link_ring_misc = 0x00000884,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001ec,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000924,\n\t.hal_wbm1_release_ring_base_lsb = 0x0000097c,\n\n\t \n\t.pcie_qserdes_sysclk_en_sel = 0x0,\n\t.pcie_pcs_osc_dtct_config_base = 0x0,\n\n\t \n\t.hal_shadow_base_addr = 0x00000504,\n\n\t \n\t.hal_reo1_misc_ctl = 0x000005d8,\n};\n\nstatic const struct ath11k_hw_tcl2wbm_rbm_map ath11k_hw_tcl2wbm_rbm_map_ipq8074[] = {\n\t{\n\t\t.tcl_ring_num = 0,\n\t\t.wbm_ring_num = 0,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW0_BM,\n\t},\n\t{\n\t\t.tcl_ring_num = 1,\n\t\t.wbm_ring_num = 1,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW1_BM,\n\t},\n\t{\n\t\t.tcl_ring_num = 2,\n\t\t.wbm_ring_num = 2,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW2_BM,\n\t},\n};\n\nstatic const struct ath11k_hw_tcl2wbm_rbm_map ath11k_hw_tcl2wbm_rbm_map_wcn6750[] = {\n\t{\n\t\t.tcl_ring_num = 0,\n\t\t.wbm_ring_num = 0,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW0_BM,\n\t},\n\t{\n\t\t.tcl_ring_num = 1,\n\t\t.wbm_ring_num = 4,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW4_BM,\n\t},\n\t{\n\t\t.tcl_ring_num = 2,\n\t\t.wbm_ring_num = 2,\n\t\t.rbm_id = HAL_RX_BUF_RBM_SW2_BM,\n\t},\n};\n\nconst struct ath11k_hw_regs ipq5018_regs = {\n\t \n\t.hal_tcl1_ring_base_lsb = 0x00000694,\n\t.hal_tcl1_ring_base_msb = 0x00000698,\n\t.hal_tcl1_ring_id =\t0x0000069c,\n\t.hal_tcl1_ring_misc = 0x000006a4,\n\t.hal_tcl1_ring_tp_addr_lsb = 0x000006b0,\n\t.hal_tcl1_ring_tp_addr_msb = 0x000006b4,\n\t.hal_tcl1_ring_consumer_int_setup_ix0 = 0x000006c4,\n\t.hal_tcl1_ring_consumer_int_setup_ix1 = 0x000006c8,\n\t.hal_tcl1_ring_msi1_base_lsb = 0x000006dc,\n\t.hal_tcl1_ring_msi1_base_msb = 0x000006e0,\n\t.hal_tcl1_ring_msi1_data = 0x000006e4,\n\t.hal_tcl2_ring_base_lsb = 0x000006ec,\n\t.hal_tcl_ring_base_lsb = 0x0000079c,\n\n\t \n\t.hal_tcl_status_ring_base_lsb = 0x000008a4,\n\n\t \n\t.hal_reo1_ring_base_lsb = 0x000001ec,\n\t.hal_reo1_ring_base_msb = 0x000001f0,\n\t.hal_reo1_ring_id = 0x000001f4,\n\t.hal_reo1_ring_misc = 0x000001fc,\n\t.hal_reo1_ring_hp_addr_lsb = 0x00000200,\n\t.hal_reo1_ring_hp_addr_msb = 0x00000204,\n\t.hal_reo1_ring_producer_int_setup = 0x00000210,\n\t.hal_reo1_ring_msi1_base_lsb = 0x00000234,\n\t.hal_reo1_ring_msi1_base_msb = 0x00000238,\n\t.hal_reo1_ring_msi1_data = 0x0000023c,\n\t.hal_reo2_ring_base_lsb = 0x00000244,\n\t.hal_reo1_aging_thresh_ix_0 = 0x00000564,\n\t.hal_reo1_aging_thresh_ix_1 = 0x00000568,\n\t.hal_reo1_aging_thresh_ix_2 = 0x0000056c,\n\t.hal_reo1_aging_thresh_ix_3 = 0x00000570,\n\n\t \n\t.hal_reo1_ring_hp = 0x00003028,\n\t.hal_reo1_ring_tp = 0x0000302c,\n\t.hal_reo2_ring_hp = 0x00003030,\n\n\t \n\t.hal_reo_tcl_ring_base_lsb = 0x000003fc,\n\t.hal_reo_tcl_ring_hp = 0x00003058,\n\n\t \n\t.hal_sw2reo_ring_base_lsb = 0x0000013c,\n\t.hal_sw2reo_ring_hp = 0x00003018,\n\n\t \n\t.hal_reo_cmd_ring_base_lsb = 0x000000e4,\n\t.hal_reo_cmd_ring_hp = 0x00003010,\n\n\t \n\t.hal_reo_status_ring_base_lsb = 0x00000504,\n\t.hal_reo_status_hp = 0x00003070,\n\n\t \n\t.hal_seq_wcss_umac_ce0_src_reg = 0x08400000\n\t\t- HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.hal_seq_wcss_umac_ce0_dst_reg = 0x08401000\n\t\t- HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.hal_seq_wcss_umac_ce1_src_reg = 0x08402000\n\t\t- HAL_IPQ5018_CE_WFSS_REG_BASE,\n\t.hal_seq_wcss_umac_ce1_dst_reg = 0x08403000\n\t\t- HAL_IPQ5018_CE_WFSS_REG_BASE,\n\n\t \n\t.hal_wbm_idle_link_ring_base_lsb = 0x00000874,\n\t.hal_wbm_idle_link_ring_misc = 0x00000884,\n\n\t \n\t.hal_wbm_release_ring_base_lsb = 0x000001ec,\n\n\t \n\t.hal_wbm0_release_ring_base_lsb = 0x00000924,\n\t.hal_wbm1_release_ring_base_lsb = 0x0000097c,\n};\n\nconst struct ath11k_hw_hal_params ath11k_hw_hal_params_ipq8074 = {\n\t.rx_buf_rbm = HAL_RX_BUF_RBM_SW3_BM,\n\t.tcl2wbm_rbm_map = ath11k_hw_tcl2wbm_rbm_map_ipq8074,\n};\n\nconst struct ath11k_hw_hal_params ath11k_hw_hal_params_qca6390 = {\n\t.rx_buf_rbm = HAL_RX_BUF_RBM_SW1_BM,\n\t.tcl2wbm_rbm_map = ath11k_hw_tcl2wbm_rbm_map_ipq8074,\n};\n\nconst struct ath11k_hw_hal_params ath11k_hw_hal_params_wcn6750 = {\n\t.rx_buf_rbm = HAL_RX_BUF_RBM_SW1_BM,\n\t.tcl2wbm_rbm_map = ath11k_hw_tcl2wbm_rbm_map_wcn6750,\n};\n\nstatic const struct cfg80211_sar_freq_ranges ath11k_hw_sar_freq_ranges_wcn6855[] = {\n\t{.start_freq = 2402, .end_freq = 2482 },   \n\t{.start_freq = 5150, .end_freq = 5250 },   \n\t{.start_freq = 5250, .end_freq = 5725 },   \n\t{.start_freq = 5725, .end_freq = 5810 },   \n\t{.start_freq = 5815, .end_freq = 5895 },   \n\t{.start_freq = 5925, .end_freq = 6165 },   \n\t{.start_freq = 6165, .end_freq = 6425 },   \n\t{.start_freq = 6425, .end_freq = 6525 },   \n\t{.start_freq = 6525, .end_freq = 6705 },   \n\t{.start_freq = 6705, .end_freq = 6875 },   \n\t{.start_freq = 6875, .end_freq = 7125 },   \n};\n\nconst struct cfg80211_sar_capa ath11k_hw_sar_capa_wcn6855 = {\n\t.type = NL80211_SAR_TYPE_POWER,\n\t.num_freq_ranges = (ARRAY_SIZE(ath11k_hw_sar_freq_ranges_wcn6855)),\n\t.freq_ranges = ath11k_hw_sar_freq_ranges_wcn6855,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}