<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/hwp/generic/xml/attribute_info/poz_clock_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_IO_TANK_PLL_BYPASS</id>
  <targetType>TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_HUB_CHIP, TARGET_TYPE_OCMB_CHIP, TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Skip locking sequence and check for lock of IO PLL
  </description>
  <valueType>uint8</valueType>
  <enum>BYPASS = 0x1, NO_BYPASS = 0x0</enum>
  <initToZero/>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_CP_REFCLOCK_SELECT</id>
  <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Osc refclock configurations:
    OSCx - Set up single oscillator
    BOTH_OSCx - Set up for redundant oscillators, OSCx as primary, both must be good
    BOTH_OSCx_NORED - Same but without redundancy: Set up for redundant oscillators, OSCx as primary, secondary osc may be bad
  </description>
  <valueType>uint8</valueType>
  <enum>OSC0 = 0x0, OSC1 = 0x1, BOTH_OSC0 = 0x2, BOTH_OSC1 = 0x3, BOTH_OSC0_NORED = 0x4, BOTH_OSC1_NORED = 0x5</enum>
  <platInit/>
  <writeable/>
  <persistRuntime/>
</attribute>
<!-- ************************************************************************-->
<attribute>
  <id>ATTR_CLOCK_RCS_OUTPUT_MUX20</id>
  <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_PROC_CHIP</targetType>
  <description>
   Select RCS output to be forwarded to filter PLLs
   0: BYPASS: Bypass RCS altogether, use ref 0
   1: SYNC  : RCS sync output
   2: ASYNC : RCS async output
  </description>
  <valueType>uint8</valueType>
  <enum>BYPASS = 0, SYNC = 1, ASYNC = 2</enum>
  <platInit>mrw</platInit>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_SYS0_REFCLOCK_RCVR_TERM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Defines system specific value of SYS0 refclock receiver termination
  </description>
  <enum>NONE = 3, FIFTY_OHM = 2, ONE_HUNDRED_OHM = 0</enum>
  <valueType>uint8</valueType>
  <default>NONE</default>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_SYS1_REFCLOCK_RCVR_TERM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Defines system specific value of SYS1 refclock receiver termination
  </description>
  <enum>NONE = 3, FIFTY_OHM = 2, ONE_HUNDRED_OHM = 0</enum>
  <valueType>uint8</valueType>
  <default>NONE</default>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PCI0_REFCLOCK_RCVR_TERM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Defines system specific value of PCI0 refclock receiver termination
  </description>
  <enum>NONE = 3, FIFTY_OHM = 2, ONE_HUNDRED_OHM = 0</enum>
  <valueType>uint8</valueType>
  <default>NONE</default>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PCI1_REFCLOCK_RCVR_TERM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Defines system specific value of PCI1 refclock receiver termination
  </description>
  <enum>NONE = 3, FIFTY_OHM = 2, ONE_HUNDRED_OHM = 0</enum>
  <valueType>uint8</valueType>
  <default>NONE</default>
  <platInit>mrw</platInit>
</attribute>
<!-- ********************************************************************** -->
</attributes>
