Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar  6 14:41:13 2023
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.581        0.000                      0                  268        0.043        0.000                      0                  268        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.581        0.000                      0                  268        0.043        0.000                      0                  268        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.038ns (41.343%)  route 2.892ns (58.657%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[0]/Q
                         net (fo=3, routed)           0.539     6.323    count_reg[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.918 r  count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.918    count_reg[0]_i_14_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.035    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.350 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.006    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.313 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.729    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.425    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  count[0]_i_1/O
                         net (fo=27, routed)          0.708    10.257    clk_out0
    SLICE_X3Y95          FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.038ns (41.343%)  route 2.892ns (58.657%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[0]/Q
                         net (fo=3, routed)           0.539     6.323    count_reg[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.918 r  count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.918    count_reg[0]_i_14_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.035    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.350 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.006    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.313 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.729    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.425    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  count[0]_i_1/O
                         net (fo=27, routed)          0.708    10.257    clk_out0
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.038ns (41.343%)  route 2.892ns (58.657%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[0]/Q
                         net (fo=3, routed)           0.539     6.323    count_reg[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.918 r  count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.918    count_reg[0]_i_14_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.035    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.350 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.006    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.313 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.729    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.425    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  count[0]_i_1/O
                         net (fo=27, routed)          0.708    10.257    clk_out0
    SLICE_X3Y95          FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.038ns (41.343%)  route 2.892ns (58.657%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[0]/Q
                         net (fo=3, routed)           0.539     6.323    count_reg[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.918 r  count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.918    count_reg[0]_i_14_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.035    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.350 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.006    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.313 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.729    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.425    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  count[0]_i_1/O
                         net (fo=27, routed)          0.708    10.257    clk_out0
    SLICE_X3Y95          FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.963ns (41.116%)  route 2.811ns (58.884%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.540    10.102    clk_out0
    SLICE_X3Y100         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.963ns (41.116%)  route 2.811ns (58.884%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.540    10.102    clk_out0
    SLICE_X3Y100         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.963ns (41.116%)  route 2.811ns (58.884%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.540    10.102    clk_out0
    SLICE_X3Y100         FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.963ns (40.851%)  route 2.842ns (59.149%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.571    10.133    clk_out0
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.963ns (40.851%)  route 2.842ns (59.149%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.571    10.133    clk_out0
    SLICE_X3Y94          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.963ns (40.851%)  route 2.842ns (59.149%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  count_reg[5]/Q
                         net (fo=2, routed)           0.627     6.411    count_reg[5]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.048 r  count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[0]_i_17_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.363 f  count_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.656     8.019    count_reg[0]_i_11_n_4
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.307     8.326 r  count[0]_i_16/O
                         net (fo=1, routed)           0.416     8.742    count[0]_i_16_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  count[0]_i_7/O
                         net (fo=2, routed)           0.572     9.438    count[0]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  count[0]_i_1/O
                         net (fo=27, routed)          0.571    10.133    clk_out0
    SLICE_X3Y94          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 disp_generator/BTN_R/detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/BTN_R/switchOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.851%)  route 0.219ns (51.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.576     1.495    disp_generator/BTN_R/CLK
    SLICE_X10Y97         FDRE                                         r  disp_generator/BTN_R/detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  disp_generator/BTN_R/detected_reg/Q
                         net (fo=2, routed)           0.219     1.878    disp_generator/BTN_R/detected_reg_n_0
    SLICE_X10Y101        LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  disp_generator/BTN_R/switchOut_i_1__2/O
                         net (fo=1, routed)           0.000     1.923    disp_generator/BTN_R/switchOut_i_1__2_n_0
    SLICE_X10Y101        FDRE                                         r  disp_generator/BTN_R/switchOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.841     2.006    disp_generator/BTN_R/CLK
    SLICE_X10Y101        FDRE                                         r  disp_generator/BTN_R/switchOut_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.120     1.880    disp_generator/BTN_R/switchOut_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 disp_generator/BTN_D/detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/BTN_D/switchOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.516%)  route 0.214ns (53.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.576     1.495    disp_generator/BTN_D/CLK
    SLICE_X9Y97          FDRE                                         r  disp_generator/BTN_D/detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  disp_generator/BTN_D/detected_reg/Q
                         net (fo=2, routed)           0.214     1.850    disp_generator/BTN_D/detected_reg_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.895 r  disp_generator/BTN_D/switchOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    disp_generator/BTN_D/switchOut_i_1__0_n_0
    SLICE_X9Y101         FDRE                                         r  disp_generator/BTN_D/switchOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.841     2.006    disp_generator/BTN_D/CLK
    SLICE_X9Y101         FDRE                                         r  disp_generator/BTN_D/switchOut_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.091     1.851    disp_generator/BTN_D/switchOut_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.784    count_reg[23]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    count_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    count_reg[24]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.784    count_reg[23]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    count_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    count_reg[24]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.784    count_reg[23]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    count_reg[20]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    count_reg[24]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 disp_generator/BTN_R/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/BTN_R/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.971%)  route 0.349ns (68.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.576     1.495    disp_generator/BTN_R/CLK
    SLICE_X8Y99          FDRE                                         r  disp_generator/BTN_R/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  disp_generator/BTN_R/sync_reg[0]/Q
                         net (fo=1, routed)           0.349     2.008    disp_generator/BTN_R/sync_reg_n_0_[0]
    SLICE_X8Y100         FDRE                                         r  disp_generator/BTN_R/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.841     2.006    disp_generator/BTN_R/CLK
    SLICE_X8Y100         FDRE                                         r  disp_generator/BTN_R/sync_reg[1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.087     1.847    disp_generator/BTN_R/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp_generator/BTN_L/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bl_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.671%)  route 0.149ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    disp_generator/BTN_L/CLK
    SLICE_X3Y104         FDRE                                         r  disp_generator/BTN_L/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  disp_generator/BTN_L/switchOut_reg/Q
                         net (fo=5, routed)           0.149     1.807    disp_generator/bl
    SLICE_X3Y102         FDCE                                         r  disp_generator/bl_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X3Y102         FDCE                                         r  disp_generator/bl_d_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.070     1.604    disp_generator/bl_d_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 disp_generator/bu_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/box_y_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.062%)  route 0.157ns (42.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.569     1.488    disp_generator/CLK
    SLICE_X10Y103        FDCE                                         r  disp_generator/bu_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  disp_generator/bu_d_reg/Q
                         net (fo=2, routed)           0.157     1.810    disp_generator/BTN_D/bu_d
    SLICE_X8Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  disp_generator/BTN_D/box_y_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    disp_generator/BTN_D_n_1
    SLICE_X8Y103         FDRE                                         r  disp_generator/box_y_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.840     2.005    disp_generator/CLK
    SLICE_X8Y103         FDRE                                         r  disp_generator/box_y_dir_reg[0]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.120     1.645    disp_generator/box_y_dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 disp_generator/box_y_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/display_y_digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.569     1.488    disp_generator/CLK
    SLICE_X8Y103         FDRE                                         r  disp_generator/box_y_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  disp_generator/box_y_dir_reg[0]/Q
                         net (fo=9, routed)           0.127     1.780    disp_generator/box_y_dir[0]
    SLICE_X9Y103         LUT4 (Prop_lut4_I3_O)        0.048     1.828 r  disp_generator/display_y_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    disp_generator/display_y_digit[3]_i_1_n_0
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.840     2.005    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[3]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X9Y103         FDCE (Hold_fdce_C_D)         0.107     1.608    disp_generator/display_y_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 disp_generator/box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/display_x_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.123%)  route 0.171ns (47.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    disp_generator/CLK
    SLICE_X1Y103         FDCE                                         r  disp_generator/box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  disp_generator/box_x_reg_reg[8]/Q
                         net (fo=21, routed)          0.171     1.829    disp_generator/box_x_reg[8]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  disp_generator/display_x_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    disp_generator/display_x_digit[0]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  disp_generator/display_x_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.036    disp_generator/CLK
    SLICE_X2Y103         FDCE                                         r  disp_generator/display_x_digit_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.121     1.654    disp_generator/display_x_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.649ns  (logic 4.467ns (38.347%)  route 7.182ns (61.653%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.626     2.195    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.326     2.521 r  vga_controller/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.594     8.114    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.649 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.649    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 4.479ns (38.563%)  route 7.136ns (61.437%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.815     2.384    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.710 r  vga_controller/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.358     8.068    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.615 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.615    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.470ns (38.507%)  route 7.139ns (61.493%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.971     2.540    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.866 r  vga_controller/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.205     8.071    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.609 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.609    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.566ns  (logic 4.483ns (38.764%)  route 7.082ns (61.236%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.815     2.384    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.710 r  vga_controller/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.305     8.014    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    11.566 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.566    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 4.478ns (39.028%)  route 6.996ns (60.972%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.971     2.540    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.866 r  vga_controller/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.063     7.928    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.475 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.475    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 4.484ns (39.241%)  route 6.942ns (60.759%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.815     2.384    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.710 r  vga_controller/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.165     7.874    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.426 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.426    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 4.478ns (39.514%)  route 6.855ns (60.486%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.971     2.540    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.866 r  vga_controller/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.922     7.787    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.334 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.334    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.328ns  (logic 4.455ns (39.331%)  route 6.873ns (60.669%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.815     2.384    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.710 r  vga_controller/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.095     7.805    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    11.328 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.328    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 4.480ns (39.711%)  route 6.802ns (60.289%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.626     2.195    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.326     2.521 r  vga_controller/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.213     7.734    VGA_R_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    11.282 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.282    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.171ns  (logic 4.477ns (40.073%)  route 6.695ns (59.927%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.962     1.418    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.150     1.568 r  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.971     2.540    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.866 r  vga_controller/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.761     7.627    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.171 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.171    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/HS_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[8]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.121     0.262    vga_controller/Q[3]
    SLICE_X1Y99          LUT5 (Prop_lut5_I1_O)        0.045     0.307 r  vga_controller/HS_O_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_controller/HS_O0
    SLICE_X1Y99          FDRE                                         r  vga_controller/HS_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[0]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    vga_controller/hcounter_reg[0]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045     0.328 r  vga_controller/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    vga_controller/plusOp[3]
    SLICE_X0Y98          FDRE                                         r  vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[0]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[0]/Q
                         net (fo=8, routed)           0.141     0.282    vga_controller/hcounter_reg[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.048     0.330 r  vga_controller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    vga_controller/plusOp[2]
    SLICE_X0Y98          FDRE                                         r  vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[0]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[0]/Q
                         net (fo=8, routed)           0.142     0.283    vga_controller/hcounter_reg[0]
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.049     0.332 r  vga_controller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    vga_controller/plusOp[4]
    SLICE_X0Y98          FDRE                                         r  vga_controller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.071%)  route 0.152ns (44.929%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[5]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.152     0.293    vga_controller/Q[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  vga_controller/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vga_controller/plusOp[8]
    SLICE_X0Y99          FDRE                                         r  vga_controller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.337%)  route 0.169ns (47.663%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[6]/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.169     0.310    vga_controller/vcounter_reg[10]_0[6]
    SLICE_X7Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.355 r  vga_controller/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    vga_controller/plusOp__0[7]
    SLICE_X7Y100         FDRE                                         r  vga_controller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[9]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/hcounter_reg[9]/Q
                         net (fo=9, routed)           0.180     0.321    vga_controller/Q[4]
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.042     0.363 r  vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.363    vga_controller/plusOp[9]
    SLICE_X1Y100         FDRE                                         r  vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[6]/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.180     0.321    vga_controller/vcounter_reg[10]_0[6]
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  vga_controller/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vga_controller/plusOp__0[6]
    SLICE_X5Y99          FDRE                                         r  vga_controller/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[4]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[4]/Q
                         net (fo=10, routed)          0.190     0.331    vga_controller/vcounter_reg[10]_0[4]
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vga_controller/vcounter[4]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[5]/C
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.191     0.332    vga_controller/vcounter_reg[10]_0[5]
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.045     0.377 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.377    vga_controller/plusOp__0[5]
    SLICE_X7Y99          FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.360ns  (logic 5.004ns (44.051%)  route 6.355ns (55.949%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[2]/Q
                         net (fo=4, routed)           1.088     6.740    disp_generator/display_y_digit_reg_n_0_[2]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.322     7.062 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.586     7.648    disp_generator/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.326     7.974 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.195     9.169    disp_generator/SEG7_CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     9.321 r  disp_generator/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.486    12.807    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    16.592 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.592    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.965ns  (logic 4.746ns (43.286%)  route 6.219ns (56.714%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[2]/Q
                         net (fo=4, routed)           1.088     6.740    disp_generator/display_y_digit_reg_n_0_[2]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.322     7.062 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.586     7.648    disp_generator/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.326     7.974 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.203     9.176    disp_generator/SEG7_CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.124     9.300 r  disp_generator/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.342    12.642    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.198 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.198    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 4.760ns (44.221%)  route 6.004ns (55.779%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[3]/Q
                         net (fo=4, routed)           1.068     6.719    disp_generator/display_y_digit_reg_n_0_[3]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.299     7.018 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     7.829    disp_generator/SEG7_CATH_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.329     9.283    disp_generator/SEG7_CATH_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.154     9.437 r  disp_generator/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.795    12.232    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.996 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.996    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 4.500ns (43.409%)  route 5.866ns (56.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 f  disp_generator/display_y_digit_reg[3]/Q
                         net (fo=4, routed)           1.068     6.719    disp_generator/display_y_digit_reg_n_0_[3]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.299     7.018 f  disp_generator/SEG7_CATH_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     7.829    disp_generator/SEG7_CATH_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.124     7.953 f  disp_generator/SEG7_CATH_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.329     9.283    disp_generator/SEG7_CATH_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     9.407 r  disp_generator/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.658    12.064    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.598 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.598    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 4.741ns (48.056%)  route 5.125ns (51.944%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[2]/Q
                         net (fo=4, routed)           1.088     6.740    disp_generator/display_y_digit_reg_n_0_[2]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.322     7.062 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.586     7.648    disp_generator/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.326     7.974 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.195     9.169    disp_generator/SEG7_CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.124     9.293 r  disp_generator/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255    11.548    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.099 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.099    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 4.503ns (46.282%)  route 5.227ns (53.718%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[3]/Q
                         net (fo=4, routed)           1.068     6.719    disp_generator/display_y_digit_reg_n_0_[3]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.299     7.018 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     7.829    disp_generator/SEG7_CATH_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.331     9.284    disp_generator/SEG7_CATH_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     9.408 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017    11.425    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.962 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.962    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_y_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 4.914ns (51.934%)  route 4.548ns (48.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.630     5.232    disp_generator/CLK
    SLICE_X9Y103         FDCE                                         r  disp_generator/display_y_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  disp_generator/display_y_digit_reg[2]/Q
                         net (fo=4, routed)           1.088     6.740    disp_generator/display_y_digit_reg_n_0_[2]
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.322     7.062 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.586     7.648    disp_generator/SEG7_CATH_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.326     7.974 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.203     9.176    disp_generator/SEG7_CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     9.328 r  disp_generator/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.999    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.694 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.694    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.098ns (44.301%)  route 5.152ns (55.699%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.708     5.310    disp_generator/CLK
    SLICE_X5Y105         FDCE                                         r  disp_generator/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  disp_generator/refresh_counter_reg[20]/Q
                         net (fo=14, routed)          1.013     6.779    disp_generator/Anode_activating_counter[2]
    SLICE_X6Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.903 r  disp_generator/AN_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.139    11.042    AN_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.560 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.560    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 4.133ns (46.616%)  route 4.733ns (53.384%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.708     5.310    disp_generator/CLK
    SLICE_X5Y105         FDCE                                         r  disp_generator/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  disp_generator/refresh_counter_reg[20]/Q
                         net (fo=14, routed)          1.013     6.779    disp_generator/Anode_activating_counter[2]
    SLICE_X6Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.903 r  disp_generator/AN_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.721    10.624    AN_OBUF[4]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.177 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.177    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 4.154ns (47.173%)  route 4.652ns (52.827%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.708     5.310    disp_generator/CLK
    SLICE_X5Y104         FDCE                                         r  disp_generator/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  disp_generator/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.960     6.726    disp_generator/Anode_activating_counter[1]
    SLICE_X7Y104         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  disp_generator/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.692    10.543    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.117 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.117    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_generator/box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.458ns (52.539%)  route 0.414ns (47.461%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.518    disp_generator/CLK
    SLICE_X0Y102         FDCE                                         r  disp_generator/box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  disp_generator/box_x_reg_reg[10]/Q
                         net (fo=16, routed)          0.134     1.794    disp_generator/box_x_reg[10]
    SLICE_X1Y102         LUT4 (Prop_lut4_I1_O)        0.045     1.839 r  disp_generator/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.839    disp_generator/i__carry__0_i_3__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.001 f  disp_generator/_inferred__6/i__carry__0/CO[2]
                         net (fo=3, routed)           0.279     2.280    disp_generator/hcounter_reg[10][0]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.110     2.390 r  disp_generator/bg_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.390    disp_generator/update_box
    SLICE_X3Y101         FDCE                                         r  disp_generator/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.345ns (39.075%)  route 0.538ns (60.925%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.518    disp_generator/CLK
    SLICE_X2Y102         FDCE                                         r  disp_generator/box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  disp_generator/box_x_reg_reg[9]/Q
                         net (fo=19, routed)          0.239     1.921    disp_generator/box_x_reg[9]
    SLICE_X0Y101         LUT5 (Prop_lut5_I0_O)        0.042     1.963 r  disp_generator/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.963    disp_generator/ltOp_carry_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.057 f  disp_generator/ltOp_carry/CO[3]
                         net (fo=3, routed)           0.299     2.356    vga_controller/bg_green_reg[3]_0[0]
    SLICE_X4Y102         LUT6 (Prop_lut6_I4_O)        0.045     2.401 r  vga_controller/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.401    disp_generator/Pattern_Green[0]
    SLICE_X4Y102         FDCE                                         r  disp_generator/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.345ns (39.031%)  route 0.539ns (60.969%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.599     1.518    disp_generator/CLK
    SLICE_X2Y102         FDCE                                         r  disp_generator/box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  disp_generator/box_x_reg_reg[9]/Q
                         net (fo=19, routed)          0.239     1.921    disp_generator/box_x_reg[9]
    SLICE_X0Y101         LUT5 (Prop_lut5_I0_O)        0.042     1.963 r  disp_generator/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     1.963    disp_generator/ltOp_carry_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.057 f  disp_generator/ltOp_carry/CO[3]
                         net (fo=3, routed)           0.300     2.357    vga_controller/bg_green_reg[3]_0[0]
    SLICE_X4Y102         LUT6 (Prop_lut6_I4_O)        0.045     2.402 r  vga_controller/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.402    disp_generator/Pattern_Blue[0]
    SLICE_X4Y102         FDCE                                         r  disp_generator/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.493ns (75.292%)  route 0.490ns (24.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.516    disp_generator/CLK
    SLICE_X5Y104         FDCE                                         r  disp_generator/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  disp_generator/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.160     1.818    disp_generator/Anode_activating_counter[0]
    SLICE_X7Y104         LUT3 (Prop_lut3_I2_O)        0.049     1.867 r  disp_generator/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.196    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.500 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.500    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.422ns (67.477%)  route 0.686ns (32.523%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.516    disp_generator/CLK
    SLICE_X5Y105         FDCE                                         r  disp_generator/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  disp_generator/refresh_counter_reg[20]/Q
                         net (fo=14, routed)          0.345     2.002    disp_generator/Anode_activating_counter[2]
    SLICE_X2Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.047 r  disp_generator/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.388    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.624 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.624    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.439ns (66.008%)  route 0.741ns (33.992%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.516    disp_generator/CLK
    SLICE_X5Y105         FDCE                                         r  disp_generator/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  disp_generator/refresh_counter_reg[20]/Q
                         net (fo=14, routed)          0.264     1.921    disp_generator/Anode_activating_counter[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.045     1.966 r  disp_generator/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.443    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.696 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.696    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_x_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.509ns (64.788%)  route 0.820ns (35.212%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    disp_generator/CLK
    SLICE_X2Y103         FDCE                                         r  disp_generator/display_x_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  disp_generator/display_x_digit_reg[0]/Q
                         net (fo=3, routed)           0.072     1.754    disp_generator/display_x_digit[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.799 f  disp_generator/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.412     2.211    disp_generator/SEG7_CATH_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.044     2.255 r  disp_generator/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.591    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.847 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.847    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_x_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.492ns (62.411%)  route 0.899ns (37.589%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    disp_generator/CLK
    SLICE_X2Y103         FDCE                                         r  disp_generator/display_x_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  disp_generator/display_x_digit_reg[0]/Q
                         net (fo=3, routed)           0.072     1.754    disp_generator/display_x_digit[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.341     2.140    disp_generator/SEG7_CATH_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.045     2.185 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.670    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.908 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.908    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.437ns (56.887%)  route 1.089ns (43.113%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.597     1.516    disp_generator/CLK
    SLICE_X5Y105         FDCE                                         r  disp_generator/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  disp_generator/refresh_counter_reg[20]/Q
                         net (fo=14, routed)          0.387     2.044    disp_generator/Anode_activating_counter[2]
    SLICE_X6Y103         LUT1 (Prop_lut1_I0_O)        0.045     2.089 r  disp_generator/AN_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.702     2.791    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.042 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.042    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/display_x_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.505ns (58.487%)  route 1.068ns (41.513%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    disp_generator/CLK
    SLICE_X2Y103         FDCE                                         r  disp_generator/display_x_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  disp_generator/display_x_digit_reg[0]/Q
                         net (fo=3, routed)           0.072     1.754    disp_generator/display_x_digit[0]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.416     2.215    disp_generator/SEG7_CATH_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.045     2.260 r  disp_generator/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.840    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.091 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.091    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_D/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.478ns (27.633%)  route 3.870ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.870     5.347    disp_generator/BTN_D/SW_IBUF[0]
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.946    disp_generator/BTN_D/CLK
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_D/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.478ns (27.633%)  route 3.870ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.870     5.347    disp_generator/BTN_D/SW_IBUF[0]
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.946    disp_generator/BTN_D/CLK
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_D/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.478ns (27.633%)  route 3.870ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.870     5.347    disp_generator/BTN_D/SW_IBUF[0]
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.946    disp_generator/BTN_D/CLK
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_D/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.478ns (27.633%)  route 3.870ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.870     5.347    disp_generator/BTN_D/SW_IBUF[0]
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.523     4.946    disp_generator/BTN_D/CLK
    SLICE_X9Y92          FDRE                                         r  disp_generator/BTN_D/counter_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_R/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.478ns (27.850%)  route 3.828ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.828     5.306    disp_generator/BTN_R/SW_IBUF[0]
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.528     4.951    disp_generator/BTN_R/CLK
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_R/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.478ns (27.850%)  route 3.828ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.828     5.306    disp_generator/BTN_R/SW_IBUF[0]
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.528     4.951    disp_generator/BTN_R/CLK
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_R/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.478ns (27.850%)  route 3.828ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.828     5.306    disp_generator/BTN_R/SW_IBUF[0]
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.528     4.951    disp_generator/BTN_R/CLK
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_R/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.478ns (27.850%)  route 3.828ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.828     5.306    disp_generator/BTN_R/SW_IBUF[0]
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.528     4.951    disp_generator/BTN_R/CLK
    SLICE_X11Y97         FDRE                                         r  disp_generator/BTN_R/counter_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_R/detected_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.478ns (27.850%)  route 3.828ns (72.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.828     5.306    disp_generator/BTN_R/SW_IBUF[0]
    SLICE_X10Y97         FDRE                                         r  disp_generator/BTN_R/detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.528     4.951    disp_generator/BTN_R/CLK
    SLICE_X10Y97         FDRE                                         r  disp_generator/BTN_R/detected_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_D/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.478ns (27.888%)  route 3.821ns (72.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         3.821     5.298    disp_generator/BTN_D/SW_IBUF[0]
    SLICE_X9Y93          FDRE                                         r  disp_generator/BTN_D/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.524     4.947    disp_generator/BTN_D/CLK
    SLICE_X9Y93          FDRE                                         r  disp_generator/BTN_D/counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_L/sync_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.320%)  route 0.538ns (68.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.538     0.784    disp_generator/BTN_L/SW_IBUF[0]
    SLICE_X1Y102         FDRE                                         r  disp_generator/BTN_L/sync_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/BTN_L/CLK
    SLICE_X1Y102         FDRE                                         r  disp_generator/BTN_L/sync_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/BTN_L/sync_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.320%)  route 0.538ns (68.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.538     0.784    disp_generator/BTN_L/SW_IBUF[0]
    SLICE_X1Y102         FDRE                                         r  disp_generator/BTN_L/sync_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/BTN_L/CLK
    SLICE_X1Y102         FDRE                                         r  disp_generator/BTN_L/sync_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/box_x_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.245ns (31.147%)  route 0.543ns (68.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.543     0.788    disp_generator/SW_IBUF[0]
    SLICE_X0Y102         FDCE                                         f  disp_generator/box_x_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X0Y102         FDCE                                         r  disp_generator/box_x_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/box_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.294%)  route 0.592ns (70.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.592     0.838    disp_generator/SW_IBUF[0]
    SLICE_X1Y103         FDCE                                         f  disp_generator/box_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.871     2.036    disp_generator/CLK
    SLICE_X1Y103         FDCE                                         r  disp_generator/box_x_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/bd_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.245ns (28.635%)  route 0.612ns (71.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.612     0.857    disp_generator/SW_IBUF[0]
    SLICE_X7Y102         FDCE                                         f  disp_generator/bd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.868     2.034    disp_generator/CLK
    SLICE_X7Y102         FDCE                                         r  disp_generator/bd_d_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/bl_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.245ns (28.189%)  route 0.625ns (71.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.625     0.871    disp_generator/SW_IBUF[0]
    SLICE_X3Y102         FDCE                                         f  disp_generator/bl_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X3Y102         FDCE                                         r  disp_generator/bl_d_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/box_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.245ns (28.189%)  route 0.625ns (71.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.625     0.871    disp_generator/SW_IBUF[0]
    SLICE_X2Y102         FDCE                                         f  disp_generator/box_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X2Y102         FDCE                                         r  disp_generator/box_x_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/box_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.245ns (28.189%)  route 0.625ns (71.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.625     0.871    disp_generator/SW_IBUF[0]
    SLICE_X2Y102         FDCE                                         f  disp_generator/box_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X2Y102         FDCE                                         r  disp_generator/box_x_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/box_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.245ns (28.189%)  route 0.625ns (71.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.625     0.871    disp_generator/SW_IBUF[0]
    SLICE_X2Y102         FDCE                                         f  disp_generator/box_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.872     2.037    disp_generator/CLK
    SLICE_X2Y102         FDCE                                         r  disp_generator/box_x_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            disp_generator/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.245ns (27.203%)  route 0.657ns (72.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=139, routed)         0.657     0.902    disp_generator/SW_IBUF[0]
    SLICE_X5Y100         FDCE                                         f  disp_generator/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.868     2.034    disp_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp_generator/refresh_counter_reg[0]/C





