

Implement a frequency divider that the input clock frequency of 100MHz signal with verilog, and the outputs are 3 clock frequencies: 50MHz, 10MHz, 1MHz. The datapath is shown in the picture.

Module name:  
    freq_div               
Input ports：
    input CLK_in,
	input RST
Output ports：
    output reg CLK_50,
    output reg CLK_10,
    output reg CLK_1