<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3700" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3700{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3700{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3700{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3700{left:334px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t5_3700{left:429px;bottom:1086px;letter-spacing:0.14px;word-spacing:0.02px;}
#t6_3700{left:69px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t7_3700{left:69px;bottom:878px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#t8_3700{left:69px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t9_3700{left:69px;bottom:837px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3700{left:69px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3700{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3700{left:69px;bottom:787px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#td_3700{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_3700{left:69px;bottom:744px;}
#tf_3700{left:95px;bottom:747px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_3700{left:95px;bottom:730px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#th_3700{left:95px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3700{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3700{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3700{left:69px;bottom:439px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tl_3700{left:69px;bottom:389px;letter-spacing:-0.09px;}
#tm_3700{left:155px;bottom:389px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tn_3700{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3700{left:69px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3700{left:69px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3700{left:69px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3700{left:69px;bottom:297px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3700{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tt_3700{left:69px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3700{left:69px;bottom:239px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tv_3700{left:69px;bottom:222px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_3700{left:75px;bottom:1048px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tx_3700{left:553px;bottom:1048px;letter-spacing:-0.15px;}
#ty_3700{left:75px;bottom:1025px;letter-spacing:-0.16px;}
#tz_3700{left:553px;bottom:1025px;letter-spacing:-0.18px;}
#t10_3700{left:75px;bottom:1002px;letter-spacing:-0.16px;}
#t11_3700{left:553px;bottom:1002px;letter-spacing:-0.18px;}
#t12_3700{left:75px;bottom:979px;letter-spacing:-0.16px;}
#t13_3700{left:553px;bottom:979px;letter-spacing:-0.18px;}
#t14_3700{left:75px;bottom:956px;letter-spacing:-0.08px;}
#t15_3700{left:553px;bottom:956px;letter-spacing:-0.08px;}
#t16_3700{left:75px;bottom:933px;letter-spacing:-0.17px;}
#t17_3700{left:553px;bottom:933px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t18_3700{left:251px;bottom:524px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_3700{left:352px;bottom:524px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1a_3700{left:465px;bottom:621px;letter-spacing:-0.02px;}
#t1b_3700{left:498px;bottom:621px;letter-spacing:-0.02px;}
#t1c_3700{left:779px;bottom:621px;}
#t1d_3700{left:139px;bottom:621px;letter-spacing:-0.18px;}
#t1e_3700{left:368px;bottom:648px;letter-spacing:-0.09px;}
#t1f_3700{left:336px;bottom:593px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t1g_3700{left:279px;bottom:566px;letter-spacing:-0.09px;}
#t1h_3700{left:580px;bottom:566px;letter-spacing:-0.09px;word-spacing:0.01px;}

.s1_3700{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3700{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3700{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3700{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3700{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3700{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3700{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3700{font-size:17px;font-family:Calibri_b6j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3700" type="text/css" >

@font-face {
	font-family: Calibri_b6j;
	src: url("fonts/Calibri_b6j.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3700Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3700" style="-webkit-user-select: none;"><object width="935" height="1210" data="3700/3700.svg" type="image/svg+xml" id="pdf3700" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3700" class="t s1_3700">18-68 </span><span id="t2_3700" class="t s1_3700">Vol. 3B </span>
<span id="t3_3700" class="t s2_3700">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3700" class="t s3_3700">Table 18-20. </span><span id="t5_3700" class="t s3_3700">MBA Delay Value MSRs </span>
<span id="t6_3700" class="t s4_3700">The definition for the MBA delay value MSRs is provided in Figure 17.39. The lower 16 bits are used for MBA delay </span>
<span id="t7_3700" class="t s4_3700">values, and values from zero to the maximum from the CPUID MBA_MAX-1 value are supported. Values outside this </span>
<span id="t8_3700" class="t s4_3700">range will generate #GP(0). </span>
<span id="t9_3700" class="t s4_3700">If linear input throttling values are indicated by CPUID.(EAX=10H, ECX=ResID=3):ECX[bit 2] then values from </span>
<span id="ta_3700" class="t s4_3700">zero through the MBA_MAX field from CPUID.(EAX=10H, ECX=ResID=3):EAX[11:0] are supported as inputs. In </span>
<span id="tb_3700" class="t s4_3700">the linear mode the input precision is defined as 100-(MBA_MAX). For instance, if the MBA_MAX value is 90, the </span>
<span id="tc_3700" class="t s4_3700">input precision is 10%. Values not an even multiple of the precision (e.g., 12%) will be rounded down (e.g., to 10% </span>
<span id="td_3700" class="t s4_3700">delay applied). </span>
<span id="te_3700" class="t s5_3700">• </span><span id="tf_3700" class="t s4_3700">If linear values are not supported (CPUID.(EAX=10H, ECX=ResID=3):ECX[bit 2] = 0) then input delay values </span>
<span id="tg_3700" class="t s4_3700">are powers-of-two from zero to the MBA_MAX value from CPUID. In this case any values not a power of two will </span>
<span id="th_3700" class="t s4_3700">be rounded down the next nearest power of two. </span>
<span id="ti_3700" class="t s4_3700">Note that the throttling values provided to software are calibrated through specific traffic patterns, however as </span>
<span id="tj_3700" class="t s4_3700">workload characteristics may vary the response precision and linearity of the delay values will vary across </span>
<span id="tk_3700" class="t s4_3700">products, and should be treated as approximate values only. </span>
<span id="tl_3700" class="t s6_3700">18.19.7.3 </span><span id="tm_3700" class="t s6_3700">Memory Bandwidth Allocation Usage Considerations </span>
<span id="tn_3700" class="t s4_3700">As the memory bandwidth control that MBA provides is indirect and approximate, using the feature with a closed- </span>
<span id="to_3700" class="t s4_3700">loop controller to also monitor memory bandwidth and how effectively the applications use the cache (via the </span>
<span id="tp_3700" class="t s4_3700">Cache Monitoring Technology feature) may provide additional value. This approach also allows administrators to </span>
<span id="tq_3700" class="t s4_3700">provide a band-width target or set-point which a controller could use to guide MBA throttling values applied, and </span>
<span id="tr_3700" class="t s4_3700">this allows bandwidth control independent of the execution characteristics of the application. </span>
<span id="ts_3700" class="t s4_3700">As control is provided per processor core (the max of the delay values of the per-thread CLOS applied to the core) </span>
<span id="tt_3700" class="t s4_3700">care should be taking in scheduling threads so as to not inadvertently place a high-priority thread (with zero </span>
<span id="tu_3700" class="t s4_3700">intended MBA throttling) next to a low-priority thread (with MBA throttling intended), which would lead to inadver- </span>
<span id="tv_3700" class="t s4_3700">tent throttling of the high-priority thread. </span>
<span id="tw_3700" class="t s7_3700">Delay Value MSR </span><span id="tx_3700" class="t s7_3700">Address </span>
<span id="ty_3700" class="t s4_3700">IA32_L2_QoS_Ext_BW_Thrtl_0 </span><span id="tz_3700" class="t s4_3700">D50H </span>
<span id="t10_3700" class="t s4_3700">IA32_L2_QoS_Ext_BW_Thrtl_1 </span><span id="t11_3700" class="t s4_3700">D51H </span>
<span id="t12_3700" class="t s4_3700">IA32_L2_QoS_Ext_BW_Thrtl_2 </span><span id="t13_3700" class="t s4_3700">D52H </span>
<span id="t14_3700" class="t s7_3700">.... </span><span id="t15_3700" class="t s7_3700">.... </span>
<span id="t16_3700" class="t s4_3700">IA32_L2_QoS_Ext_BW_Thrtl_'COS_MAX' </span><span id="t17_3700" class="t s4_3700">D50H + COS_MAX from CPUID.10H.3 </span>
<span id="t18_3700" class="t s3_3700">Figure 18-40. </span><span id="t19_3700" class="t s3_3700">IA32_L2_QoS_Ext_BW_Thrtl_n MSR Definition </span>
<span id="t1a_3700" class="t s8_3700">16 </span><span id="t1b_3700" class="t s8_3700">15 </span><span id="t1c_3700" class="t s8_3700">0 </span><span id="t1d_3700" class="t s8_3700">63 </span>
<span id="t1e_3700" class="t s8_3700">Base MSR Address = 0xD50 </span>
<span id="t1f_3700" class="t s8_3700">IA32_L2_QOS_Ext_BW_Thrtl_n MSR </span>
<span id="t1g_3700" class="t s8_3700">Reserved </span><span id="t1h_3700" class="t s8_3700">MBA Delay Value </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
