$date
	Tue May 20 20:48:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module acc_input $end
$var wire 1 ! acc_load_i $end
$var wire 1 " acc_valid_i $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % ACC_WIDTH $end
$var reg 16 & acc_data_out [15:0] $end
$var reg 16 ' acc_mem_counter [15:0] $end
$var reg 1 ( acc_valid_o $end
$scope begin $ivl_for_loop4 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 * i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop6 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$scope module acc_input $end
$var reg 16 , \acc_mem_reg[0] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 - \acc_data_in[0] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 . \acc_mem_reg[1] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 / \acc_data_in[1] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 0 \acc_mem_reg[2] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 1 \acc_data_in[2] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 2 \acc_mem_reg[3] [15:0] $end
$upscope $end
$scope module acc_input $end
$var reg 16 3 \acc_data_in[3] [15:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
$end
#0
$dumpvars
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b100 *
b100 )
0(
b0 '
b0 &
0$
1#
0"
0!
$end
#5000
0#
#10000
b1001 3
b101 1
b11 /
b1100 -
1!
b100 )
1#
#15000
0#
#20000
1"
b0 3
b0 1
b0 /
b0 -
0!
b1001 2
b101 0
b11 .
b1100 ,
b100 +
b100 )
1#
#25000
0#
#30000
1(
b1 '
b1100 &
b100 )
1#
#35000
0#
#40000
b10 '
b11 &
b100 )
1#
#45000
0#
#50000
b11 '
b101 &
b100 )
1#
#55000
0#
#60000
0"
b100 '
b1001 &
b100 )
1#
#65000
0#
#70000
b0 '
b0 &
0(
b100 )
1#
#75000
0#
#80000
b100 )
1#
#85000
0#
#90000
b100 )
1#
#95000
0#
#100000
b100 )
1#
#105000
0#
#110000
b11 -
1!
b100 )
1#
#115000
0#
#120000
b0 -
0!
b0 2
b0 0
b0 .
b11 ,
b100 +
b100 )
1#
#125000
0#
#130000
1"
b100 )
1#
#135000
0#
#140000
0"
1(
b1 '
b11 &
b100 )
1#
#145000
0#
#150000
b0 '
b0 &
0(
b100 )
1#
#155000
0#
#160000
b100 )
1#
#165000
0#
#170000
b100 )
1#
#175000
0#
#180000
b100 )
1#
#185000
0#
#190000
b100 )
1#
#195000
0#
#200000
b100 )
1#
#205000
0#
#210000
b100 )
1#
#215000
0#
#220000
b100 )
1#
#225000
0#
#230000
b100 )
1#
#235000
0#
#240000
b100 )
1#
#245000
0#
#250000
b100 )
1#
#255000
0#
#260000
b100 )
1#
#265000
0#
#270000
b100 )
1#
#275000
0#
#280000
b100 )
1#
#285000
0#
#290000
b100 )
1#
#295000
0#
#300000
b100 )
1#
#305000
0#
#310000
b100 )
1#
#315000
0#
#320000
b100 )
1#
#325000
0#
#330000
b100 )
1#
#335000
0#
#340000
b100 )
1#
#340001
