# âŒ¨ï¸ RISC-V SoC Tapeout Journey  

<div align="center">

![Static Badge](https://img.shields.io/badge/RISCV%20-%20SoC%20Tapeout-blue?style=for-the-badge)
![Static Badge](https://img.shields.io/badge/20%20-%20WEEKS-purple?style=for-the-badge)
![Static Badge](https://img.shields.io/badge/IIT_GANDHINAGAR%20-%20VSD%20-golden?style=for-the-badge)

</div>

---

## ğŸš€ About This Repository  
This is my **first GitHub repository** created as part of the **VSD SoC Tapeout Program (IIT Gandhinagar)**.  
Here, I will document my **week-by-week progress** â€” covering the journey from **RTL design to GDSII flow** in VLSI.  

The goal of this program (and this repo) is to:  
- Gain **hands-on experience** with RISC-V SoC design.  
- Learn the **end-to-end physical design flow** of an IC.  
- Contribute towards the vision of **Viksit Bharat** and the growth of the **Indian Semiconductor Industry**.  

---

## ğŸ“… Week 0 â€” Setup & Tool Installation  

| Task | Description | Status |
|------|-------------|--------|
| **Task 0** | ğŸ› ï¸ Installed essential tools: **Icarus Verilog (iverilog)**, **Yosys**, and **GTKWave** for simulation, synthesis, and waveform analysis. | âœ… Done |

---

## ğŸ“… Week 1 â€” RTL Design & Synthesis Fundamentals  

| Day | Focus Area | Description | Status |
|-----|------------|-------------|--------|
| **Day 1** | Verilog RTL Design & Synthesis | Learnt the basics of **Verilog RTL design**, performed **simulation with iverilog**, analyzed outputs on **GTKWave**, and synthesized using **Yosys**. | âœ… Done |
| **Day 2** | Timing Libraries & Coding Styles | Understood **timing libraries**, explored **hierarchical vs flat synthesis**, and studied different **flop coding styles** for efficient design. Hands-on practice using Yosys and GTKWave. | âœ… Done |
| **Day 3** | Combinational & Sequential Logic Design | Designed and simulated logic circuits (MUX, D-Flip Flop, etc.), synthesized them, and verified timing reports. Strengthened understanding of RTL to netlist flow. | âœ… Done |

---

## ğŸ“… Week 2 â€” (Upcoming)  
Will cover deeper insights into **timing analysis, constraints, and synthesis optimization**. ğŸš§  

---

## âœ¨ Closing Note  
This repository will serve as a **living document** of my Tapeout journey. Each task completed will be updated here with proper documentation, code, and outputs.  

*"The best way to learn VLSI is by doing it â€” one step at a time."*  
