<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_Filter2DKernel">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="coeffs" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="src" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="width" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="height" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="stride" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="dst" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_Filter2DKernel">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="coeffs" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="src" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="width" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="height" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="stride" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="dst" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_u55c_gen3x16_xdma_3_202210_1" xd:componentRef="xilinx_u55c_gen3x16_xdma_3_202210_1" xd:clockId="0"/>
  <cf:comp cf:name="Filter2DKernel_1" xd:componentRef="Filter2DKernel" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_Filter2DKernel_1" cf:blockName="hwblk_Filter2DKernel" cf:compName="Filter2DKernel_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="coeffs" cf:compPort="m_axi_gmem1" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="src" cf:compPort="m_axi_gmem0" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="width" cf:compPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="height" cf:compPort="s_axi_control" xd:register="0x30"/>
    <cf:portMap cf:blockPort="stride" cf:compPort="s_axi_control" xd:register="0x38"/>
    <cf:portMap cf:blockPort="dst" cf:compPort="m_axi_gmem1" cf:ctrlPort="s_axi_control" xd:register="0x40"/>
  </cf:instance>
  <cf:instance cf:name="swinst_Filter2DKernel_1" cf:blockName="swblk_Filter2DKernel" cf:compName="xilinx_u55c_gen3x16_xdma_3_202210_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="coeffs" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
    <cf:portMap cf:blockPort="src" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
    <cf:portMap cf:blockPort="width" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="height" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="stride" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="dst" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_u55c_gen3x16_xdma_3_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="coeffs" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="coeffs">
    <cf:dataMover cf:compName="Filter2DKernel_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="src" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="src">
    <cf:dataMover cf:compName="Filter2DKernel_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="width" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="width">
    <cf:dataMover cf:compName="xilinx_u55c_gen3x16_xdma_3_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="height" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="height">
    <cf:dataMover cf:compName="xilinx_u55c_gen3x16_xdma_3_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="stride" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="stride">
    <cf:dataMover cf:compName="xilinx_u55c_gen3x16_xdma_3_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_Filter2DKernel_1" cf:srcPort="dst" cf:dstInst="hwinst_Filter2DKernel_1" cf:dstPort="dst">
    <cf:dataMover cf:compName="Filter2DKernel_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
