{"files":[{"patch":"@@ -179,2 +179,2 @@\n-        \/\/ No multiply reduction instructions, and we emit scalar\n-        \/\/ instructions for 64\/128-bit vectors.\n+        \/\/ No vector multiply reduction instructions, but we do\n+        \/\/ emit scalar instructions for 64\/128-bit vectors.\n@@ -4602,1 +4602,1 @@\n-\/\/ ------------------------------ Vector mask loat\/store -----------------------\n+\/\/ ------------------------------ Vector mask load\/store -----------------------\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -169,2 +169,2 @@\n-        \/\/ No multiply reduction instructions, and we emit scalar\n-        \/\/ instructions for 64\/128-bit vectors.\n+        \/\/ No vector multiply reduction instructions, but we do\n+        \/\/ emit scalar instructions for 64\/128-bit vectors.\n@@ -1887,1 +1887,1 @@\n-define(`REDUCE_BITWIESE_OP_NEON', `\n+define(`REDUCE_BITWISE_OP_NEON', `\n@@ -1904,1 +1904,1 @@\n-define(`REDUCE_BITWIESE_OP_SVE', `\n+define(`REDUCE_BITWISE_OP_SVE', `\n@@ -1923,1 +1923,1 @@\n-define(`REDUCE_BITWIESE_OP_PREDICATE', `\n+define(`REDUCE_BITWISE_OP_PREDICATE', `\n@@ -1941,2 +1941,2 @@\n-REDUCE_BITWIESE_OP_NEON(and, I, iRegIorL2I, AndReductionV)\n-REDUCE_BITWIESE_OP_SVE(and, I, iRegIorL2I, AndReductionV)\n+REDUCE_BITWISE_OP_NEON(and, I, iRegIorL2I, AndReductionV)\n+REDUCE_BITWISE_OP_SVE(and, I, iRegIorL2I, AndReductionV)\n@@ -1945,2 +1945,2 @@\n-REDUCE_BITWIESE_OP_NEON(and, L, iRegL, AndReductionV)\n-REDUCE_BITWIESE_OP_SVE(and, L, iRegL, AndReductionV)\n+REDUCE_BITWISE_OP_NEON(and, L, iRegL, AndReductionV)\n+REDUCE_BITWISE_OP_SVE(and, L, iRegL, AndReductionV)\n@@ -1949,2 +1949,2 @@\n-REDUCE_BITWIESE_OP_PREDICATE(and, I, iRegIorL2I, AndReductionV)\n-REDUCE_BITWIESE_OP_PREDICATE(and, L, iRegL,      AndReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(and, I, iRegIorL2I, AndReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(and, L, iRegL,      AndReductionV)\n@@ -1955,2 +1955,2 @@\n-REDUCE_BITWIESE_OP_NEON(or, I, iRegIorL2I, OrReductionV)\n-REDUCE_BITWIESE_OP_SVE(or, I, iRegIorL2I, OrReductionV)\n+REDUCE_BITWISE_OP_NEON(or, I, iRegIorL2I, OrReductionV)\n+REDUCE_BITWISE_OP_SVE(or, I, iRegIorL2I, OrReductionV)\n@@ -1959,2 +1959,2 @@\n-REDUCE_BITWIESE_OP_NEON(or, L, iRegL, OrReductionV)\n-REDUCE_BITWIESE_OP_SVE(or, L, iRegL, OrReductionV)\n+REDUCE_BITWISE_OP_NEON(or, L, iRegL, OrReductionV)\n+REDUCE_BITWISE_OP_SVE(or, L, iRegL, OrReductionV)\n@@ -1963,2 +1963,2 @@\n-REDUCE_BITWIESE_OP_PREDICATE(or, I, iRegIorL2I, OrReductionV)\n-REDUCE_BITWIESE_OP_PREDICATE(or, L, iRegL,      OrReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(or, I, iRegIorL2I, OrReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(or, L, iRegL,      OrReductionV)\n@@ -1969,2 +1969,2 @@\n-REDUCE_BITWIESE_OP_NEON(xor, I, iRegIorL2I, XorReductionV)\n-REDUCE_BITWIESE_OP_SVE(xor, I, iRegIorL2I, XorReductionV)\n+REDUCE_BITWISE_OP_NEON(xor, I, iRegIorL2I, XorReductionV)\n+REDUCE_BITWISE_OP_SVE(xor, I, iRegIorL2I, XorReductionV)\n@@ -1973,2 +1973,2 @@\n-REDUCE_BITWIESE_OP_NEON(xor, L, iRegL, XorReductionV)\n-REDUCE_BITWIESE_OP_SVE(xor, L, iRegL, XorReductionV)\n+REDUCE_BITWISE_OP_NEON(xor, L, iRegL, XorReductionV)\n+REDUCE_BITWISE_OP_SVE(xor, L, iRegL, XorReductionV)\n@@ -1977,2 +1977,2 @@\n-REDUCE_BITWIESE_OP_PREDICATE(xor, I, iRegIorL2I, XorReductionV)\n-REDUCE_BITWIESE_OP_PREDICATE(xor, L, iRegL,      XorReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(xor, I, iRegIorL2I, XorReductionV)\n+REDUCE_BITWISE_OP_PREDICATE(xor, L, iRegL,      XorReductionV)\n@@ -3026,1 +3026,1 @@\n-\/\/ ------------------------------ Vector mask loat\/store -----------------------\n+\/\/ ------------------------------ Vector mask load\/store -----------------------\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":24,"deletions":24,"binary":false,"changes":48,"status":"modified"}]}