{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636372659175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636372659175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 08 08:57:39 2021 " "Processing started: Mon Nov 08 08:57:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636372659175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636372659175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636372659175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636372659788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636372659788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Structure " "Found design unit 1: CPU-Structure" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667701 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-Structure " "Found design unit 1: ripple_carry-Structure" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667727 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667733 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-Structure " "Found design unit 1: banco_registradores-Structure" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667742 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667749 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "INCREMENT.vhd " "Can't analyze file -- file INCREMENT.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1636372667752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UControle.vhd " "Can't analyze file -- file UControle.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1636372667754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-Behavior " "Found design unit 1: Memoria-Behavior" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Instrucao-Behavior " "Found design unit 1: Reg_Instrucao-Behavior" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Instrucao " "Found entity 1: Reg_Instrucao" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Behavior " "Found design unit 1: UC-Behavior" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667768 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636372667768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636372667768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC " "Elaborating entity \"UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636372667841 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset UnidadeDeControle.vhd(21) " "VHDL Process Statement warning at UnidadeDeControle.vhd(21): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1636372667874 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[0\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[0\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667876 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[0\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667876 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[1\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[1\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667876 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[1\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667876 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[2\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[2\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667876 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[2\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667876 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[3\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[3\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667876 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[3\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[4\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[4\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[4\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[5\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[5\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[5\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[6\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[6\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[6\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[7\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[7\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[7\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[8\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[8\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[8\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[8\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[9\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[9\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[9\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[9\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[10\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[10\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[10\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[10\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[11\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[11\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[11\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[11\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[12\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[12\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[12\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[12\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[13\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[13\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[13\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[13\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667877 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[14\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[14\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667877 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[14\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[14\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667878 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[15\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[15\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[15\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[15\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667878 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[16\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[16\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[16\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[16\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667878 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[17\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[17\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[17\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[17\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667878 "|UC"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state\[18\] UnidadeDeControle.vhd(24) " "Can't infer register for \"state\[18\]\" at UnidadeDeControle.vhd(24) because it does not hold its value outside the clock edge" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 24 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1636372667878 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[18\] UnidadeDeControle.vhd(19) " "Inferred latch for \"state\[18\]\" at UnidadeDeControle.vhd(19)" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636372667878 "|UC"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1636372667880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636372668096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 08 08:57:48 2021 " "Processing ended: Mon Nov 08 08:57:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636372668096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636372668096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636372668096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636372668096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 22 s 4 s " "Quartus Prime Flow was unsuccessful. 22 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636372669423 ""}
