# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test" "+UVM_VERBOSITY=DEBUG" -wlf wave/wave_test.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test.ucdb; run -all; quit -f; exit" 
# Start time: 18:33:12 on Feb 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'mem_addr'. The port definition is at: /home/denisa/Desktop/Git/3FoundersServer/New Switch Design Verification/../../cluster-5-switch-v-design/design/source/switch_top.v(19).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT File: /home/denisa/Desktop/Git/3FoundersServer/New Switch Design Verification/src/testbench.sv Line: 23
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO src/test/test.svh(53) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/test.svh(79) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/environment.svh(58) @ 0: uvm_test_top.env [env] ---> ENTER PHASE: --> BUILD <--
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO src/test/environment/environment.svh(86) @ 0: uvm_test_top.env [env] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_agent.svh(39) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(22) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(27) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(23) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(32) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_agent.svh(39) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(30) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(32) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_agent.svh(39) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(22) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(27) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(23) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(32) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO src/test/test.svh(83) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> START OF SIMULATION <--
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test                        -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @726 
#       an_port_control        uvm_analysis_imp_control    -     @765 
#       an_port_memory         uvm_analysis_imp_memory     -     @781 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @733 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @741 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @749 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @757 
#       an_port_reset          uvm_analysis_imp_reset      -     @773 
#     ctrl_agent               control_agent               -     @603 
#       control_agent_driver   control_driver              -     @928 
#         rsp_port             uvm_analysis_port           -     @943 
#         seq_item_port        uvm_seq_item_pull_port      -     @935 
#       control_agent_monitor  control_monitor             -     @951 
#         mon_an_port          uvm_analysis_port           -     @971 
#       control_agent_seqr     uvm_sequencer               -     @819 
#         rsp_export           uvm_analysis_export         -     @826 
#         seq_item_export      uvm_seq_item_pull_imp       -     @920 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @610 
#       memory_agent_driver    memory_driver               -     @1096
#         rsp_port             uvm_analysis_port           -     @1111
#         seq_item_port        uvm_seq_item_pull_port      -     @1103
#       memory_agent_monitor   memory_monitor              -     @1119
#         mon_an_port          uvm_analysis_port           -     @1143
#       memory_agent_seqr      uvm_sequencer               -     @987 
#         rsp_export           uvm_analysis_export         -     @994 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1088
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @556 
#       port_0_driver          port_driver                 -     @1324
#         rsp_port             uvm_analysis_port           -     @1339
#         seq_item_port        uvm_seq_item_pull_port      -     @1331
#       port_0_monitor         port_monitor                -     @1349
#         mon_an_port          uvm_analysis_port           -     @1366
#       port_0_seqr            port_sequencer              -     @1160
#         export_port          uvm_analysis_export         -     @1269
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1277
#           analysis_export    uvm_analysis_imp            -     @1316
#           get_ap             uvm_analysis_port           -     @1308
#           get_peek_export    uvm_get_peek_imp            -     @1292
#           put_ap             uvm_analysis_port           -     @1300
#           put_export         uvm_put_imp                 -     @1284
#         rsp_export           uvm_analysis_export         -     @1167
#         seq_item_export      uvm_seq_item_pull_imp       -     @1261
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @564 
#       port_1_driver          port_driver                 -     @1547
#         rsp_port             uvm_analysis_port           -     @1562
#         seq_item_port        uvm_seq_item_pull_port      -     @1554
#       port_1_monitor         port_monitor                -     @1572
#         mon_an_port          uvm_analysis_port           -     @1589
#       port_1_seqr            port_sequencer              -     @1383
#         export_port          uvm_analysis_export         -     @1492
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1500
#           analysis_export    uvm_analysis_imp            -     @1539
#           get_ap             uvm_analysis_port           -     @1531
#           get_peek_export    uvm_get_peek_imp            -     @1515
#           put_ap             uvm_analysis_port           -     @1523
#           put_export         uvm_put_imp                 -     @1507
#         rsp_export           uvm_analysis_export         -     @1390
#         seq_item_export      uvm_seq_item_pull_imp       -     @1484
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @572 
#       port_2_driver          port_driver                 -     @1770
#         rsp_port             uvm_analysis_port           -     @1785
#         seq_item_port        uvm_seq_item_pull_port      -     @1777
#       port_2_monitor         port_monitor                -     @1795
#         mon_an_port          uvm_analysis_port           -     @1812
#       port_2_seqr            port_sequencer              -     @1606
#         export_port          uvm_analysis_export         -     @1715
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1723
#           analysis_export    uvm_analysis_imp            -     @1762
#           get_ap             uvm_analysis_port           -     @1754
#           get_peek_export    uvm_get_peek_imp            -     @1738
#           put_ap             uvm_analysis_port           -     @1746
#           put_export         uvm_put_imp                 -     @1730
#         rsp_export           uvm_analysis_export         -     @1613
#         seq_item_export      uvm_seq_item_pull_imp       -     @1707
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @580 
#       port_3_driver          port_driver                 -     @1993
#         rsp_port             uvm_analysis_port           -     @2008
#         seq_item_port        uvm_seq_item_pull_port      -     @2000
#       port_3_monitor         port_monitor                -     @2018
#         mon_an_port          uvm_analysis_port           -     @2035
#       port_3_seqr            port_sequencer              -     @1829
#         export_port          uvm_analysis_export         -     @1938
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1946
#           analysis_export    uvm_analysis_imp            -     @1985
#           get_ap             uvm_analysis_port           -     @1977
#           get_peek_export    uvm_get_peek_imp            -     @1961
#           put_ap             uvm_analysis_port           -     @1969
#           put_export         uvm_put_imp                 -     @1953
#         rsp_export           uvm_analysis_export         -     @1836
#         seq_item_export      uvm_seq_item_pull_imp       -     @1930
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @596 
#       reset_agent_driver     reset_driver                -     @2160
#         rsp_port             uvm_analysis_port           -     @2175
#         seq_item_port        uvm_seq_item_pull_port      -     @2167
#       reset_agent_monitor    reset_monitor               -     @2183
#         mon_an_port          uvm_analysis_port           -     @2203
#       reset_agent_seqr       uvm_sequencer               -     @2051
#         rsp_export           uvm_analysis_export         -     @2058
#         seq_item_export      uvm_seq_item_pull_imp       -     @2152
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     virtual_sequencer        virtual_sequencer           -     @617 
#       rsp_export             uvm_analysis_export         -     @624 
#       seq_item_export        uvm_seq_item_pull_imp       -     @718 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/test.svh(85) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> START OF SIMULATION <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(36) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(36) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(31) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(45) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(33) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(40) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 5: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(41) @ 15: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 15: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.reset' (id=184) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(52) @ 15: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> CONFIGURE <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(75) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> CONFIGURE <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 85: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 85: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.configure' (id=220) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO src/test/test.svh(89) @ 85: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(47) @ 85: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(82) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(46) @ 85: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 105: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 115: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h0000008d  mem_addr: 'h1
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 125: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00005e00  mem_addr: 'h2
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 135: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h00660000  mem_addr: 'h3
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 145: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h66000000  mem_addr: 'h3
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h5e  SA: 'h5e  LENGTH: 'h5e PAYLOAD['h5e]: '{94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 185: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h5e  SA: 'h5e  LENGTH: 'h5e PAYLOAD['h5e]: '{94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94}
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 225: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 235: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 245: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h5e  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 265: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 275: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 285: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 295: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 305: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 315: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 325: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 335: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 345: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 355: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 365: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 365: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 375: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 375: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 385: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 385: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 395: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 395: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 405: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 405: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 415: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 415: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 425: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 425: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 435: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 435: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 445: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 445: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 455: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 455: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 465: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 465: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 475: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 475: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 485: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 485: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 495: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 495: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 505: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 505: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 515: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 515: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 525: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 525: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 535: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 535: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 545: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 545: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 555: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 555: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 565: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 565: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 575: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 575: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 585: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 585: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 595: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 595: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 605: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 605: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 615: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 615: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 625: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 625: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 635: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 635: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 645: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 645: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 655: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 655: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 665: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 665: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 675: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 675: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 685: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 685: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 695: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 695: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 705: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 705: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 715: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 715: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 725: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 725: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 735: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 735: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 745: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 745: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 755: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 755: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 765: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 765: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 775: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 775: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 785: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 785: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 795: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 795: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 805: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 805: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 815: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 815: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 825: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 825: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 835: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 835: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug2
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 845: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 845: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 855: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 855: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 865: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 865: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 875: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 875: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 885: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 885: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 895: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 895: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 905: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 905: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 915: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 915: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 925: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 925: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 935: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 935: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 945: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 945: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 955: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 955: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 965: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 965: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 975: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 975: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 985: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 985: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 995: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 995: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1005: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1005: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1015: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1015: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1025: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1025: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1035: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1035: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1045: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1045: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1055: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1055: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1065: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1065: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1075: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1075: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1085: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1085: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1095: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1095: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1105: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1115: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1125: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1135: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1145: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1155: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1165: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1175: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1185: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1195: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1205: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 1205: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h5e  SA: 'h5e  LENGTH: 'h5e PAYLOAD['h5e]: '{94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94}
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 1205: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd2: DA: 'h66  SA: 'h66  LENGTH: 'h66 PAYLOAD['h66]: '{102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 1205: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h66  SA: 'h66  LENGTH: 'h66 PAYLOAD['h66]: '{102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102}
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1215: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1225: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1245: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1245: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1255: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1265: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h66  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h66  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1285: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1295: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1305: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1315: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1325: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1325: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1365: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1375: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1385: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1395: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1405: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1405: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1405: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1415: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1415: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1415: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1425: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1425: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1425: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1435: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1435: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1435: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1445: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1445: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1445: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1455: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1455: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1455: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1465: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1465: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1465: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1475: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1475: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1475: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1485: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1485: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1485: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1495: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1495: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1495: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1505: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1505: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1505: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1515: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1515: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1515: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1525: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1525: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1525: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1535: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1535: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1535: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1545: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1545: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1545: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1555: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1555: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1565: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1565: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1565: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1575: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1575: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1575: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1585: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1585: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1585: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1595: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1595: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1595: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1605: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1605: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1605: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1615: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1615: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1615: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1625: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1625: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1625: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1635: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1635: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1635: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1645: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1645: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1645: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1655: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1655: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1655: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1665: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1665: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1665: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1675: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1675: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1675: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1685: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1685: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1685: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1695: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1695: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1695: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1705: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1705: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1705: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1715: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1715: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1715: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1725: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1725: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1725: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1735: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1735: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1735: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1745: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1745: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1745: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1755: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1755: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1755: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1765: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1765: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1765: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1775: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1775: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1775: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1785: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1785: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1785: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1795: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1795: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1795: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1805: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1805: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1805: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1815: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1815: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1815: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1825: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1825: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1825: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1835: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1835: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1835: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1845: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1845: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1845: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1855: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1855: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1855: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug2
# Debug1
# Debug2
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1865: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1865: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1865: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1875: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1875: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1875: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1885: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1885: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1885: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1895: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1895: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1895: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1905: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1905: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1905: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1915: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1915: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1915: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1925: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1925: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1925: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1935: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1935: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1935: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1945: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1945: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1945: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1955: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1955: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1955: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1965: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1965: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1965: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1975: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1975: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1975: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1985: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1985: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1985: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1995: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1995: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1995: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2005: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2005: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2005: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2015: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2015: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2015: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2025: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2025: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2025: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2035: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2035: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2035: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2045: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2045: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2045: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2055: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2055: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2055: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2065: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2065: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2065: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2075: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2075: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2075: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2085: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2085: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2085: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2095: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2095: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2095: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2105: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2105: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2115: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2115: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2125: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2125: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2135: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2135: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2145: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2145: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2155: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2155: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2165: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2165: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2175: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2175: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2175: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2185: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2185: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2185: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2195: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2195: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2205: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2205: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2215: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2215: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2225: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2225: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2235: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2235: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2245: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2245: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2255: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2265: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2275: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 2275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2285: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2295: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2305: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2315: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 2315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h66  SA: 'h66  LENGTH: 'h66 PAYLOAD['h66]: '{102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/test.svh(99) @ 2315: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 2315: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.main' (id=256) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 2315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 2315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# UVM_INFO src/test/environment/coverage/coverage.svh(129) @ 2315: uvm_test_top.env.cov [cov] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 2315: uvm_test_top.env.cov [cov] Ports coverage   = 67.86%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 2315: uvm_test_top.env.cov [cov] Memory coverage  = 68.75%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 2315: uvm_test_top.env.cov [cov] Control coverage = 59.52%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 2315: uvm_test_top.env.cov [cov] Data coverage    = 9.78%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 2315: uvm_test_top.env.cov [cov] Event coverage   = 37.70%
# UVM_INFO src/test/environment/coverage/coverage.svh(135) @ 2315: uvm_test_top.env.cov [cov] <--- EXIT PHASE: --> REPORT <--
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  775
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH/TRC/EXE/ALLDROP]     3
# [PHASESEQ]   104
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]     9
# [control_agent_monitor]   208
# [cov]     7
# [ctrl_agent]     4
# [ctrl_seq]     4
# [env]     2
# [mem_agent]     4
# [memory_agent_driver]     7
# [memory_agent_monitor]    15
# [port_0_agent]     4
# [port_0_driver]     5
# [port_0_monitor]   111
# [port_1_agent]     4
# [port_1_driver]     5
# [port_1_monitor]   113
# [port_2_agent]     4
# [port_2_driver]     5
# [port_2_monitor]   104
# [port_3_agent]     4
# [port_3_driver]     5
# [port_3_monitor]     4
# [reset_agent_driver]     5
# [reset_agent_monitor]     6
# [rst_agent]     4
# [uvm_test_top]     6
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2315 ns  Iteration: 110  Instance: /testbench
# Saving coverage database on exit...
# End time: 18:33:15 on Feb 26,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
