{"vcs1":{"timestamp_begin":1682021065.315049289, "rt":0.37, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1682021065.750283694, "rt":0.45, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1682021066.257780665, "rt":0.22, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682021064.917859414}
{"VCS_COMP_START_TIME": 1682021064.917859414}
{"VCS_COMP_END_TIME": 1682021066.544521131}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv chip.sv I2C.sv"}
{"vcs1": {"peak_mem": 337096}}
{"stitch_vcselab": {"peak_mem": 222604}}
