

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Sun Sep 18 03:44:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       57|     9465|  0.190 us|  31.547 us|   57|  9465|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L2_out_boundary_x0_loop_1         |       56|     9464|  14 ~ 2366|          -|          -|     4|        no|
        | + D_drain_IO_L2_out_boundary_x0_loop_2        |       12|     2364|    2 ~ 394|          -|          -|     6|        no|
        |  ++ D_drain_IO_L2_out_boundary_x0_loop_4      |      392|      392|         98|          -|          -|     4|        no|
        |   +++ D_drain_IO_L2_out_boundary_x0_loop_5    |       96|       96|          6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L2_out_boundary_x0_loop_6  |        4|        4|          2|          -|          -|     2|        no|
        +-----------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      122|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|       41|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       41|      237|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_399_fu_153_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_400_fu_185_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_401_fu_197_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_402_fu_209_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_141_p2       |         +|   0|  0|  10|           3|           1|
    |add_i_i56_cast_fu_173_p2  |         -|   0|  0|  13|           6|           6|
    |icmp_ln886_fu_179_p2      |      icmp|   0|  0|  10|           6|           3|
    |icmp_ln890_448_fu_159_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_449_fu_191_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_450_fu_203_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_451_fu_215_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_147_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state7           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 122|          46|          36|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  43|          8|    1|          8|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_86                                     |   9|          2|    3|          6|
    |c1_V_reg_97                                     |   9|          2|    3|          6|
    |c4_V_reg_108                                    |   9|          2|    3|          6|
    |c5_V_reg_119                                    |   9|          2|    5|         10|
    |c6_V_reg_130                                    |   9|          2|    2|          4|
    |fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_7_x0212_blk_n    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 115|         24|   20|         46|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln691_399_reg_229  |  3|   0|    3|          0|
    |add_ln691_400_reg_241  |  3|   0|    3|          0|
    |add_ln691_401_reg_249  |  5|   0|    5|          0|
    |add_ln691_402_reg_257  |  2|   0|    2|          0|
    |add_ln691_reg_221      |  3|   0|    3|          0|
    |ap_CS_fsm              |  7|   0|    7|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |c0_V_reg_86            |  3|   0|    3|          0|
    |c1_V_reg_97            |  3|   0|    3|          0|
    |c4_V_reg_108           |  3|   0|    3|          0|
    |c5_V_reg_119           |  5|   0|    5|          0|
    |c6_V_reg_130           |  2|   0|    2|          0|
    |icmp_ln886_reg_237     |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 41|   0|   41|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_din        |  out|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_full_n     |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_write      |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln12169 = br void" [./dut.cpp:12169]   --->   Operation 12 'br' 'br_ln12169' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 13 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 14 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 15 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln12169 = br i1 %icmp_ln890, void %.split8, void" [./dut.cpp:12169]   --->   Operation 17 'br' 'br_ln12169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln12169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1627" [./dut.cpp:12169]   --->   Operation 18 'specloopname' 'specloopname_ln12169' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln12170 = br void" [./dut.cpp:12170]   --->   Operation 19 'br' 'br_ln12170' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln12198 = ret" [./dut.cpp:12198]   --->   Operation 20 'ret' 'ret_ln12198' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_399, void %.loopexit, i3 0, void %.split8"   --->   Operation 21 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln691_399 = add i3 %c1_V, i3 1"   --->   Operation 22 'add' 'add_ln691_399' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln890_448 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 23 'icmp' 'icmp_ln890_448' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12170 = br i1 %icmp_ln890_448, void %.split6, void" [./dut.cpp:12170]   --->   Operation 25 'br' 'br_ln12170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln12170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_894" [./dut.cpp:12170]   --->   Operation 26 'specloopname' 'specloopname_ln12170' <Predicate = (!icmp_ln890_448)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 27 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_448)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%add_i_i56_cast = sub i6 41, i6 %p_shl"   --->   Operation 28 'sub' 'add_i_i56_cast' <Predicate = (!icmp_ln890_448)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i56_cast, i6 7"   --->   Operation 29 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890_448)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln12175 = br i1 %icmp_ln886, void %.preheader.preheader, void %.loopexit" [./dut.cpp:12175]   --->   Operation 30 'br' 'br_ln12175' <Predicate = (!icmp_ln890_448)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 31 'br' 'br_ln890' <Predicate = (!icmp_ln890_448 & !icmp_ln886)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln890_448)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.57>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_400, void, i3 0, void %.preheader.preheader"   --->   Operation 33 'phi' 'c4_V' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln691_400 = add i3 %c4_V, i3 1"   --->   Operation 34 'add' 'add_ln691_400' <Predicate = (!icmp_ln886)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln890_449 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 35 'icmp' 'icmp_ln890_449' <Predicate = (!icmp_ln886)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln12179 = br i1 %icmp_ln890_449, void %.split4, void %.loopexit.loopexit" [./dut.cpp:12179]   --->   Operation 37 'br' 'br_ln12179' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln12179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1305" [./dut.cpp:12179]   --->   Operation 38 'specloopname' 'specloopname_ln12179' <Predicate = (!icmp_ln886 & !icmp_ln890_449)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln12181 = br void" [./dut.cpp:12181]   --->   Operation 39 'br' 'br_ln12181' <Predicate = (!icmp_ln886 & !icmp_ln890_449)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_449)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_449) | (icmp_ln886)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_401, void, i5 0, void %.split4"   --->   Operation 42 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_401 = add i5 %c5_V, i5 1"   --->   Operation 43 'add' 'add_ln691_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_450 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_450' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln12181 = br i1 %icmp_ln890_450, void %.split2, void" [./dut.cpp:12181]   --->   Operation 46 'br' 'br_ln12181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln12181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1203" [./dut.cpp:12181]   --->   Operation 47 'specloopname' 'specloopname_ln12181' <Predicate = (!icmp_ln890_450)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln12183 = br void" [./dut.cpp:12183]   --->   Operation 48 'br' 'br_ln12183' <Predicate = (!icmp_ln890_450)> <Delay = 0.38>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_450)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.43>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_402, void %.split, i2 0, void %.split2"   --->   Operation 50 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.43ns)   --->   "%add_ln691_402 = add i2 %c6_V, i2 1"   --->   Operation 51 'add' 'add_ln691_402' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln890_451 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln890_451' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12183 = br i1 %icmp_ln890_451, void %.split, void" [./dut.cpp:12183]   --->   Operation 54 'br' 'br_ln12183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln890_451)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1059" [./dut.cpp:12183]   --->   Operation 56 'specloopname' 'specloopname_ln12183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 58 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_7_x0212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_0_x0201]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln12169            (br               ) [ 01111111]
c0_V                  (phi              ) [ 00100000]
add_ln691             (add              ) [ 01111111]
icmp_ln890            (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln12169            (br               ) [ 00000000]
specloopname_ln12169  (specloopname     ) [ 00000000]
br_ln12170            (br               ) [ 00111111]
ret_ln12198           (ret              ) [ 00000000]
c1_V                  (phi              ) [ 00010000]
add_ln691_399         (add              ) [ 00111111]
icmp_ln890_448        (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln12170            (br               ) [ 00000000]
specloopname_ln12170  (specloopname     ) [ 00000000]
p_shl                 (bitconcatenate   ) [ 00000000]
add_i_i56_cast        (sub              ) [ 00000000]
icmp_ln886            (icmp             ) [ 00111111]
br_ln12175            (br               ) [ 00000000]
br_ln890              (br               ) [ 00111111]
br_ln0                (br               ) [ 01111111]
c4_V                  (phi              ) [ 00001000]
add_ln691_400         (add              ) [ 00111111]
icmp_ln890_449        (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln12179            (br               ) [ 00000000]
specloopname_ln12179  (specloopname     ) [ 00000000]
br_ln12181            (br               ) [ 00111111]
br_ln0                (br               ) [ 00000000]
br_ln0                (br               ) [ 00111111]
c5_V                  (phi              ) [ 00000100]
add_ln691_401         (add              ) [ 00111111]
icmp_ln890_450        (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln12181            (br               ) [ 00000000]
specloopname_ln12181  (specloopname     ) [ 00000000]
br_ln12183            (br               ) [ 00111111]
br_ln0                (br               ) [ 00111111]
c6_V                  (phi              ) [ 00000010]
add_ln691_402         (add              ) [ 00111111]
icmp_ln890_451        (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln12183            (br               ) [ 00000000]
br_ln0                (br               ) [ 00111111]
specloopname_ln12183  (specloopname     ) [ 00000000]
tmp                   (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_7_x0212">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_7_x0212"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_0_x0201">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_0_x0201"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_708"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1340"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1627"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_894"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1305"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1203"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1059"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln174_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="0" index="2" bw="128" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c0_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c0_V_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="c1_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="c1_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="c4_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="c4_V_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="c5_V_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="c5_V_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="c6_V_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="c6_V_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln691_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln890_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln691_399_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_399/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln890_448_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_448/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_shl_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_i_i56_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i56_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln886_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln691_400_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_400/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln890_449_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_449/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln691_401_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_401/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln890_450_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_450/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln691_402_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_402/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln890_451_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_451/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="add_ln691_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_ln691_399_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_399 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln886_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln691_400_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_400 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln691_401_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_401 "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln691_402_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_402 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="68" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="90" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="90" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="101" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="101" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="101" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="112" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="112" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="123" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="123" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="134" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="134" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="141" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="232"><net_src comp="153" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="240"><net_src comp="179" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="185" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="252"><net_src comp="197" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="260"><net_src comp="209" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_7_x0212 | {7 }
 - Input state : 
	Port: D_drain_IO_L2_out_boundary_x0 : fifo_D_drain_D_drain_IO_L1_out_7_0_x0201 | {7 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln12169 : 2
	State 3
		add_ln691_399 : 1
		icmp_ln890_448 : 1
		br_ln12170 : 2
		p_shl : 1
		add_i_i56_cast : 2
		icmp_ln886 : 3
		br_ln12175 : 4
	State 4
		add_ln691_400 : 1
		icmp_ln890_449 : 1
		br_ln12179 : 2
	State 5
		add_ln691_401 : 1
		icmp_ln890_450 : 1
		br_ln12181 : 2
	State 6
		add_ln691_402 : 1
		icmp_ln890_451 : 1
		br_ln12183 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_141    |    0    |    10   |
|          |   add_ln691_399_fu_153  |    0    |    10   |
|    add   |   add_ln691_400_fu_185  |    0    |    10   |
|          |   add_ln691_401_fu_197  |    0    |    12   |
|          |   add_ln691_402_fu_209  |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_147    |    0    |    8    |
|          |  icmp_ln890_448_fu_159  |    0    |    8    |
|   icmp   |    icmp_ln886_fu_179    |    0    |    10   |
|          |  icmp_ln890_449_fu_191  |    0    |    8    |
|          |  icmp_ln890_450_fu_203  |    0    |    9    |
|          |  icmp_ln890_451_fu_215  |    0    |    8    |
|----------|-------------------------|---------|---------|
|    sub   |  add_i_i56_cast_fu_173  |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_72     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_165      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   115   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln691_399_reg_229|    3   |
|add_ln691_400_reg_241|    3   |
|add_ln691_401_reg_249|    5   |
|add_ln691_402_reg_257|    2   |
|  add_ln691_reg_221  |    3   |
|     c0_V_reg_86     |    3   |
|     c1_V_reg_97     |    3   |
|     c4_V_reg_108    |    3   |
|     c5_V_reg_119    |    5   |
|     c6_V_reg_130    |    2   |
|  icmp_ln886_reg_237 |    1   |
+---------------------+--------+
|        Total        |   33   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   115  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   33   |   115  |
+-----------+--------+--------+
