# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {uart_byte_tx_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.uart_byte_tx_tb xil_defaultlib.glbl 
# Start time: 11:28:07 on Sep 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_byte_tx_tb(fast)
# Loading work.uart_byte_tx(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
# ** Note: $stop    : ../../../../uart_tx.srcs/sim_1/new/uart_byte_tx_tb.v(78)
#    Time: 384780 ns  Iteration: 0  Instance: /uart_byte_tx_tb
# Break in Module uart_byte_tx_tb at ../../../../uart_tx.srcs/sim_1/new/uart_byte_tx_tb.v line 78
# End time: 15:48:33 on Sep 12,2024, Elapsed time: 4:20:26
# Errors: 0, Warnings: 0
