

================================================================
== Vivado HLS Report for 'transparent_crc'
================================================================
* Date:           Tue Jan  2 17:13:53 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fuzzHLS_syn
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.809|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind" [/home/jackie/csmith/include/csmith.h:110]   --->   Operation 10 'read' 'val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %val_read to i8" [/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 11 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc32_context_load = load i32* @crc32_context, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 12 'load' 'crc32_context_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %crc32_context_load to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 13 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %crc32_context_load, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%xor_ln72 = xor i8 %trunc_ln72, %trunc_ln99" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 15 'xor' 'xor_ln72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %xor_ln72 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 16 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc32_tab_addr = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 17 'getelementptr' 'crc32_tab_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%crc32_tab_load = load i32* %crc32_tab_addr, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 18 'load' 'crc32_tab_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %val_read, i32 31)" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%crc32_tab_load = load i32* %crc32_tab_addr, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 20 'load' 'crc32_tab_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%trunc_ln72_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %crc32_context_load, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 21 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%trunc_ln72_2 = trunc i32 %crc32_tab_load to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 22 'trunc' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%xor_ln100 = xor i8 %trunc_ln72_2, %trunc_ln72_1" [/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 23 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%b_assign_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 24 'partselect' 'b_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_2 = xor i8 %xor_ln100, %b_assign_1" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 25 'xor' 'xor_ln72_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i8 %xor_ln72_2 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 26 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crc32_tab_addr_1 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_1" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 27 'getelementptr' 'crc32_tab_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.23ns)   --->   "%crc32_tab_load_1 = load i32* %crc32_tab_addr_1, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 28 'load' 'crc32_tab_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.80>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i24 %lshr_ln to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 29 'zext' 'zext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.35ns)   --->   "%xor_ln72_1 = xor i32 %crc32_tab_load, %zext_ln72_8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 30 'xor' 'xor_ln72_1' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln72_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_1, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 31 'partselect' 'lshr_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.23ns)   --->   "%crc32_tab_load_1 = load i32* %crc32_tab_addr_1, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 32 'load' 'crc32_tab_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%trunc_ln72_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_1, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 33 'partselect' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%trunc_ln72_4 = trunc i32 %crc32_tab_load_1 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 34 'trunc' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%xor_ln101 = xor i8 %trunc_ln72_4, %trunc_ln72_3" [/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 35 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%b_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 16, i32 23)" [/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 36 'partselect' 'b_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_4 = xor i8 %xor_ln101, %b_assign_2" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 37 'xor' 'xor_ln72_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i8 %xor_ln72_4 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 38 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%crc32_tab_addr_2 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_2" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 39 'getelementptr' 'crc32_tab_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.23ns)   --->   "%crc32_tab_load_2 = load i32* %crc32_tab_addr_2, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 40 'load' 'crc32_tab_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.80>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i24 %lshr_ln72_1 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 41 'zext' 'zext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.35ns)   --->   "%xor_ln72_3 = xor i32 %crc32_tab_load_1, %zext_ln72_9" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 42 'xor' 'xor_ln72_3' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln72_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_3, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 43 'partselect' 'lshr_ln72_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (1.23ns)   --->   "%crc32_tab_load_2 = load i32* %crc32_tab_addr_2, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 44 'load' 'crc32_tab_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%trunc_ln72_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_3, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 45 'partselect' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%trunc_ln72_6 = trunc i32 %crc32_tab_load_2 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 46 'trunc' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%xor_ln102 = xor i8 %trunc_ln72_6, %trunc_ln72_5" [/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 47 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%b_assign_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 24, i32 31)" [/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 48 'partselect' 'b_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_6 = xor i8 %xor_ln102, %b_assign_3" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 49 'xor' 'xor_ln72_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %xor_ln72_6 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 50 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%crc32_tab_addr_3 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_3" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 51 'getelementptr' 'crc32_tab_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.23ns)   --->   "%crc32_tab_load_3 = load i32* %crc32_tab_addr_3, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 52 'load' 'crc32_tab_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i24 %lshr_ln72_2 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 53 'zext' 'zext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.35ns)   --->   "%xor_ln72_5 = xor i32 %crc32_tab_load_2, %zext_ln72_10" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 54 'xor' 'xor_ln72_5' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln72_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_5, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 55 'partselect' 'lshr_ln72_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (1.23ns)   --->   "%crc32_tab_load_3 = load i32* %crc32_tab_addr_3, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 56 'load' 'crc32_tab_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%trunc_ln72_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_5, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 57 'partselect' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%trunc_ln72_8 = trunc i32 %crc32_tab_load_3 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 58 'trunc' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%xor_ln103 = xor i8 %trunc_ln72_8, %trunc_ln72_7" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 59 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.17ns)   --->   "%select_ln103 = select i1 %tmp, i8 -1, i8 0" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 60 'select' 'select_ln103' <Predicate = true> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_8 = xor i8 %xor_ln103, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 61 'xor' 'xor_ln72_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i8 %xor_ln72_8 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 62 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%crc32_tab_addr_4 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 63 'getelementptr' 'crc32_tab_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.23ns)   --->   "%crc32_tab_load_4 = load i32* %crc32_tab_addr_4, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 64 'load' 'crc32_tab_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 2.80>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i24 %lshr_ln72_3 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 65 'zext' 'zext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.35ns)   --->   "%xor_ln72_7 = xor i32 %crc32_tab_load_3, %zext_ln72_11" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 66 'xor' 'xor_ln72_7' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln72_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_7, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 67 'partselect' 'lshr_ln72_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/2] (1.23ns)   --->   "%crc32_tab_load_4 = load i32* %crc32_tab_addr_4, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 68 'load' 'crc32_tab_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%trunc_ln72_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_7, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 69 'partselect' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%trunc_ln72_11 = trunc i32 %crc32_tab_load_4 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 70 'trunc' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%xor_ln104 = xor i8 %trunc_ln72_11, %trunc_ln72_9" [/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 71 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_10 = xor i8 %xor_ln104, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 72 'xor' 'xor_ln72_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i8 %xor_ln72_10 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 73 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%crc32_tab_addr_5 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_5" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 74 'getelementptr' 'crc32_tab_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.23ns)   --->   "%crc32_tab_load_5 = load i32* %crc32_tab_addr_5, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 75 'load' 'crc32_tab_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.80>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln72_12 = zext i24 %lshr_ln72_4 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 76 'zext' 'zext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.35ns)   --->   "%xor_ln72_9 = xor i32 %crc32_tab_load_4, %zext_ln72_12" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 77 'xor' 'xor_ln72_9' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln72_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_9, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 78 'partselect' 'lshr_ln72_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.23ns)   --->   "%crc32_tab_load_5 = load i32* %crc32_tab_addr_5, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 79 'load' 'crc32_tab_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%trunc_ln72_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_9, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 80 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%trunc_ln72_13 = trunc i32 %crc32_tab_load_5 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 81 'trunc' 'trunc_ln72_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%xor_ln105 = xor i8 %trunc_ln72_13, %trunc_ln72_s" [/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 82 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_12 = xor i8 %xor_ln105, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 83 'xor' 'xor_ln72_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i8 %xor_ln72_12 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 84 'zext' 'zext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%crc32_tab_addr_6 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_6" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 85 'getelementptr' 'crc32_tab_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [2/2] (1.23ns)   --->   "%crc32_tab_load_6 = load i32* %crc32_tab_addr_6, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 86 'load' 'crc32_tab_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 2.80>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i24 %lshr_ln72_5 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 87 'zext' 'zext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln72_11 = xor i32 %crc32_tab_load_5, %zext_ln72_13" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 88 'xor' 'xor_ln72_11' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/2] (1.23ns)   --->   "%crc32_tab_load_6 = load i32* %crc32_tab_addr_6, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 89 'load' 'crc32_tab_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%trunc_ln72_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_11, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 90 'partselect' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%trunc_ln72_14 = trunc i32 %crc32_tab_load_6 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 91 'trunc' 'trunc_ln72_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%xor_ln106 = xor i8 %trunc_ln72_14, %trunc_ln72_10" [/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 92 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_14 = xor i8 %xor_ln106, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 93 'xor' 'xor_ln72_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i8 %xor_ln72_14 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 94 'zext' 'zext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%crc32_tab_addr_7 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_7" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 95 'getelementptr' 'crc32_tab_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.23ns)   --->   "%crc32_tab_load_7 = load i32* %crc32_tab_addr_7, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 96 'load' 'crc32_tab_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%lshr_ln72_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_11, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 97 'partselect' 'lshr_ln72_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%zext_ln72_14 = zext i24 %lshr_ln72_6 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 98 'zext' 'zext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%xor_ln72_13 = xor i32 %crc32_tab_load_6, %zext_ln72_14" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 99 'xor' 'xor_ln72_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%lshr_ln72_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_13, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 100 'partselect' 'lshr_ln72_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%zext_ln72_15 = zext i24 %lshr_ln72_7 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 101 'zext' 'zext_ln72_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/2] (1.23ns)   --->   "%crc32_tab_load_7 = load i32* %crc32_tab_addr_7, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 102 'load' 'crc32_tab_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 103 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln72_15 = xor i32 %crc32_tab_load_7, %zext_ln72_15" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 103 'xor' 'xor_ln72_15' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %xor_ln72_15, i32* @crc32_context, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [/home/jackie/csmith/include/csmith.h:116]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	wire read on port 'val_r' (/home/jackie/csmith/include/csmith.h:110) [4]  (0 ns)
	'xor' operation ('xor_ln72', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112) [10]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112) [12]  (0 ns)
	'load' operation ('crc32_tab_load', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [13]  (1.24 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [13]  (1.24 ns)
	'xor' operation ('xor_ln100', /home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112) [17]  (0 ns)
	'xor' operation ('xor_ln72_2', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112) [21]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_1', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112) [23]  (0 ns)
	'load' operation ('crc32_tab_load_1', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [24]  (1.24 ns)

 <State 3>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_1', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [24]  (1.24 ns)
	'xor' operation ('xor_ln101', /home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112) [28]  (0 ns)
	'xor' operation ('xor_ln72_4', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112) [32]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_2', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112) [34]  (0 ns)
	'load' operation ('crc32_tab_load_2', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [35]  (1.24 ns)

 <State 4>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_2', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [35]  (1.24 ns)
	'xor' operation ('xor_ln102', /home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112) [39]  (0 ns)
	'xor' operation ('xor_ln72_6', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112) [43]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_3', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112) [45]  (0 ns)
	'load' operation ('crc32_tab_load_3', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [46]  (1.24 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_3', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [46]  (1.24 ns)
	'xor' operation ('xor_ln103', /home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112) [50]  (0 ns)
	'xor' operation ('xor_ln72_8', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112) [55]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_4', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112) [57]  (0 ns)
	'load' operation ('crc32_tab_load_4', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [58]  (1.24 ns)

 <State 6>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_4', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [58]  (1.24 ns)
	'xor' operation ('xor_ln104', /home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112) [62]  (0 ns)
	'xor' operation ('xor_ln72_10', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112) [65]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_5', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112) [67]  (0 ns)
	'load' operation ('crc32_tab_load_5', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [68]  (1.24 ns)

 <State 7>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_5', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [68]  (1.24 ns)
	'xor' operation ('xor_ln105', /home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112) [72]  (0 ns)
	'xor' operation ('xor_ln72_12', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112) [75]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_6', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112) [77]  (0 ns)
	'load' operation ('crc32_tab_load_6', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [78]  (1.24 ns)

 <State 8>: 2.81ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_6', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [78]  (1.24 ns)
	'xor' operation ('xor_ln106', /home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) [82]  (0 ns)
	'xor' operation ('xor_ln72_14', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) [85]  (0.335 ns)
	'getelementptr' operation ('crc32_tab_addr_7', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) [87]  (0 ns)
	'load' operation ('crc32_tab_load_7', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [88]  (1.24 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	'load' operation ('crc32_tab_load_7', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) on array 'crc32_tab' [88]  (1.24 ns)
	'xor' operation ('xor_ln72_15', /home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112) [89]  (0.351 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
