<profile>

<section name = "Vitis HLS Report for 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'" level="0">
<item name = "Date">Mon Apr 28 18:53:28 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">30.00 ns, 15.647 ns, 8.10 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3601, 49501, 0.108 ms, 1.485 ms, 3601, 49501, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176">compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s, 2, 53, 60.000 ns, 1.590 us, 2, 53, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">3600, 49500, 4 ~ 55, -, -, 900, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 4, 1710, 2405, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 53, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 4, 4, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176">compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s, 1, 4, 1710, 2405, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln51_fu_324_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln51_fu_318_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_166">9, 2, 10, 20</column>
<column name="layer4_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_166">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln57_8_reg_366">6, 0, 6, 0</column>
<column name="trunc_ln57_reg_361">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_ufixed,2u&gt;,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="layer4_out_dout">in, 12, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_empty_n">in, 1, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_read">out, 1, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_num_data_valid">in, 11, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_fifo_cap">in, 11, ap_fifo, layer4_out, pointer</column>
<column name="layer5_out_din">out, 76, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_full_n">in, 1, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_write">out, 1, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_num_data_valid">in, 9, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_fifo_cap">in, 9, ap_fifo, layer5_out, pointer</column>
</table>
</item>
</section>
</profile>
