package DebugMachine

import Chisel._
import Designs._
import TutorialExamples._
import daisy._
import mini.Core
import mini.Tile

object DebugMachine {
  def main(args: Array[String]) {
    val (chiselArgs, testArgs) = args.tail partition (_.head != '+')
    val res = args(0) match {
      /*
      case "RiscSRAM" =>
        chiselMainTest(chiselArgs, () => Module(new RiscSRAM))(
          c => new RiscSRAMTests(c))
      */
      case "RiscSRAMShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new RiscSRAM))(
          c => new RiscSRAMDaisyTests(c))
      case "RiscShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new Risc))(
          c => new RiscDaisyTests(c))
      case "GCDShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new GCD))(
          c => new GCDDaisyTests(c))
      case "ParityShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new Parity))(
          c => new ParityDaisyTests(c))
      case "StackShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new Stack(8)))(
          c => new StackDaisyTests(c))
      case "RouterShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new Router))(
          c => new RouterDaisyTests(c))
      case "ShiftRegisterShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new ShiftRegister))(
          c => new ShiftRegisterDaisyTests(c))
      case "ResetShiftRegisterShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new ResetShiftRegister))(
          c => new ResetShiftRegisterDaisyTests(c))
      case "EnableShiftRegisterShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new EnableShiftRegister))(
          c => new EnableShiftRegisterDaisyTests(c))
      case "MemorySearchShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new MemorySearch))(
          c => new MemorySearchDaisyTests(c))
      case "FIR2DShim" =>
        chiselMainTest(chiselArgs, () => DaisyShim(new FIR2D(32, 8, 3)))(
          c => new FIR2DDaisyTests(c, 32, 8, 3))
      case "CoreShim" => 
        chiselMainTest(chiselArgs, () => DaisyShim(new Core, mini.Config.params))(
          c => new CoreDaisyTests(c, testArgs))
      case "TileShim" => 
        chiselMainTest(chiselArgs, () => DaisyShim(new Tile, mini.Config.params))(
          c => new TileDaisyTests(c, testArgs))

      case "RiscSRAM" =>
        chiselMainTest(chiselArgs, () => Module(new RiscSRAM))(c => new Replay(c))
      case "Risc" =>
        chiselMainTest(chiselArgs, () => Module(new Risc))(c => new Replay(c))
      case "GCD" =>
        chiselMainTest(chiselArgs, () => Module(new GCD))(c => new Replay(c))
      case "Parity" =>
        chiselMainTest(chiselArgs, () => Module(new Parity))(c => new Replay(c))
      case "Stack" =>
        chiselMainTest(chiselArgs, () => Module(new Stack(8)))(c => new Replay(c))
      case "Router" =>
        chiselMainTest(chiselArgs, () => Module(new Router))(c => new Replay(c))
      case "ShiftRegister" =>
        chiselMainTest(chiselArgs, () => Module(new ShiftRegister))(c => new Replay(c))
      case "ResetShiftRegister" =>
        chiselMainTest(chiselArgs, () => Module(new ResetShiftRegister))(c => new Replay(c))
      case "EnableShiftRegister" =>
        chiselMainTest(chiselArgs, () => Module(new EnableShiftRegister))(c => new Replay(c))
      case "MemorySearch" =>
        chiselMainTest(chiselArgs, () => Module(new MemorySearch))(c => new Replay(c))
      case "FIR2D" =>
        chiselMainTest(chiselArgs, () => Module(new FIR2D(32, 8, 3)))(c => new Replay(c))
      case "Tile" => 
        chiselMainTest(chiselArgs, () => Module(new Tile)(mini.Config.params))(
          c => new TileReplayTests(c, testArgs))
      case _ =>
    }
  }
}
