#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct  5 12:20:35 2020
# Process ID: 14744
# Current directory: D:/Hardware logic Design Analysis/Prac 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15528 D:\Hardware logic Design Analysis\Prac 4\project_1.xpr
# Log file: D:/Hardware logic Design Analysis/Prac 4/vivado.log
# Journal file: D:/Hardware logic Design Analysis/Prac 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Hardware logic Design Analysis/Prac 4/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.3.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.766 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {D:/Hardware logic Design Analysis/Prac 1/Prac 1 - Thulani/Prac 1 - Thulani.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 13:01:15 2020...
