
usart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013c4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08001480  08001480  00011480  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080014c8  080014c8  000114c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080014cc  080014cc  000114cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080014d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000090  20000004  080014d4  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000094  080014d4  00020094  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ab13  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000019a8  00000000  00000000  0002ab3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000025e6  00000000  00000000  0002c4e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004c0  00000000  00000000  0002ead0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000640  00000000  00000000  0002ef90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000031b8  00000000  00000000  0002f5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001f9d  00000000  00000000  00032788  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00034725  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000c18  00000000  00000000  000347a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000004 	.word	0x20000004
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001468 	.word	0x08001468

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000008 	.word	0x20000008
 8000100:	08001468 	.word	0x08001468

08000104 <__gnu_thumb1_case_sqi>:
 8000104:	b402      	push	{r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0049      	lsls	r1, r1, #1
 800010c:	5609      	ldrsb	r1, [r1, r0]
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	448e      	add	lr, r1
 8000112:	bc02      	pop	{r1}
 8000114:	4770      	bx	lr
 8000116:	46c0      	nop			; (mov r8, r8)

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000244:	b510      	push	{r4, lr}
 8000246:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000248:	f000 fc78 	bl	8000b3c <HAL_RCC_GetHCLKFreq>
 800024c:	21fa      	movs	r1, #250	; 0xfa
 800024e:	0089      	lsls	r1, r1, #2
 8000250:	f7ff ff6c 	bl	800012c <__udivsi3>
 8000254:	f000 f866 	bl	8000324 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000258:	2001      	movs	r0, #1
 800025a:	2200      	movs	r2, #0
 800025c:	0021      	movs	r1, r4
 800025e:	4240      	negs	r0, r0
 8000260:	f000 f830 	bl	80002c4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000264:	2000      	movs	r0, #0
 8000266:	bd10      	pop	{r4, pc}

08000268 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000268:	2310      	movs	r3, #16
 800026a:	4a06      	ldr	r2, [pc, #24]	; (8000284 <HAL_Init+0x1c>)
{
 800026c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000270:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	430b      	orrs	r3, r1
 8000274:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000276:	f7ff ffe5 	bl	8000244 <HAL_InitTick>
  HAL_MspInit();
 800027a:	f001 f81b 	bl	80012b4 <HAL_MspInit>
}
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	40022000 	.word	0x40022000

08000288 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000288:	4a02      	ldr	r2, [pc, #8]	; (8000294 <HAL_IncTick+0xc>)
 800028a:	6813      	ldr	r3, [r2, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	6013      	str	r3, [r2, #0]
}
 8000290:	4770      	bx	lr
 8000292:	46c0      	nop			; (mov r8, r8)
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000298:	4b01      	ldr	r3, [pc, #4]	; (80002a0 <HAL_GetTick+0x8>)
 800029a:	6818      	ldr	r0, [r3, #0]
}
 800029c:	4770      	bx	lr
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	20000020 	.word	0x20000020

080002a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002a6:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002a8:	f7ff fff6 	bl	8000298 <HAL_GetTick>
  uint32_t wait = Delay;
 80002ac:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002ae:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002b0:	1c63      	adds	r3, r4, #1
 80002b2:	1e5a      	subs	r2, r3, #1
 80002b4:	4193      	sbcs	r3, r2
 80002b6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002b8:	f7ff ffee 	bl	8000298 <HAL_GetTick>
 80002bc:	1b40      	subs	r0, r0, r5
 80002be:	42a0      	cmp	r0, r4
 80002c0:	d3fa      	bcc.n	80002b8 <HAL_Delay+0x14>
  {
  }
}
 80002c2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002c4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002c4:	b570      	push	{r4, r5, r6, lr}
 80002c6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002c8:	2800      	cmp	r0, #0
 80002ca:	da14      	bge.n	80002f6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002cc:	230f      	movs	r3, #15
 80002ce:	b2c0      	uxtb	r0, r0
 80002d0:	4003      	ands	r3, r0
 80002d2:	3b08      	subs	r3, #8
 80002d4:	4a11      	ldr	r2, [pc, #68]	; (800031c <HAL_NVIC_SetPriority+0x58>)
 80002d6:	089b      	lsrs	r3, r3, #2
 80002d8:	009b      	lsls	r3, r3, #2
 80002da:	189b      	adds	r3, r3, r2
 80002dc:	2203      	movs	r2, #3
 80002de:	4010      	ands	r0, r2
 80002e0:	4090      	lsls	r0, r2
 80002e2:	32fc      	adds	r2, #252	; 0xfc
 80002e4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002e6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	69dc      	ldr	r4, [r3, #28]
 80002ee:	43ac      	bics	r4, r5
 80002f0:	4321      	orrs	r1, r4
 80002f2:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002f4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f6:	2503      	movs	r5, #3
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	4028      	ands	r0, r5
 80002fc:	40a8      	lsls	r0, r5
 80002fe:	35fc      	adds	r5, #252	; 0xfc
 8000300:	002e      	movs	r6, r5
 8000302:	4a07      	ldr	r2, [pc, #28]	; (8000320 <HAL_NVIC_SetPriority+0x5c>)
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	189b      	adds	r3, r3, r2
 8000308:	22c0      	movs	r2, #192	; 0xc0
 800030a:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800030c:	4029      	ands	r1, r5
 800030e:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000310:	0092      	lsls	r2, r2, #2
 8000312:	589c      	ldr	r4, [r3, r2]
 8000314:	43b4      	bics	r4, r6
 8000316:	4321      	orrs	r1, r4
 8000318:	5099      	str	r1, [r3, r2]
 800031a:	e7eb      	b.n	80002f4 <HAL_NVIC_SetPriority+0x30>
 800031c:	e000ed00 	.word	0xe000ed00
 8000320:	e000e100 	.word	0xe000e100

08000324 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000324:	4a09      	ldr	r2, [pc, #36]	; (800034c <HAL_SYSTICK_Config+0x28>)
 8000326:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000328:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032a:	4293      	cmp	r3, r2
 800032c:	d80d      	bhi.n	800034a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000330:	4a07      	ldr	r2, [pc, #28]	; (8000350 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000332:	4808      	ldr	r0, [pc, #32]	; (8000354 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000334:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	6a03      	ldr	r3, [r0, #32]
 8000338:	0609      	lsls	r1, r1, #24
 800033a:	021b      	lsls	r3, r3, #8
 800033c:	0a1b      	lsrs	r3, r3, #8
 800033e:	430b      	orrs	r3, r1
 8000340:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000342:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000344:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000346:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000348:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800034a:	4770      	bx	lr
 800034c:	00ffffff 	.word	0x00ffffff
 8000350:	e000e010 	.word	0xe000e010
 8000354:	e000ed00 	.word	0xe000ed00

08000358 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000358:	4b05      	ldr	r3, [pc, #20]	; (8000370 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800035a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800035c:	2804      	cmp	r0, #4
 800035e:	d102      	bne.n	8000366 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000360:	4310      	orrs	r0, r2
 8000362:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000364:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000366:	2104      	movs	r1, #4
 8000368:	438a      	bics	r2, r1
 800036a:	601a      	str	r2, [r3, #0]
}
 800036c:	e7fa      	b.n	8000364 <HAL_SYSTICK_CLKSourceConfig+0xc>
 800036e:	46c0      	nop			; (mov r8, r8)
 8000370:	e000e010 	.word	0xe000e010

08000374 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000374:	4770      	bx	lr

08000376 <HAL_SYSTICK_IRQHandler>:
{
 8000376:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000378:	f7ff fffc 	bl	8000374 <HAL_SYSTICK_Callback>
}
 800037c:	bd10      	pop	{r4, pc}
	...

08000380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000380:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000382:	4a56      	ldr	r2, [pc, #344]	; (80004dc <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000384:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000386:	1882      	adds	r2, r0, r2
 8000388:	1e54      	subs	r4, r2, #1
 800038a:	41a2      	sbcs	r2, r4
{ 
 800038c:	b089      	sub	sp, #36	; 0x24
  while (((GPIO_Init->Pin) >> position) != RESET)
 800038e:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 8000390:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000392:	3204      	adds	r2, #4
 8000394:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000396:	9a03      	ldr	r2, [sp, #12]
 8000398:	40da      	lsrs	r2, r3
 800039a:	d101      	bne.n	80003a0 <HAL_GPIO_Init+0x20>
      }
    }
    
    position++;
  } 
}
 800039c:	b009      	add	sp, #36	; 0x24
 800039e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003a0:	2201      	movs	r2, #1
 80003a2:	409a      	lsls	r2, r3
 80003a4:	4694      	mov	ip, r2
 80003a6:	4664      	mov	r4, ip
 80003a8:	9a03      	ldr	r2, [sp, #12]
 80003aa:	4022      	ands	r2, r4
 80003ac:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 80003ae:	d100      	bne.n	80003b2 <HAL_GPIO_Init+0x32>
 80003b0:	e092      	b.n	80004d8 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003b2:	684a      	ldr	r2, [r1, #4]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2210      	movs	r2, #16
 80003b8:	9e01      	ldr	r6, [sp, #4]
 80003ba:	4396      	bics	r6, r2
 80003bc:	2e02      	cmp	r6, #2
 80003be:	d10d      	bne.n	80003dc <HAL_GPIO_Init+0x5c>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003c0:	2407      	movs	r4, #7
 80003c2:	270f      	movs	r7, #15
 80003c4:	401c      	ands	r4, r3
 80003c6:	00a4      	lsls	r4, r4, #2
 80003c8:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3];
 80003ca:	08da      	lsrs	r2, r3, #3
 80003cc:	0092      	lsls	r2, r2, #2
 80003ce:	1882      	adds	r2, r0, r2
 80003d0:	6a15      	ldr	r5, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003d2:	43bd      	bics	r5, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003d4:	690f      	ldr	r7, [r1, #16]
 80003d6:	40a7      	lsls	r7, r4
 80003d8:	433d      	orrs	r5, r7
        GPIOx->AFR[position >> 3U] = temp;
 80003da:	6215      	str	r5, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003dc:	2203      	movs	r2, #3
 80003de:	0014      	movs	r4, r2
 80003e0:	005d      	lsls	r5, r3, #1
 80003e2:	40ac      	lsls	r4, r5
 80003e4:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003e6:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e8:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003ea:	4027      	ands	r7, r4
 80003ec:	9704      	str	r7, [sp, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003ee:	9f01      	ldr	r7, [sp, #4]
 80003f0:	403a      	ands	r2, r7
 80003f2:	40aa      	lsls	r2, r5
 80003f4:	9f04      	ldr	r7, [sp, #16]
 80003f6:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 80003f8:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003fa:	2e01      	cmp	r6, #1
 80003fc:	d80e      	bhi.n	800041c <HAL_GPIO_Init+0x9c>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003fe:	68ca      	ldr	r2, [r1, #12]
        temp = GPIOx->OSPEEDR; 
 8000400:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000402:	40aa      	lsls	r2, r5
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000404:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000406:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 8000408:	6082      	str	r2, [r0, #8]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800040a:	4662      	mov	r2, ip
        temp = GPIOx->OTYPER;
 800040c:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800040e:	4396      	bics	r6, r2
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000410:	9a01      	ldr	r2, [sp, #4]
 8000412:	06d2      	lsls	r2, r2, #27
 8000414:	0fd2      	lsrs	r2, r2, #31
 8000416:	409a      	lsls	r2, r3
 8000418:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800041a:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800041c:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800041e:	4014      	ands	r4, r2
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000420:	688a      	ldr	r2, [r1, #8]
 8000422:	40aa      	lsls	r2, r5
 8000424:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000426:	9a01      	ldr	r2, [sp, #4]
      GPIOx->PUPDR = temp;
 8000428:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800042a:	00d2      	lsls	r2, r2, #3
 800042c:	d554      	bpl.n	80004d8 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	2601      	movs	r6, #1
 8000430:	4a2b      	ldr	r2, [pc, #172]	; (80004e0 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000432:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000434:	6994      	ldr	r4, [r2, #24]
 8000436:	4334      	orrs	r4, r6
 8000438:	6194      	str	r4, [r2, #24]
 800043a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800043c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800043e:	4032      	ands	r2, r6
 8000440:	9207      	str	r2, [sp, #28]
 8000442:	9a07      	ldr	r2, [sp, #28]
 8000444:	4a27      	ldr	r2, [pc, #156]	; (80004e4 <HAL_GPIO_Init+0x164>)
 8000446:	00a4      	lsls	r4, r4, #2
 8000448:	18a4      	adds	r4, r4, r2
        temp = SYSCFG->EXTICR[position >> 2];
 800044a:	68a2      	ldr	r2, [r4, #8]
 800044c:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800044e:	2203      	movs	r2, #3
 8000450:	4015      	ands	r5, r2
 8000452:	00ad      	lsls	r5, r5, #2
 8000454:	320c      	adds	r2, #12
 8000456:	40aa      	lsls	r2, r5
 8000458:	4667      	mov	r7, ip
 800045a:	4397      	bics	r7, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800045c:	2290      	movs	r2, #144	; 0x90
 800045e:	05d2      	lsls	r2, r2, #23
 8000460:	4694      	mov	ip, r2
 8000462:	2200      	movs	r2, #0
 8000464:	4560      	cmp	r0, ip
 8000466:	d00d      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000468:	4a1f      	ldr	r2, [pc, #124]	; (80004e8 <HAL_GPIO_Init+0x168>)
 800046a:	4694      	mov	ip, r2
 800046c:	0032      	movs	r2, r6
 800046e:	4560      	cmp	r0, ip
 8000470:	d008      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000472:	4e1e      	ldr	r6, [pc, #120]	; (80004ec <HAL_GPIO_Init+0x16c>)
 8000474:	1892      	adds	r2, r2, r2
 8000476:	42b0      	cmp	r0, r6
 8000478:	d004      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 800047a:	4e1d      	ldr	r6, [pc, #116]	; (80004f0 <HAL_GPIO_Init+0x170>)
 800047c:	3201      	adds	r2, #1
 800047e:	42b0      	cmp	r0, r6
 8000480:	d000      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000482:	9a05      	ldr	r2, [sp, #20]
 8000484:	40aa      	lsls	r2, r5
 8000486:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000488:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 800048a:	4a1a      	ldr	r2, [pc, #104]	; (80004f4 <HAL_GPIO_Init+0x174>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800048c:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 800048e:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 8000490:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000492:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000494:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 8000496:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000498:	03ff      	lsls	r7, r7, #15
 800049a:	d401      	bmi.n	80004a0 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800049c:	0035      	movs	r5, r6
 800049e:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80004a0:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80004a2:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 80004a4:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004a6:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004a8:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004aa:	03bf      	lsls	r7, r7, #14
 80004ac:	d401      	bmi.n	80004b2 <HAL_GPIO_Init+0x132>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004ae:	0035      	movs	r5, r6
 80004b0:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80004b2:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80004b4:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 80004b6:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004b8:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004ba:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004bc:	02ff      	lsls	r7, r7, #11
 80004be:	d401      	bmi.n	80004c4 <HAL_GPIO_Init+0x144>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004c0:	0035      	movs	r5, r6
 80004c2:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80004c4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80004c6:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 80004c8:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004ca:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004cc:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004ce:	02bf      	lsls	r7, r7, #10
 80004d0:	d401      	bmi.n	80004d6 <HAL_GPIO_Init+0x156>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004d2:	4025      	ands	r5, r4
 80004d4:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80004d6:	60d6      	str	r6, [r2, #12]
    position++;
 80004d8:	3301      	adds	r3, #1
 80004da:	e75c      	b.n	8000396 <HAL_GPIO_Init+0x16>
 80004dc:	b7fff000 	.word	0xb7fff000
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40010000 	.word	0x40010000
 80004e8:	48000400 	.word	0x48000400
 80004ec:	48000800 	.word	0x48000800
 80004f0:	48000c00 	.word	0x48000c00
 80004f4:	40010400 	.word	0x40010400

080004f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d001      	beq.n	8000500 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004fc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004fe:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000500:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000502:	e7fc      	b.n	80004fe <HAL_GPIO_WritePin+0x6>

08000504 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000506:	6803      	ldr	r3, [r0, #0]
{
 8000508:	b085      	sub	sp, #20
 800050a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800050c:	07db      	lsls	r3, r3, #31
 800050e:	d433      	bmi.n	8000578 <HAL_RCC_OscConfig+0x74>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000510:	682b      	ldr	r3, [r5, #0]
 8000512:	079b      	lsls	r3, r3, #30
 8000514:	d500      	bpl.n	8000518 <HAL_RCC_OscConfig+0x14>
 8000516:	e08a      	b.n	800062e <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000518:	682b      	ldr	r3, [r5, #0]
 800051a:	071b      	lsls	r3, r3, #28
 800051c:	d500      	bpl.n	8000520 <HAL_RCC_OscConfig+0x1c>
 800051e:	e0ca      	b.n	80006b6 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000520:	682b      	ldr	r3, [r5, #0]
 8000522:	075b      	lsls	r3, r3, #29
 8000524:	d500      	bpl.n	8000528 <HAL_RCC_OscConfig+0x24>
 8000526:	e0ed      	b.n	8000704 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000528:	682b      	ldr	r3, [r5, #0]
 800052a:	06db      	lsls	r3, r3, #27
 800052c:	d51a      	bpl.n	8000564 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800052e:	696a      	ldr	r2, [r5, #20]
 8000530:	4cbc      	ldr	r4, [pc, #752]	; (8000824 <HAL_RCC_OscConfig+0x320>)
 8000532:	2304      	movs	r3, #4
 8000534:	2a01      	cmp	r2, #1
 8000536:	d000      	beq.n	800053a <HAL_RCC_OscConfig+0x36>
 8000538:	e159      	b.n	80007ee <HAL_RCC_OscConfig+0x2ea>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800053a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800053c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800053e:	430b      	orrs	r3, r1
 8000540:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000544:	431a      	orrs	r2, r3
 8000546:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000548:	f7ff fea6 	bl	8000298 <HAL_GetTick>
 800054c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800054e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000550:	4233      	tst	r3, r6
 8000552:	d100      	bne.n	8000556 <HAL_RCC_OscConfig+0x52>
 8000554:	e144      	b.n	80007e0 <HAL_RCC_OscConfig+0x2dc>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000556:	21f8      	movs	r1, #248	; 0xf8
 8000558:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800055a:	69ab      	ldr	r3, [r5, #24]
 800055c:	438a      	bics	r2, r1
 800055e:	00db      	lsls	r3, r3, #3
 8000560:	4313      	orrs	r3, r2
 8000562:	6363      	str	r3, [r4, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000564:	682b      	ldr	r3, [r5, #0]
 8000566:	069b      	lsls	r3, r3, #26
 8000568:	d500      	bpl.n	800056c <HAL_RCC_OscConfig+0x68>
 800056a:	e167      	b.n	800083c <HAL_RCC_OscConfig+0x338>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800056c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800056e:	2900      	cmp	r1, #0
 8000570:	d000      	beq.n	8000574 <HAL_RCC_OscConfig+0x70>
 8000572:	e1a4      	b.n	80008be <HAL_RCC_OscConfig+0x3ba>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000574:	2000      	movs	r0, #0
 8000576:	e018      	b.n	80005aa <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000578:	210c      	movs	r1, #12
 800057a:	4caa      	ldr	r4, [pc, #680]	; (8000824 <HAL_RCC_OscConfig+0x320>)
 800057c:	6862      	ldr	r2, [r4, #4]
 800057e:	400a      	ands	r2, r1
 8000580:	2a04      	cmp	r2, #4
 8000582:	d00b      	beq.n	800059c <HAL_RCC_OscConfig+0x98>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000584:	6863      	ldr	r3, [r4, #4]
 8000586:	400b      	ands	r3, r1
 8000588:	2b08      	cmp	r3, #8
 800058a:	d110      	bne.n	80005ae <HAL_RCC_OscConfig+0xaa>
 800058c:	22c0      	movs	r2, #192	; 0xc0
 800058e:	6863      	ldr	r3, [r4, #4]
 8000590:	0252      	lsls	r2, r2, #9
 8000592:	4013      	ands	r3, r2
 8000594:	2280      	movs	r2, #128	; 0x80
 8000596:	0252      	lsls	r2, r2, #9
 8000598:	4293      	cmp	r3, r2
 800059a:	d108      	bne.n	80005ae <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800059c:	6823      	ldr	r3, [r4, #0]
 800059e:	039b      	lsls	r3, r3, #14
 80005a0:	d5b6      	bpl.n	8000510 <HAL_RCC_OscConfig+0xc>
 80005a2:	686b      	ldr	r3, [r5, #4]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1b3      	bne.n	8000510 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
}
 80005aa:	b005      	add	sp, #20
 80005ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ae:	686b      	ldr	r3, [r5, #4]
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d113      	bne.n	80005dc <HAL_RCC_OscConfig+0xd8>
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	6822      	ldr	r2, [r4, #0]
 80005b8:	025b      	lsls	r3, r3, #9
 80005ba:	4313      	orrs	r3, r2
 80005bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005be:	f7ff fe6b 	bl	8000298 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005c2:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005c4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005c6:	02b6      	lsls	r6, r6, #10
 80005c8:	6823      	ldr	r3, [r4, #0]
 80005ca:	4233      	tst	r3, r6
 80005cc:	d1a0      	bne.n	8000510 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005ce:	f7ff fe63 	bl	8000298 <HAL_GetTick>
 80005d2:	1bc0      	subs	r0, r0, r7
 80005d4:	2864      	cmp	r0, #100	; 0x64
 80005d6:	d9f7      	bls.n	80005c8 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 80005d8:	2003      	movs	r0, #3
 80005da:	e7e6      	b.n	80005aa <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d116      	bne.n	800060e <HAL_RCC_OscConfig+0x10a>
 80005e0:	6823      	ldr	r3, [r4, #0]
 80005e2:	4a91      	ldr	r2, [pc, #580]	; (8000828 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005e4:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005e6:	4013      	ands	r3, r2
 80005e8:	6023      	str	r3, [r4, #0]
 80005ea:	6823      	ldr	r3, [r4, #0]
 80005ec:	4a8f      	ldr	r2, [pc, #572]	; (800082c <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005ee:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005f0:	4013      	ands	r3, r2
 80005f2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005f4:	f7ff fe50 	bl	8000298 <HAL_GetTick>
 80005f8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005fa:	6823      	ldr	r3, [r4, #0]
 80005fc:	4233      	tst	r3, r6
 80005fe:	d100      	bne.n	8000602 <HAL_RCC_OscConfig+0xfe>
 8000600:	e786      	b.n	8000510 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000602:	f7ff fe49 	bl	8000298 <HAL_GetTick>
 8000606:	1bc0      	subs	r0, r0, r7
 8000608:	2864      	cmp	r0, #100	; 0x64
 800060a:	d9f6      	bls.n	80005fa <HAL_RCC_OscConfig+0xf6>
 800060c:	e7e4      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800060e:	2b05      	cmp	r3, #5
 8000610:	d105      	bne.n	800061e <HAL_RCC_OscConfig+0x11a>
 8000612:	2380      	movs	r3, #128	; 0x80
 8000614:	6822      	ldr	r2, [r4, #0]
 8000616:	02db      	lsls	r3, r3, #11
 8000618:	4313      	orrs	r3, r2
 800061a:	6023      	str	r3, [r4, #0]
 800061c:	e7ca      	b.n	80005b4 <HAL_RCC_OscConfig+0xb0>
 800061e:	6823      	ldr	r3, [r4, #0]
 8000620:	4a81      	ldr	r2, [pc, #516]	; (8000828 <HAL_RCC_OscConfig+0x324>)
 8000622:	4013      	ands	r3, r2
 8000624:	6023      	str	r3, [r4, #0]
 8000626:	6823      	ldr	r3, [r4, #0]
 8000628:	4a80      	ldr	r2, [pc, #512]	; (800082c <HAL_RCC_OscConfig+0x328>)
 800062a:	4013      	ands	r3, r2
 800062c:	e7c6      	b.n	80005bc <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800062e:	220c      	movs	r2, #12
 8000630:	4c7c      	ldr	r4, [pc, #496]	; (8000824 <HAL_RCC_OscConfig+0x320>)
 8000632:	6863      	ldr	r3, [r4, #4]
 8000634:	4213      	tst	r3, r2
 8000636:	d00b      	beq.n	8000650 <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000638:	6863      	ldr	r3, [r4, #4]
 800063a:	4013      	ands	r3, r2
 800063c:	2b08      	cmp	r3, #8
 800063e:	d115      	bne.n	800066c <HAL_RCC_OscConfig+0x168>
 8000640:	22c0      	movs	r2, #192	; 0xc0
 8000642:	6863      	ldr	r3, [r4, #4]
 8000644:	0252      	lsls	r2, r2, #9
 8000646:	4013      	ands	r3, r2
 8000648:	2280      	movs	r2, #128	; 0x80
 800064a:	0212      	lsls	r2, r2, #8
 800064c:	4293      	cmp	r3, r2
 800064e:	d10d      	bne.n	800066c <HAL_RCC_OscConfig+0x168>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000650:	6823      	ldr	r3, [r4, #0]
 8000652:	079b      	lsls	r3, r3, #30
 8000654:	d502      	bpl.n	800065c <HAL_RCC_OscConfig+0x158>
 8000656:	68eb      	ldr	r3, [r5, #12]
 8000658:	2b01      	cmp	r3, #1
 800065a:	d1a5      	bne.n	80005a8 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800065c:	21f8      	movs	r1, #248	; 0xf8
 800065e:	6822      	ldr	r2, [r4, #0]
 8000660:	692b      	ldr	r3, [r5, #16]
 8000662:	438a      	bics	r2, r1
 8000664:	00db      	lsls	r3, r3, #3
 8000666:	4313      	orrs	r3, r2
 8000668:	6023      	str	r3, [r4, #0]
 800066a:	e755      	b.n	8000518 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800066c:	68ea      	ldr	r2, [r5, #12]
 800066e:	2301      	movs	r3, #1
 8000670:	2a00      	cmp	r2, #0
 8000672:	d00f      	beq.n	8000694 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000674:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000676:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000678:	4313      	orrs	r3, r2
 800067a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800067c:	f7ff fe0c 	bl	8000298 <HAL_GetTick>
 8000680:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000682:	6823      	ldr	r3, [r4, #0]
 8000684:	4233      	tst	r3, r6
 8000686:	d1e9      	bne.n	800065c <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000688:	f7ff fe06 	bl	8000298 <HAL_GetTick>
 800068c:	1bc0      	subs	r0, r0, r7
 800068e:	2802      	cmp	r0, #2
 8000690:	d9f7      	bls.n	8000682 <HAL_RCC_OscConfig+0x17e>
 8000692:	e7a1      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_DISABLE();
 8000694:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000696:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000698:	439a      	bics	r2, r3
 800069a:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 800069c:	f7ff fdfc 	bl	8000298 <HAL_GetTick>
 80006a0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006a2:	6823      	ldr	r3, [r4, #0]
 80006a4:	4233      	tst	r3, r6
 80006a6:	d100      	bne.n	80006aa <HAL_RCC_OscConfig+0x1a6>
 80006a8:	e736      	b.n	8000518 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006aa:	f7ff fdf5 	bl	8000298 <HAL_GetTick>
 80006ae:	1bc0      	subs	r0, r0, r7
 80006b0:	2802      	cmp	r0, #2
 80006b2:	d9f6      	bls.n	80006a2 <HAL_RCC_OscConfig+0x19e>
 80006b4:	e790      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006b6:	69ea      	ldr	r2, [r5, #28]
 80006b8:	2301      	movs	r3, #1
 80006ba:	4c5a      	ldr	r4, [pc, #360]	; (8000824 <HAL_RCC_OscConfig+0x320>)
 80006bc:	2a00      	cmp	r2, #0
 80006be:	d010      	beq.n	80006e2 <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_LSI_ENABLE();
 80006c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006c2:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006c4:	4313      	orrs	r3, r2
 80006c6:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006c8:	f7ff fde6 	bl	8000298 <HAL_GetTick>
 80006cc:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006d0:	4233      	tst	r3, r6
 80006d2:	d000      	beq.n	80006d6 <HAL_RCC_OscConfig+0x1d2>
 80006d4:	e724      	b.n	8000520 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006d6:	f7ff fddf 	bl	8000298 <HAL_GetTick>
 80006da:	1bc0      	subs	r0, r0, r7
 80006dc:	2802      	cmp	r0, #2
 80006de:	d9f6      	bls.n	80006ce <HAL_RCC_OscConfig+0x1ca>
 80006e0:	e77a      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_LSI_DISABLE();
 80006e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006e4:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006e6:	439a      	bics	r2, r3
 80006e8:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006ea:	f7ff fdd5 	bl	8000298 <HAL_GetTick>
 80006ee:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006f2:	4233      	tst	r3, r6
 80006f4:	d100      	bne.n	80006f8 <HAL_RCC_OscConfig+0x1f4>
 80006f6:	e713      	b.n	8000520 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006f8:	f7ff fdce 	bl	8000298 <HAL_GetTick>
 80006fc:	1bc0      	subs	r0, r0, r7
 80006fe:	2802      	cmp	r0, #2
 8000700:	d9f6      	bls.n	80006f0 <HAL_RCC_OscConfig+0x1ec>
 8000702:	e769      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000704:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000706:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000708:	4c46      	ldr	r4, [pc, #280]	; (8000824 <HAL_RCC_OscConfig+0x320>)
 800070a:	0552      	lsls	r2, r2, #21
 800070c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800070e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000710:	4213      	tst	r3, r2
 8000712:	d108      	bne.n	8000726 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	69e3      	ldr	r3, [r4, #28]
 8000716:	4313      	orrs	r3, r2
 8000718:	61e3      	str	r3, [r4, #28]
 800071a:	69e3      	ldr	r3, [r4, #28]
 800071c:	4013      	ands	r3, r2
 800071e:	9303      	str	r3, [sp, #12]
 8000720:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000722:	2301      	movs	r3, #1
 8000724:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000726:	2780      	movs	r7, #128	; 0x80
 8000728:	4e41      	ldr	r6, [pc, #260]	; (8000830 <HAL_RCC_OscConfig+0x32c>)
 800072a:	007f      	lsls	r7, r7, #1
 800072c:	6833      	ldr	r3, [r6, #0]
 800072e:	423b      	tst	r3, r7
 8000730:	d006      	beq.n	8000740 <HAL_RCC_OscConfig+0x23c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000732:	68ab      	ldr	r3, [r5, #8]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d113      	bne.n	8000760 <HAL_RCC_OscConfig+0x25c>
 8000738:	6a22      	ldr	r2, [r4, #32]
 800073a:	4313      	orrs	r3, r2
 800073c:	6223      	str	r3, [r4, #32]
 800073e:	e030      	b.n	80007a2 <HAL_RCC_OscConfig+0x29e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000740:	6833      	ldr	r3, [r6, #0]
 8000742:	433b      	orrs	r3, r7
 8000744:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000746:	f7ff fda7 	bl	8000298 <HAL_GetTick>
 800074a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800074c:	6833      	ldr	r3, [r6, #0]
 800074e:	423b      	tst	r3, r7
 8000750:	d1ef      	bne.n	8000732 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000752:	f7ff fda1 	bl	8000298 <HAL_GetTick>
 8000756:	9b01      	ldr	r3, [sp, #4]
 8000758:	1ac0      	subs	r0, r0, r3
 800075a:	2864      	cmp	r0, #100	; 0x64
 800075c:	d9f6      	bls.n	800074c <HAL_RCC_OscConfig+0x248>
 800075e:	e73b      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
 8000760:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000762:	2b00      	cmp	r3, #0
 8000764:	d114      	bne.n	8000790 <HAL_RCC_OscConfig+0x28c>
 8000766:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000768:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800076a:	4393      	bics	r3, r2
 800076c:	6223      	str	r3, [r4, #32]
 800076e:	6a23      	ldr	r3, [r4, #32]
 8000770:	3203      	adds	r2, #3
 8000772:	4393      	bics	r3, r2
 8000774:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000776:	f7ff fd8f 	bl	8000298 <HAL_GetTick>
 800077a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800077c:	6a23      	ldr	r3, [r4, #32]
 800077e:	423b      	tst	r3, r7
 8000780:	d025      	beq.n	80007ce <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000782:	f7ff fd89 	bl	8000298 <HAL_GetTick>
 8000786:	4b2b      	ldr	r3, [pc, #172]	; (8000834 <HAL_RCC_OscConfig+0x330>)
 8000788:	1b80      	subs	r0, r0, r6
 800078a:	4298      	cmp	r0, r3
 800078c:	d9f6      	bls.n	800077c <HAL_RCC_OscConfig+0x278>
 800078e:	e723      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000790:	2b05      	cmp	r3, #5
 8000792:	d10b      	bne.n	80007ac <HAL_RCC_OscConfig+0x2a8>
 8000794:	6a21      	ldr	r1, [r4, #32]
 8000796:	3b01      	subs	r3, #1
 8000798:	430b      	orrs	r3, r1
 800079a:	6223      	str	r3, [r4, #32]
 800079c:	6a23      	ldr	r3, [r4, #32]
 800079e:	431a      	orrs	r2, r3
 80007a0:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80007a2:	f7ff fd79 	bl	8000298 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007a6:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80007a8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007aa:	e00d      	b.n	80007c8 <HAL_RCC_OscConfig+0x2c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007ac:	6a23      	ldr	r3, [r4, #32]
 80007ae:	4393      	bics	r3, r2
 80007b0:	2204      	movs	r2, #4
 80007b2:	6223      	str	r3, [r4, #32]
 80007b4:	6a23      	ldr	r3, [r4, #32]
 80007b6:	4393      	bics	r3, r2
 80007b8:	e7c0      	b.n	800073c <HAL_RCC_OscConfig+0x238>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ba:	f7ff fd6d 	bl	8000298 <HAL_GetTick>
 80007be:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <HAL_RCC_OscConfig+0x330>)
 80007c0:	1b80      	subs	r0, r0, r6
 80007c2:	4298      	cmp	r0, r3
 80007c4:	d900      	bls.n	80007c8 <HAL_RCC_OscConfig+0x2c4>
 80007c6:	e707      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007c8:	6a23      	ldr	r3, [r4, #32]
 80007ca:	423b      	tst	r3, r7
 80007cc:	d0f5      	beq.n	80007ba <HAL_RCC_OscConfig+0x2b6>
    if(pwrclkchanged == SET)
 80007ce:	9b00      	ldr	r3, [sp, #0]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d000      	beq.n	80007d6 <HAL_RCC_OscConfig+0x2d2>
 80007d4:	e6a8      	b.n	8000528 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007d6:	69e3      	ldr	r3, [r4, #28]
 80007d8:	4a17      	ldr	r2, [pc, #92]	; (8000838 <HAL_RCC_OscConfig+0x334>)
 80007da:	4013      	ands	r3, r2
 80007dc:	61e3      	str	r3, [r4, #28]
 80007de:	e6a3      	b.n	8000528 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007e0:	f7ff fd5a 	bl	8000298 <HAL_GetTick>
 80007e4:	1bc0      	subs	r0, r0, r7
 80007e6:	2802      	cmp	r0, #2
 80007e8:	d800      	bhi.n	80007ec <HAL_RCC_OscConfig+0x2e8>
 80007ea:	e6b0      	b.n	800054e <HAL_RCC_OscConfig+0x4a>
 80007ec:	e6f4      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007ee:	3205      	adds	r2, #5
 80007f0:	d103      	bne.n	80007fa <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007f2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007f4:	439a      	bics	r2, r3
 80007f6:	6362      	str	r2, [r4, #52]	; 0x34
 80007f8:	e6ad      	b.n	8000556 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007fa:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007fc:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007fe:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000800:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000802:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000804:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000806:	4393      	bics	r3, r2
 8000808:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800080a:	f7ff fd45 	bl	8000298 <HAL_GetTick>
 800080e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000812:	4233      	tst	r3, r6
 8000814:	d100      	bne.n	8000818 <HAL_RCC_OscConfig+0x314>
 8000816:	e6a5      	b.n	8000564 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000818:	f7ff fd3e 	bl	8000298 <HAL_GetTick>
 800081c:	1bc0      	subs	r0, r0, r7
 800081e:	2802      	cmp	r0, #2
 8000820:	d9f6      	bls.n	8000810 <HAL_RCC_OscConfig+0x30c>
 8000822:	e6d9      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
 8000824:	40021000 	.word	0x40021000
 8000828:	fffeffff 	.word	0xfffeffff
 800082c:	fffbffff 	.word	0xfffbffff
 8000830:	40007000 	.word	0x40007000
 8000834:	00001388 	.word	0x00001388
 8000838:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800083c:	210c      	movs	r1, #12
 800083e:	4c46      	ldr	r4, [pc, #280]	; (8000958 <HAL_RCC_OscConfig+0x454>)
 8000840:	6862      	ldr	r2, [r4, #4]
 8000842:	400a      	ands	r2, r1
 8000844:	428a      	cmp	r2, r1
 8000846:	d009      	beq.n	800085c <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000848:	6863      	ldr	r3, [r4, #4]
 800084a:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800084c:	2b08      	cmp	r3, #8
 800084e:	d10e      	bne.n	800086e <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000850:	22c0      	movs	r2, #192	; 0xc0
 8000852:	6863      	ldr	r3, [r4, #4]
 8000854:	0252      	lsls	r2, r2, #9
 8000856:	4013      	ands	r3, r2
 8000858:	4293      	cmp	r3, r2
 800085a:	d108      	bne.n	800086e <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800085c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800085e:	03db      	lsls	r3, r3, #15
 8000860:	d400      	bmi.n	8000864 <HAL_RCC_OscConfig+0x360>
 8000862:	e683      	b.n	800056c <HAL_RCC_OscConfig+0x68>
 8000864:	6a2b      	ldr	r3, [r5, #32]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d000      	beq.n	800086c <HAL_RCC_OscConfig+0x368>
 800086a:	e69d      	b.n	80005a8 <HAL_RCC_OscConfig+0xa4>
 800086c:	e67e      	b.n	800056c <HAL_RCC_OscConfig+0x68>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800086e:	6a2b      	ldr	r3, [r5, #32]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d011      	beq.n	8000898 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_HSI48_ENABLE();
 8000874:	2680      	movs	r6, #128	; 0x80
 8000876:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000878:	0276      	lsls	r6, r6, #9
 800087a:	4333      	orrs	r3, r6
 800087c:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 800087e:	f7ff fd0b 	bl	8000298 <HAL_GetTick>
 8000882:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000884:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000886:	4233      	tst	r3, r6
 8000888:	d000      	beq.n	800088c <HAL_RCC_OscConfig+0x388>
 800088a:	e66f      	b.n	800056c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800088c:	f7ff fd04 	bl	8000298 <HAL_GetTick>
 8000890:	1bc0      	subs	r0, r0, r7
 8000892:	2802      	cmp	r0, #2
 8000894:	d9f6      	bls.n	8000884 <HAL_RCC_OscConfig+0x380>
 8000896:	e69f      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI48_DISABLE();
 8000898:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800089a:	4a30      	ldr	r2, [pc, #192]	; (800095c <HAL_RCC_OscConfig+0x458>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800089c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 800089e:	4013      	ands	r3, r2
 80008a0:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 80008a2:	f7ff fcf9 	bl	8000298 <HAL_GetTick>
 80008a6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80008a8:	0276      	lsls	r6, r6, #9
 80008aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80008ac:	4233      	tst	r3, r6
 80008ae:	d100      	bne.n	80008b2 <HAL_RCC_OscConfig+0x3ae>
 80008b0:	e65c      	b.n	800056c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80008b2:	f7ff fcf1 	bl	8000298 <HAL_GetTick>
 80008b6:	1bc0      	subs	r0, r0, r7
 80008b8:	2802      	cmp	r0, #2
 80008ba:	d9f6      	bls.n	80008aa <HAL_RCC_OscConfig+0x3a6>
 80008bc:	e68c      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008be:	220c      	movs	r2, #12
 80008c0:	4c25      	ldr	r4, [pc, #148]	; (8000958 <HAL_RCC_OscConfig+0x454>)
 80008c2:	6863      	ldr	r3, [r4, #4]
 80008c4:	4013      	ands	r3, r2
 80008c6:	2b08      	cmp	r3, #8
 80008c8:	d100      	bne.n	80008cc <HAL_RCC_OscConfig+0x3c8>
 80008ca:	e66d      	b.n	80005a8 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_PLL_DISABLE();
 80008cc:	6823      	ldr	r3, [r4, #0]
 80008ce:	4a24      	ldr	r2, [pc, #144]	; (8000960 <HAL_RCC_OscConfig+0x45c>)
 80008d0:	4013      	ands	r3, r2
 80008d2:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008d4:	2902      	cmp	r1, #2
 80008d6:	d12f      	bne.n	8000938 <HAL_RCC_OscConfig+0x434>
        tickstart = HAL_GetTick();
 80008d8:	f7ff fcde 	bl	8000298 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008dc:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80008de:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008e0:	04b6      	lsls	r6, r6, #18
 80008e2:	6823      	ldr	r3, [r4, #0]
 80008e4:	4233      	tst	r3, r6
 80008e6:	d121      	bne.n	800092c <HAL_RCC_OscConfig+0x428>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008e8:	220f      	movs	r2, #15
 80008ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008ec:	4393      	bics	r3, r2
 80008ee:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80008f0:	4313      	orrs	r3, r2
 80008f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008f4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80008f6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80008f8:	6862      	ldr	r2, [r4, #4]
 80008fa:	430b      	orrs	r3, r1
 80008fc:	4919      	ldr	r1, [pc, #100]	; (8000964 <HAL_RCC_OscConfig+0x460>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008fe:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000900:	400a      	ands	r2, r1
 8000902:	4313      	orrs	r3, r2
 8000904:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	6822      	ldr	r2, [r4, #0]
 800090a:	045b      	lsls	r3, r3, #17
 800090c:	4313      	orrs	r3, r2
 800090e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000910:	f7ff fcc2 	bl	8000298 <HAL_GetTick>
 8000914:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000916:	04ad      	lsls	r5, r5, #18
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	422b      	tst	r3, r5
 800091c:	d000      	beq.n	8000920 <HAL_RCC_OscConfig+0x41c>
 800091e:	e629      	b.n	8000574 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000920:	f7ff fcba 	bl	8000298 <HAL_GetTick>
 8000924:	1b80      	subs	r0, r0, r6
 8000926:	2802      	cmp	r0, #2
 8000928:	d9f6      	bls.n	8000918 <HAL_RCC_OscConfig+0x414>
 800092a:	e655      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800092c:	f7ff fcb4 	bl	8000298 <HAL_GetTick>
 8000930:	1bc0      	subs	r0, r0, r7
 8000932:	2802      	cmp	r0, #2
 8000934:	d9d5      	bls.n	80008e2 <HAL_RCC_OscConfig+0x3de>
 8000936:	e64f      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000938:	f7ff fcae 	bl	8000298 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800093c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800093e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000940:	04ad      	lsls	r5, r5, #18
 8000942:	6823      	ldr	r3, [r4, #0]
 8000944:	422b      	tst	r3, r5
 8000946:	d100      	bne.n	800094a <HAL_RCC_OscConfig+0x446>
 8000948:	e614      	b.n	8000574 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800094a:	f7ff fca5 	bl	8000298 <HAL_GetTick>
 800094e:	1b80      	subs	r0, r0, r6
 8000950:	2802      	cmp	r0, #2
 8000952:	d9f6      	bls.n	8000942 <HAL_RCC_OscConfig+0x43e>
 8000954:	e640      	b.n	80005d8 <HAL_RCC_OscConfig+0xd4>
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	40021000 	.word	0x40021000
 800095c:	fffeffff 	.word	0xfffeffff
 8000960:	feffffff 	.word	0xfeffffff
 8000964:	ffc27fff 	.word	0xffc27fff

08000968 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000968:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800096a:	4c19      	ldr	r4, [pc, #100]	; (80009d0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 800096c:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800096e:	2210      	movs	r2, #16
 8000970:	0021      	movs	r1, r4
 8000972:	4668      	mov	r0, sp
 8000974:	f000 fd6e 	bl	8001454 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000978:	0021      	movs	r1, r4
 800097a:	ad04      	add	r5, sp, #16
 800097c:	2210      	movs	r2, #16
 800097e:	3110      	adds	r1, #16
 8000980:	0028      	movs	r0, r5
 8000982:	f000 fd67 	bl	8001454 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000986:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000988:	4e12      	ldr	r6, [pc, #72]	; (80009d4 <HAL_RCC_GetSysClockFreq+0x6c>)
 800098a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800098c:	401a      	ands	r2, r3
 800098e:	2a08      	cmp	r2, #8
 8000990:	d004      	beq.n	800099c <HAL_RCC_GetSysClockFreq+0x34>
 8000992:	2a0c      	cmp	r2, #12
 8000994:	d11a      	bne.n	80009cc <HAL_RCC_GetSysClockFreq+0x64>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8000996:	4810      	ldr	r0, [pc, #64]	; (80009d8 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000998:	b008      	add	sp, #32
 800099a:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800099c:	200f      	movs	r0, #15
 800099e:	466a      	mov	r2, sp
 80009a0:	0c99      	lsrs	r1, r3, #18
 80009a2:	4001      	ands	r1, r0
 80009a4:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80009a6:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80009a8:	4002      	ands	r2, r0
 80009aa:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80009ac:	22c0      	movs	r2, #192	; 0xc0
 80009ae:	2080      	movs	r0, #128	; 0x80
 80009b0:	0252      	lsls	r2, r2, #9
 80009b2:	4013      	ands	r3, r2
 80009b4:	0240      	lsls	r0, r0, #9
 80009b6:	4283      	cmp	r3, r0
 80009b8:	d101      	bne.n	80009be <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80009ba:	4808      	ldr	r0, [pc, #32]	; (80009dc <HAL_RCC_GetSysClockFreq+0x74>)
 80009bc:	e002      	b.n	80009c4 <HAL_RCC_GetSysClockFreq+0x5c>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d1fb      	bne.n	80009ba <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 80009c2:	4805      	ldr	r0, [pc, #20]	; (80009d8 <HAL_RCC_GetSysClockFreq+0x70>)
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80009c4:	f7ff fbb2 	bl	800012c <__udivsi3>
 80009c8:	4360      	muls	r0, r4
 80009ca:	e7e5      	b.n	8000998 <HAL_RCC_GetSysClockFreq+0x30>
      sysclockfreq = HSE_VALUE;
 80009cc:	4803      	ldr	r0, [pc, #12]	; (80009dc <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80009ce:	e7e3      	b.n	8000998 <HAL_RCC_GetSysClockFreq+0x30>
 80009d0:	08001480 	.word	0x08001480
 80009d4:	40021000 	.word	0x40021000
 80009d8:	02dc6c00 	.word	0x02dc6c00
 80009dc:	007a1200 	.word	0x007a1200

080009e0 <HAL_RCC_ClockConfig>:
{
 80009e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009e2:	2201      	movs	r2, #1
 80009e4:	4c4f      	ldr	r4, [pc, #316]	; (8000b24 <HAL_RCC_ClockConfig+0x144>)
{
 80009e6:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009e8:	6823      	ldr	r3, [r4, #0]
{
 80009ea:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009ec:	4013      	ands	r3, r2
 80009ee:	428b      	cmp	r3, r1
 80009f0:	d31f      	bcc.n	8000a32 <HAL_RCC_ClockConfig+0x52>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009f2:	6832      	ldr	r2, [r6, #0]
 80009f4:	0793      	lsls	r3, r2, #30
 80009f6:	d428      	bmi.n	8000a4a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009f8:	07d3      	lsls	r3, r2, #31
 80009fa:	d42e      	bmi.n	8000a5a <HAL_RCC_ClockConfig+0x7a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80009fc:	2301      	movs	r3, #1
 80009fe:	6822      	ldr	r2, [r4, #0]
 8000a00:	9901      	ldr	r1, [sp, #4]
 8000a02:	401a      	ands	r2, r3
 8000a04:	4291      	cmp	r1, r2
 8000a06:	d200      	bcs.n	8000a0a <HAL_RCC_ClockConfig+0x2a>
 8000a08:	e07e      	b.n	8000b08 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a0a:	6833      	ldr	r3, [r6, #0]
 8000a0c:	4c46      	ldr	r4, [pc, #280]	; (8000b28 <HAL_RCC_ClockConfig+0x148>)
 8000a0e:	075b      	lsls	r3, r3, #29
 8000a10:	d500      	bpl.n	8000a14 <HAL_RCC_ClockConfig+0x34>
 8000a12:	e080      	b.n	8000b16 <HAL_RCC_ClockConfig+0x136>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000a14:	f7ff ffa8 	bl	8000968 <HAL_RCC_GetSysClockFreq>
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	4a44      	ldr	r2, [pc, #272]	; (8000b2c <HAL_RCC_ClockConfig+0x14c>)
 8000a1c:	061b      	lsls	r3, r3, #24
 8000a1e:	0f1b      	lsrs	r3, r3, #28
 8000a20:	5cd3      	ldrb	r3, [r2, r3]
 8000a22:	40d8      	lsrs	r0, r3
 8000a24:	4b42      	ldr	r3, [pc, #264]	; (8000b30 <HAL_RCC_ClockConfig+0x150>)
 8000a26:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f7ff fc0b 	bl	8000244 <HAL_InitTick>
  return HAL_OK;
 8000a2e:	2000      	movs	r0, #0
 8000a30:	e00a      	b.n	8000a48 <HAL_RCC_ClockConfig+0x68>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a32:	6823      	ldr	r3, [r4, #0]
 8000a34:	9901      	ldr	r1, [sp, #4]
 8000a36:	4393      	bics	r3, r2
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a3c:	6823      	ldr	r3, [r4, #0]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	9a01      	ldr	r2, [sp, #4]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d0d5      	beq.n	80009f2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000a46:	2001      	movs	r0, #1
}
 8000a48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a4a:	20f0      	movs	r0, #240	; 0xf0
 8000a4c:	4936      	ldr	r1, [pc, #216]	; (8000b28 <HAL_RCC_ClockConfig+0x148>)
 8000a4e:	684b      	ldr	r3, [r1, #4]
 8000a50:	4383      	bics	r3, r0
 8000a52:	68b0      	ldr	r0, [r6, #8]
 8000a54:	4303      	orrs	r3, r0
 8000a56:	604b      	str	r3, [r1, #4]
 8000a58:	e7ce      	b.n	80009f8 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a5a:	6872      	ldr	r2, [r6, #4]
 8000a5c:	4d32      	ldr	r5, [pc, #200]	; (8000b28 <HAL_RCC_ClockConfig+0x148>)
 8000a5e:	2a01      	cmp	r2, #1
 8000a60:	d11a      	bne.n	8000a98 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	039b      	lsls	r3, r3, #14
 8000a66:	d5ee      	bpl.n	8000a46 <HAL_RCC_ClockConfig+0x66>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a68:	2103      	movs	r1, #3
 8000a6a:	686b      	ldr	r3, [r5, #4]
 8000a6c:	438b      	bics	r3, r1
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000a72:	f7ff fc11 	bl	8000298 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a76:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000a78:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d11c      	bne.n	8000ab8 <HAL_RCC_ClockConfig+0xd8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a7e:	220c      	movs	r2, #12
 8000a80:	686b      	ldr	r3, [r5, #4]
 8000a82:	4013      	ands	r3, r2
 8000a84:	2b04      	cmp	r3, #4
 8000a86:	d0b9      	beq.n	80009fc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a88:	f7ff fc06 	bl	8000298 <HAL_GetTick>
 8000a8c:	4b29      	ldr	r3, [pc, #164]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
 8000a8e:	1bc0      	subs	r0, r0, r7
 8000a90:	4298      	cmp	r0, r3
 8000a92:	d9f4      	bls.n	8000a7e <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8000a94:	2003      	movs	r0, #3
 8000a96:	e7d7      	b.n	8000a48 <HAL_RCC_ClockConfig+0x68>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a98:	2a02      	cmp	r2, #2
 8000a9a:	d103      	bne.n	8000aa4 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a9c:	682b      	ldr	r3, [r5, #0]
 8000a9e:	019b      	lsls	r3, r3, #6
 8000aa0:	d4e2      	bmi.n	8000a68 <HAL_RCC_ClockConfig+0x88>
 8000aa2:	e7d0      	b.n	8000a46 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000aa4:	2a03      	cmp	r2, #3
 8000aa6:	d103      	bne.n	8000ab0 <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000aa8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000aaa:	03db      	lsls	r3, r3, #15
 8000aac:	d4dc      	bmi.n	8000a68 <HAL_RCC_ClockConfig+0x88>
 8000aae:	e7ca      	b.n	8000a46 <HAL_RCC_ClockConfig+0x66>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ab0:	682b      	ldr	r3, [r5, #0]
 8000ab2:	079b      	lsls	r3, r3, #30
 8000ab4:	d4d8      	bmi.n	8000a68 <HAL_RCC_ClockConfig+0x88>
 8000ab6:	e7c6      	b.n	8000a46 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d10b      	bne.n	8000ad4 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000abc:	220c      	movs	r2, #12
 8000abe:	686b      	ldr	r3, [r5, #4]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	2b08      	cmp	r3, #8
 8000ac4:	d09a      	beq.n	80009fc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ac6:	f7ff fbe7 	bl	8000298 <HAL_GetTick>
 8000aca:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
 8000acc:	1bc0      	subs	r0, r0, r7
 8000ace:	4298      	cmp	r0, r3
 8000ad0:	d9f4      	bls.n	8000abc <HAL_RCC_ClockConfig+0xdc>
 8000ad2:	e7df      	b.n	8000a94 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d011      	beq.n	8000afc <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ad8:	220c      	movs	r2, #12
 8000ada:	686b      	ldr	r3, [r5, #4]
 8000adc:	4213      	tst	r3, r2
 8000ade:	d100      	bne.n	8000ae2 <HAL_RCC_ClockConfig+0x102>
 8000ae0:	e78c      	b.n	80009fc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae2:	f7ff fbd9 	bl	8000298 <HAL_GetTick>
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
 8000ae8:	1bc0      	subs	r0, r0, r7
 8000aea:	4298      	cmp	r0, r3
 8000aec:	d9f4      	bls.n	8000ad8 <HAL_RCC_ClockConfig+0xf8>
 8000aee:	e7d1      	b.n	8000a94 <HAL_RCC_ClockConfig+0xb4>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000af0:	f7ff fbd2 	bl	8000298 <HAL_GetTick>
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
 8000af6:	1bc0      	subs	r0, r0, r7
 8000af8:	4298      	cmp	r0, r3
 8000afa:	d8cb      	bhi.n	8000a94 <HAL_RCC_ClockConfig+0xb4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000afc:	220c      	movs	r2, #12
 8000afe:	686b      	ldr	r3, [r5, #4]
 8000b00:	4013      	ands	r3, r2
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d1f4      	bne.n	8000af0 <HAL_RCC_ClockConfig+0x110>
 8000b06:	e779      	b.n	80009fc <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b08:	6822      	ldr	r2, [r4, #0]
 8000b0a:	439a      	bics	r2, r3
 8000b0c:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b0e:	6822      	ldr	r2, [r4, #0]
 8000b10:	421a      	tst	r2, r3
 8000b12:	d198      	bne.n	8000a46 <HAL_RCC_ClockConfig+0x66>
 8000b14:	e779      	b.n	8000a0a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b16:	6863      	ldr	r3, [r4, #4]
 8000b18:	4a07      	ldr	r2, [pc, #28]	; (8000b38 <HAL_RCC_ClockConfig+0x158>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	68f2      	ldr	r2, [r6, #12]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	6063      	str	r3, [r4, #4]
 8000b22:	e777      	b.n	8000a14 <HAL_RCC_ClockConfig+0x34>
 8000b24:	40022000 	.word	0x40022000
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	080014af 	.word	0x080014af
 8000b30:	20000000 	.word	0x20000000
 8000b34:	00001388 	.word	0x00001388
 8000b38:	fffff8ff 	.word	0xfffff8ff

08000b3c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000b3c:	4b01      	ldr	r3, [pc, #4]	; (8000b44 <HAL_RCC_GetHCLKFreq+0x8>)
 8000b3e:	6818      	ldr	r0, [r3, #0]
}
 8000b40:	4770      	bx	lr
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	20000000 	.word	0x20000000

08000b48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000b48:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000b4a:	4a05      	ldr	r2, [pc, #20]	; (8000b60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	055b      	lsls	r3, r3, #21
 8000b50:	0f5b      	lsrs	r3, r3, #29
 8000b52:	5cd3      	ldrb	r3, [r2, r3]
 8000b54:	4a03      	ldr	r2, [pc, #12]	; (8000b64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000b56:	6810      	ldr	r0, [r2, #0]
 8000b58:	40d8      	lsrs	r0, r3
}    
 8000b5a:	4770      	bx	lr
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	080014bf 	.word	0x080014bf
 8000b64:	20000000 	.word	0x20000000

08000b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000b6a:	6803      	ldr	r3, [r0, #0]
{
 8000b6c:	b085      	sub	sp, #20
 8000b6e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000b70:	03db      	lsls	r3, r3, #15
 8000b72:	d528      	bpl.n	8000bc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b74:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000b76:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b78:	4c44      	ldr	r4, [pc, #272]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000b7a:	0552      	lsls	r2, r2, #21
 8000b7c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000b7e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b80:	4213      	tst	r3, r2
 8000b82:	d108      	bne.n	8000b96 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000b84:	69e3      	ldr	r3, [r4, #28]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	61e3      	str	r3, [r4, #28]
 8000b8a:	69e3      	ldr	r3, [r4, #28]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	9303      	str	r3, [sp, #12]
 8000b90:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000b92:	2301      	movs	r3, #1
 8000b94:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b96:	2780      	movs	r7, #128	; 0x80
 8000b98:	4e3d      	ldr	r6, [pc, #244]	; (8000c90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8000b9a:	007f      	lsls	r7, r7, #1
 8000b9c:	6833      	ldr	r3, [r6, #0]
 8000b9e:	423b      	tst	r3, r7
 8000ba0:	d041      	beq.n	8000c26 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000ba2:	22c0      	movs	r2, #192	; 0xc0
 8000ba4:	6a23      	ldr	r3, [r4, #32]
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4013      	ands	r3, r2
 8000baa:	4e3a      	ldr	r6, [pc, #232]	; (8000c94 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000bac:	d14d      	bne.n	8000c4a <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000bae:	6a23      	ldr	r3, [r4, #32]
 8000bb0:	401e      	ands	r6, r3
 8000bb2:	686b      	ldr	r3, [r5, #4]
 8000bb4:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000bb6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000bb8:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d103      	bne.n	8000bc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bbe:	69e3      	ldr	r3, [r4, #28]
 8000bc0:	4a35      	ldr	r2, [pc, #212]	; (8000c98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000bc6:	682b      	ldr	r3, [r5, #0]
 8000bc8:	07da      	lsls	r2, r3, #31
 8000bca:	d506      	bpl.n	8000bda <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000bcc:	2003      	movs	r0, #3
 8000bce:	492f      	ldr	r1, [pc, #188]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000bd0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000bd2:	4382      	bics	r2, r0
 8000bd4:	68a8      	ldr	r0, [r5, #8]
 8000bd6:	4302      	orrs	r2, r0
 8000bd8:	630a      	str	r2, [r1, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8000bda:	079a      	lsls	r2, r3, #30
 8000bdc:	d506      	bpl.n	8000bec <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8000bde:	492b      	ldr	r1, [pc, #172]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000be0:	482e      	ldr	r0, [pc, #184]	; (8000c9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8000be2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000be4:	4002      	ands	r2, r0
 8000be6:	68e8      	ldr	r0, [r5, #12]
 8000be8:	4302      	orrs	r2, r0
 8000bea:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8000bec:	035a      	lsls	r2, r3, #13
 8000bee:	d506      	bpl.n	8000bfe <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8000bf0:	4926      	ldr	r1, [pc, #152]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000bf2:	482b      	ldr	r0, [pc, #172]	; (8000ca0 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8000bf4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000bf6:	4002      	ands	r2, r0
 8000bf8:	6928      	ldr	r0, [r5, #16]
 8000bfa:	4302      	orrs	r2, r0
 8000bfc:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000bfe:	069a      	lsls	r2, r3, #26
 8000c00:	d506      	bpl.n	8000c10 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000c02:	2010      	movs	r0, #16
 8000c04:	4921      	ldr	r1, [pc, #132]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000c06:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000c08:	4382      	bics	r2, r0
 8000c0a:	6968      	ldr	r0, [r5, #20]
 8000c0c:	4302      	orrs	r2, r0
 8000c0e:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000c10:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000c12:	055b      	lsls	r3, r3, #21
 8000c14:	d517      	bpl.n	8000c46 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000c16:	2140      	movs	r1, #64	; 0x40
 8000c18:	4a1c      	ldr	r2, [pc, #112]	; (8000c8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8000c1a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000c1c:	438b      	bics	r3, r1
 8000c1e:	69a9      	ldr	r1, [r5, #24]
 8000c20:	430b      	orrs	r3, r1
 8000c22:	6313      	str	r3, [r2, #48]	; 0x30
 8000c24:	e00f      	b.n	8000c46 <HAL_RCCEx_PeriphCLKConfig+0xde>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c26:	6833      	ldr	r3, [r6, #0]
 8000c28:	433b      	orrs	r3, r7
 8000c2a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000c2c:	f7ff fb34 	bl	8000298 <HAL_GetTick>
 8000c30:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c32:	6833      	ldr	r3, [r6, #0]
 8000c34:	423b      	tst	r3, r7
 8000c36:	d1b4      	bne.n	8000ba2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c38:	f7ff fb2e 	bl	8000298 <HAL_GetTick>
 8000c3c:	9b01      	ldr	r3, [sp, #4]
 8000c3e:	1ac0      	subs	r0, r0, r3
 8000c40:	2864      	cmp	r0, #100	; 0x64
 8000c42:	d9f6      	bls.n	8000c32 <HAL_RCCEx_PeriphCLKConfig+0xca>
          return HAL_TIMEOUT;
 8000c44:	2003      	movs	r0, #3
}
 8000c46:	b005      	add	sp, #20
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000c4a:	6869      	ldr	r1, [r5, #4]
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d0ad      	beq.n	8000bae <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c52:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c54:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c56:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c58:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c5a:	025b      	lsls	r3, r3, #9
 8000c5c:	4303      	orrs	r3, r0
 8000c5e:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c60:	6a23      	ldr	r3, [r4, #32]
 8000c62:	4810      	ldr	r0, [pc, #64]	; (8000ca4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c64:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c66:	4003      	ands	r3, r0
 8000c68:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000c6a:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000c6c:	07d3      	lsls	r3, r2, #31
 8000c6e:	d59e      	bpl.n	8000bae <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000c70:	f7ff fb12 	bl	8000298 <HAL_GetTick>
 8000c74:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c76:	2202      	movs	r2, #2
 8000c78:	6a23      	ldr	r3, [r4, #32]
 8000c7a:	4213      	tst	r3, r2
 8000c7c:	d197      	bne.n	8000bae <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c7e:	f7ff fb0b 	bl	8000298 <HAL_GetTick>
 8000c82:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8000c84:	1bc0      	subs	r0, r0, r7
 8000c86:	4298      	cmp	r0, r3
 8000c88:	d9f5      	bls.n	8000c76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8000c8a:	e7db      	b.n	8000c44 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	40007000 	.word	0x40007000
 8000c94:	fffffcff 	.word	0xfffffcff
 8000c98:	efffffff 	.word	0xefffffff
 8000c9c:	fffcffff 	.word	0xfffcffff
 8000ca0:	fff3ffff 	.word	0xfff3ffff
 8000ca4:	fffeffff 	.word	0xfffeffff
 8000ca8:	00001388 	.word	0x00001388

08000cac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000cac:	b570      	push	{r4, r5, r6, lr}
 8000cae:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000cb0:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000cb2:	69c3      	ldr	r3, [r0, #28]
 8000cb4:	6882      	ldr	r2, [r0, #8]
 8000cb6:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000cb8:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000cba:	4302      	orrs	r2, r0
 8000cbc:	6960      	ldr	r0, [r4, #20]
 8000cbe:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000cc0:	485c      	ldr	r0, [pc, #368]	; (8000e34 <UART_SetConfig+0x188>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000cc2:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000cc4:	4001      	ands	r1, r0
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000cca:	686a      	ldr	r2, [r5, #4]
 8000ccc:	495a      	ldr	r1, [pc, #360]	; (8000e38 <UART_SetConfig+0x18c>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000cce:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000cd0:	400a      	ands	r2, r1
 8000cd2:	68e1      	ldr	r1, [r4, #12]
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	606a      	str	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000cd8:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000cda:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000cdc:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000cde:	4857      	ldr	r0, [pc, #348]	; (8000e3c <UART_SetConfig+0x190>)
 8000ce0:	4001      	ands	r1, r0
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000ce6:	4a56      	ldr	r2, [pc, #344]	; (8000e40 <UART_SetConfig+0x194>)
 8000ce8:	4295      	cmp	r5, r2
 8000cea:	d112      	bne.n	8000d12 <UART_SetConfig+0x66>
 8000cec:	2103      	movs	r1, #3
 8000cee:	4a55      	ldr	r2, [pc, #340]	; (8000e44 <UART_SetConfig+0x198>)
 8000cf0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000cf2:	400a      	ands	r2, r1
 8000cf4:	4954      	ldr	r1, [pc, #336]	; (8000e48 <UART_SetConfig+0x19c>)
 8000cf6:	5c88      	ldrb	r0, [r1, r2]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	0212      	lsls	r2, r2, #8
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d05c      	beq.n	8000dba <UART_SetConfig+0x10e>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8000d00:	2808      	cmp	r0, #8
 8000d02:	d81a      	bhi.n	8000d3a <UART_SetConfig+0x8e>
 8000d04:	f7ff fa08 	bl	8000118 <__gnu_thumb1_case_uqi>
 8000d08:	19261978 	.word	0x19261978
 8000d0c:	1919197d 	.word	0x1919197d
 8000d10:	80          	.byte	0x80
 8000d11:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000d12:	4a4e      	ldr	r2, [pc, #312]	; (8000e4c <UART_SetConfig+0x1a0>)
 8000d14:	4295      	cmp	r5, r2
 8000d16:	d127      	bne.n	8000d68 <UART_SetConfig+0xbc>
 8000d18:	21c0      	movs	r1, #192	; 0xc0
 8000d1a:	2080      	movs	r0, #128	; 0x80
 8000d1c:	4a49      	ldr	r2, [pc, #292]	; (8000e44 <UART_SetConfig+0x198>)
 8000d1e:	0289      	lsls	r1, r1, #10
 8000d20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d22:	0240      	lsls	r0, r0, #9
 8000d24:	400a      	ands	r2, r1
 8000d26:	4282      	cmp	r2, r0
 8000d28:	d100      	bne.n	8000d2c <UART_SetConfig+0x80>
 8000d2a:	e072      	b.n	8000e12 <UART_SetConfig+0x166>
 8000d2c:	d807      	bhi.n	8000d3e <UART_SetConfig+0x92>
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	d039      	beq.n	8000da6 <UART_SetConfig+0xfa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	0212      	lsls	r2, r2, #8
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d05b      	beq.n	8000df2 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8000d3a:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8000d3c:	e058      	b.n	8000df0 <UART_SetConfig+0x144>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000d3e:	2080      	movs	r0, #128	; 0x80
 8000d40:	0280      	lsls	r0, r0, #10
 8000d42:	4282      	cmp	r2, r0
 8000d44:	d100      	bne.n	8000d48 <UART_SetConfig+0x9c>
 8000d46:	e06b      	b.n	8000e20 <UART_SetConfig+0x174>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	d1f2      	bne.n	8000d32 <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000d4c:	2280      	movs	r2, #128	; 0x80
 8000d4e:	0212      	lsls	r2, r2, #8
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d03b      	beq.n	8000dcc <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8000d54:	6861      	ldr	r1, [r4, #4]
 8000d56:	4b3e      	ldr	r3, [pc, #248]	; (8000e50 <UART_SetConfig+0x1a4>)
 8000d58:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000d5a:	18c0      	adds	r0, r0, r3
 8000d5c:	f7ff f9e6 	bl	800012c <__udivsi3>
 8000d60:	b280      	uxth	r0, r0
 8000d62:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8000d64:	2000      	movs	r0, #0
        break;
 8000d66:	e043      	b.n	8000df0 <UART_SetConfig+0x144>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000d68:	4a3a      	ldr	r2, [pc, #232]	; (8000e54 <UART_SetConfig+0x1a8>)
 8000d6a:	4295      	cmp	r5, r2
 8000d6c:	d10c      	bne.n	8000d88 <UART_SetConfig+0xdc>
 8000d6e:	21c0      	movs	r1, #192	; 0xc0
 8000d70:	2080      	movs	r0, #128	; 0x80
 8000d72:	4a34      	ldr	r2, [pc, #208]	; (8000e44 <UART_SetConfig+0x198>)
 8000d74:	0309      	lsls	r1, r1, #12
 8000d76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d78:	02c0      	lsls	r0, r0, #11
 8000d7a:	400a      	ands	r2, r1
 8000d7c:	4282      	cmp	r2, r0
 8000d7e:	d048      	beq.n	8000e12 <UART_SetConfig+0x166>
 8000d80:	d9d5      	bls.n	8000d2e <UART_SetConfig+0x82>
 8000d82:	2080      	movs	r0, #128	; 0x80
 8000d84:	0300      	lsls	r0, r0, #12
 8000d86:	e7dc      	b.n	8000d42 <UART_SetConfig+0x96>
 8000d88:	4a33      	ldr	r2, [pc, #204]	; (8000e58 <UART_SetConfig+0x1ac>)
 8000d8a:	4295      	cmp	r5, r2
 8000d8c:	d00b      	beq.n	8000da6 <UART_SetConfig+0xfa>
 8000d8e:	4a33      	ldr	r2, [pc, #204]	; (8000e5c <UART_SetConfig+0x1b0>)
 8000d90:	4295      	cmp	r5, r2
 8000d92:	d008      	beq.n	8000da6 <UART_SetConfig+0xfa>
 8000d94:	4a32      	ldr	r2, [pc, #200]	; (8000e60 <UART_SetConfig+0x1b4>)
 8000d96:	4295      	cmp	r5, r2
 8000d98:	d005      	beq.n	8000da6 <UART_SetConfig+0xfa>
 8000d9a:	4a32      	ldr	r2, [pc, #200]	; (8000e64 <UART_SetConfig+0x1b8>)
 8000d9c:	4295      	cmp	r5, r2
 8000d9e:	d002      	beq.n	8000da6 <UART_SetConfig+0xfa>
 8000da0:	4a31      	ldr	r2, [pc, #196]	; (8000e68 <UART_SetConfig+0x1bc>)
 8000da2:	4295      	cmp	r5, r2
 8000da4:	d1c5      	bne.n	8000d32 <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000da6:	2280      	movs	r2, #128	; 0x80
 8000da8:	0212      	lsls	r2, r2, #8
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d124      	bne.n	8000df8 <UART_SetConfig+0x14c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000dae:	f7ff fecb 	bl	8000b48 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000db2:	6863      	ldr	r3, [r4, #4]
 8000db4:	0040      	lsls	r0, r0, #1
 8000db6:	085b      	lsrs	r3, r3, #1
 8000db8:	e00b      	b.n	8000dd2 <UART_SetConfig+0x126>
    switch (clocksource)
 8000dba:	2808      	cmp	r0, #8
 8000dbc:	d819      	bhi.n	8000df2 <UART_SetConfig+0x146>
 8000dbe:	f7ff f9a1 	bl	8000104 <__gnu_thumb1_case_sqi>
 8000dc2:	18f6      	.short	0x18f6
 8000dc4:	182c1805 	.word	0x182c1805
 8000dc8:	1818      	.short	0x1818
 8000dca:	33          	.byte	0x33
 8000dcb:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000dcc:	6863      	ldr	r3, [r4, #4]
 8000dce:	0858      	lsrs	r0, r3, #1
 8000dd0:	4b26      	ldr	r3, [pc, #152]	; (8000e6c <UART_SetConfig+0x1c0>)
 8000dd2:	18c0      	adds	r0, r0, r3
 8000dd4:	6861      	ldr	r1, [r4, #4]
 8000dd6:	f7ff f9a9 	bl	800012c <__udivsi3>
 8000dda:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000ddc:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000dde:	220f      	movs	r2, #15
 8000de0:	0019      	movs	r1, r3
 8000de2:	4391      	bics	r1, r2
 8000de4:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000de6:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8000de8:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000dea:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000dec:	4313      	orrs	r3, r2
 8000dee:	60cb      	str	r3, [r1, #12]

}
 8000df0:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8000df2:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8000df4:	2300      	movs	r3, #0
 8000df6:	e7f2      	b.n	8000dde <UART_SetConfig+0x132>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000df8:	f7ff fea6 	bl	8000b48 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000dfc:	6861      	ldr	r1, [r4, #4]
 8000dfe:	084b      	lsrs	r3, r1, #1
 8000e00:	e7ab      	b.n	8000d5a <UART_SetConfig+0xae>
 8000e02:	f7ff fdb1 	bl	8000968 <HAL_RCC_GetSysClockFreq>
 8000e06:	e7f9      	b.n	8000dfc <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000e08:	2380      	movs	r3, #128	; 0x80
 8000e0a:	6861      	ldr	r1, [r4, #4]
 8000e0c:	021b      	lsls	r3, r3, #8
 8000e0e:	0848      	lsrs	r0, r1, #1
 8000e10:	e7a3      	b.n	8000d5a <UART_SetConfig+0xae>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	0212      	lsls	r2, r2, #8
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d1f3      	bne.n	8000e02 <UART_SetConfig+0x156>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000e1a:	f7ff fda5 	bl	8000968 <HAL_RCC_GetSysClockFreq>
 8000e1e:	e7c8      	b.n	8000db2 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e20:	2280      	movs	r2, #128	; 0x80
 8000e22:	0212      	lsls	r2, r2, #8
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d1ef      	bne.n	8000e08 <UART_SetConfig+0x15c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000e28:	6863      	ldr	r3, [r4, #4]
 8000e2a:	0858      	lsrs	r0, r3, #1
 8000e2c:	2380      	movs	r3, #128	; 0x80
 8000e2e:	025b      	lsls	r3, r3, #9
 8000e30:	e7cf      	b.n	8000dd2 <UART_SetConfig+0x126>
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	efff69f3 	.word	0xefff69f3
 8000e38:	ffffcfff 	.word	0xffffcfff
 8000e3c:	fffff4ff 	.word	0xfffff4ff
 8000e40:	40013800 	.word	0x40013800
 8000e44:	40021000 	.word	0x40021000
 8000e48:	080014a0 	.word	0x080014a0
 8000e4c:	40004400 	.word	0x40004400
 8000e50:	007a1200 	.word	0x007a1200
 8000e54:	40004800 	.word	0x40004800
 8000e58:	40004c00 	.word	0x40004c00
 8000e5c:	40005000 	.word	0x40005000
 8000e60:	40011400 	.word	0x40011400
 8000e64:	40011800 	.word	0x40011800
 8000e68:	40011c00 	.word	0x40011c00
 8000e6c:	00f42400 	.word	0x00f42400

08000e70 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000e70:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000e72:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000e74:	07da      	lsls	r2, r3, #31
 8000e76:	d506      	bpl.n	8000e86 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8000e78:	6801      	ldr	r1, [r0, #0]
 8000e7a:	4c28      	ldr	r4, [pc, #160]	; (8000f1c <UART_AdvFeatureConfig+0xac>)
 8000e7c:	684a      	ldr	r2, [r1, #4]
 8000e7e:	4022      	ands	r2, r4
 8000e80:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8000e82:	4322      	orrs	r2, r4
 8000e84:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8000e86:	079a      	lsls	r2, r3, #30
 8000e88:	d506      	bpl.n	8000e98 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8000e8a:	6801      	ldr	r1, [r0, #0]
 8000e8c:	4c24      	ldr	r4, [pc, #144]	; (8000f20 <UART_AdvFeatureConfig+0xb0>)
 8000e8e:	684a      	ldr	r2, [r1, #4]
 8000e90:	4022      	ands	r2, r4
 8000e92:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000e94:	4322      	orrs	r2, r4
 8000e96:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8000e98:	075a      	lsls	r2, r3, #29
 8000e9a:	d506      	bpl.n	8000eaa <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8000e9c:	6801      	ldr	r1, [r0, #0]
 8000e9e:	4c21      	ldr	r4, [pc, #132]	; (8000f24 <UART_AdvFeatureConfig+0xb4>)
 8000ea0:	684a      	ldr	r2, [r1, #4]
 8000ea2:	4022      	ands	r2, r4
 8000ea4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8000ea6:	4322      	orrs	r2, r4
 8000ea8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8000eaa:	071a      	lsls	r2, r3, #28
 8000eac:	d506      	bpl.n	8000ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8000eae:	6801      	ldr	r1, [r0, #0]
 8000eb0:	4c1d      	ldr	r4, [pc, #116]	; (8000f28 <UART_AdvFeatureConfig+0xb8>)
 8000eb2:	684a      	ldr	r2, [r1, #4]
 8000eb4:	4022      	ands	r2, r4
 8000eb6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000eb8:	4322      	orrs	r2, r4
 8000eba:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8000ebc:	06da      	lsls	r2, r3, #27
 8000ebe:	d506      	bpl.n	8000ece <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8000ec0:	6801      	ldr	r1, [r0, #0]
 8000ec2:	4c1a      	ldr	r4, [pc, #104]	; (8000f2c <UART_AdvFeatureConfig+0xbc>)
 8000ec4:	688a      	ldr	r2, [r1, #8]
 8000ec6:	4022      	ands	r2, r4
 8000ec8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8000eca:	4322      	orrs	r2, r4
 8000ecc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8000ece:	069a      	lsls	r2, r3, #26
 8000ed0:	d506      	bpl.n	8000ee0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8000ed2:	6801      	ldr	r1, [r0, #0]
 8000ed4:	4c16      	ldr	r4, [pc, #88]	; (8000f30 <UART_AdvFeatureConfig+0xc0>)
 8000ed6:	688a      	ldr	r2, [r1, #8]
 8000ed8:	4022      	ands	r2, r4
 8000eda:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8000edc:	4322      	orrs	r2, r4
 8000ede:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8000ee0:	065a      	lsls	r2, r3, #25
 8000ee2:	d510      	bpl.n	8000f06 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8000ee4:	6801      	ldr	r1, [r0, #0]
 8000ee6:	4d13      	ldr	r5, [pc, #76]	; (8000f34 <UART_AdvFeatureConfig+0xc4>)
 8000ee8:	684a      	ldr	r2, [r1, #4]
 8000eea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000eec:	402a      	ands	r2, r5
 8000eee:	4322      	orrs	r2, r4
 8000ef0:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8000ef2:	2280      	movs	r2, #128	; 0x80
 8000ef4:	0352      	lsls	r2, r2, #13
 8000ef6:	4294      	cmp	r4, r2
 8000ef8:	d105      	bne.n	8000f06 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8000efa:	684a      	ldr	r2, [r1, #4]
 8000efc:	4c0e      	ldr	r4, [pc, #56]	; (8000f38 <UART_AdvFeatureConfig+0xc8>)
 8000efe:	4022      	ands	r2, r4
 8000f00:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000f02:	4322      	orrs	r2, r4
 8000f04:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8000f06:	061b      	lsls	r3, r3, #24
 8000f08:	d506      	bpl.n	8000f18 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8000f0a:	6802      	ldr	r2, [r0, #0]
 8000f0c:	490b      	ldr	r1, [pc, #44]	; (8000f3c <UART_AdvFeatureConfig+0xcc>)
 8000f0e:	6853      	ldr	r3, [r2, #4]
 8000f10:	400b      	ands	r3, r1
 8000f12:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000f14:	430b      	orrs	r3, r1
 8000f16:	6053      	str	r3, [r2, #4]
  }
}
 8000f18:	bd30      	pop	{r4, r5, pc}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	fffdffff 	.word	0xfffdffff
 8000f20:	fffeffff 	.word	0xfffeffff
 8000f24:	fffbffff 	.word	0xfffbffff
 8000f28:	ffff7fff 	.word	0xffff7fff
 8000f2c:	ffffefff 	.word	0xffffefff
 8000f30:	ffffdfff 	.word	0xffffdfff
 8000f34:	ffefffff 	.word	0xffefffff
 8000f38:	ff9fffff 	.word	0xff9fffff
 8000f3c:	fff7ffff 	.word	0xfff7ffff

08000f40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f42:	0004      	movs	r4, r0
 8000f44:	000e      	movs	r6, r1
 8000f46:	0015      	movs	r5, r2
 8000f48:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000f4a:	6822      	ldr	r2, [r4, #0]
 8000f4c:	69d3      	ldr	r3, [r2, #28]
 8000f4e:	4033      	ands	r3, r6
 8000f50:	1b9b      	subs	r3, r3, r6
 8000f52:	4259      	negs	r1, r3
 8000f54:	414b      	adcs	r3, r1
 8000f56:	42ab      	cmp	r3, r5
 8000f58:	d001      	beq.n	8000f5e <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	e018      	b.n	8000f90 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8000f5e:	9b06      	ldr	r3, [sp, #24]
 8000f60:	3301      	adds	r3, #1
 8000f62:	d0f3      	beq.n	8000f4c <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f64:	9b06      	ldr	r3, [sp, #24]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d113      	bne.n	8000f92 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f6a:	6823      	ldr	r3, [r4, #0]
 8000f6c:	490c      	ldr	r1, [pc, #48]	; (8000fa0 <UART_WaitOnFlagUntilTimeout+0x60>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8000f70:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f72:	400a      	ands	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	31a3      	adds	r1, #163	; 0xa3
 8000f7a:	31ff      	adds	r1, #255	; 0xff
 8000f7c:	438a      	bics	r2, r1
 8000f7e:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8000f80:	0022      	movs	r2, r4
 8000f82:	2320      	movs	r3, #32
 8000f84:	3269      	adds	r2, #105	; 0x69
 8000f86:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8000f88:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	3468      	adds	r4, #104	; 0x68
 8000f8e:	7023      	strb	r3, [r4, #0]
}
 8000f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f92:	f7ff f981 	bl	8000298 <HAL_GetTick>
 8000f96:	9b06      	ldr	r3, [sp, #24]
 8000f98:	1bc0      	subs	r0, r0, r7
 8000f9a:	4283      	cmp	r3, r0
 8000f9c:	d2d5      	bcs.n	8000f4a <UART_WaitOnFlagUntilTimeout+0xa>
 8000f9e:	e7e4      	b.n	8000f6a <UART_WaitOnFlagUntilTimeout+0x2a>
 8000fa0:	fffffe5f 	.word	0xfffffe5f

08000fa4 <HAL_UART_Transmit>:
{
 8000fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8000fa6:	0007      	movs	r7, r0
{
 8000fa8:	b085      	sub	sp, #20
 8000faa:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8000fac:	3769      	adds	r7, #105	; 0x69
 8000fae:	783b      	ldrb	r3, [r7, #0]
{
 8000fb0:	0004      	movs	r4, r0
 8000fb2:	000d      	movs	r5, r1
 8000fb4:	0016      	movs	r6, r2
    return HAL_BUSY;
 8000fb6:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8000fb8:	2b20      	cmp	r3, #32
 8000fba:	d146      	bne.n	800104a <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8000fbc:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000fbe:	2900      	cmp	r1, #0
 8000fc0:	d043      	beq.n	800104a <HAL_UART_Transmit+0xa6>
 8000fc2:	2a00      	cmp	r2, #0
 8000fc4:	d041      	beq.n	800104a <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000fc6:	2380      	movs	r3, #128	; 0x80
 8000fc8:	68a2      	ldr	r2, [r4, #8]
 8000fca:	015b      	lsls	r3, r3, #5
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d104      	bne.n	8000fda <HAL_UART_Transmit+0x36>
 8000fd0:	6923      	ldr	r3, [r4, #16]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8000fd6:	4201      	tst	r1, r0
 8000fd8:	d137      	bne.n	800104a <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8000fda:	0023      	movs	r3, r4
 8000fdc:	3368      	adds	r3, #104	; 0x68
 8000fde:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8000fe0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8000fe2:	2a01      	cmp	r2, #1
 8000fe4:	d031      	beq.n	800104a <HAL_UART_Transmit+0xa6>
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000fee:	3321      	adds	r3, #33	; 0x21
 8000ff0:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8000ff2:	f7ff f951 	bl	8000298 <HAL_GetTick>
    huart->TxXferSize = Size;
 8000ff6:	0023      	movs	r3, r4
 8000ff8:	3350      	adds	r3, #80	; 0x50
 8000ffa:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8000ffc:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000ffe:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001000:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001002:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001004:	0021      	movs	r1, r4
 8001006:	3152      	adds	r1, #82	; 0x52
 8001008:	880a      	ldrh	r2, [r1, #0]
 800100a:	b292      	uxth	r2, r2
 800100c:	2a00      	cmp	r2, #0
 800100e:	d10d      	bne.n	800102c <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001010:	9b03      	ldr	r3, [sp, #12]
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	0020      	movs	r0, r4
 8001018:	9b02      	ldr	r3, [sp, #8]
 800101a:	f7ff ff91 	bl	8000f40 <UART_WaitOnFlagUntilTimeout>
 800101e:	2800      	cmp	r0, #0
 8001020:	d112      	bne.n	8001048 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8001022:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001024:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8001026:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 8001028:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800102a:	e00e      	b.n	800104a <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 800102c:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800102e:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001030:	3b01      	subs	r3, #1
 8001032:	b29b      	uxth	r3, r3
 8001034:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001036:	9b03      	ldr	r3, [sp, #12]
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	0020      	movs	r0, r4
 800103e:	9b02      	ldr	r3, [sp, #8]
 8001040:	f7ff ff7e 	bl	8000f40 <UART_WaitOnFlagUntilTimeout>
 8001044:	2800      	cmp	r0, #0
 8001046:	d002      	beq.n	800104e <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8001048:	2003      	movs	r0, #3
}
 800104a:	b005      	add	sp, #20
 800104c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800104e:	68a3      	ldr	r3, [r4, #8]
 8001050:	6822      	ldr	r2, [r4, #0]
 8001052:	42b3      	cmp	r3, r6
 8001054:	d108      	bne.n	8001068 <HAL_UART_Transmit+0xc4>
 8001056:	6923      	ldr	r3, [r4, #16]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d105      	bne.n	8001068 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800105c:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 800105e:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001060:	05db      	lsls	r3, r3, #23
 8001062:	0ddb      	lsrs	r3, r3, #23
 8001064:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8001066:	e7cd      	b.n	8001004 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001068:	782b      	ldrb	r3, [r5, #0]
 800106a:	3501      	adds	r5, #1
 800106c:	8513      	strh	r3, [r2, #40]	; 0x28
 800106e:	e7c9      	b.n	8001004 <HAL_UART_Transmit+0x60>

08001070 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001070:	2300      	movs	r3, #0
{
 8001072:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001074:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001076:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001078:	f7ff f90e 	bl	8000298 <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	4a19      	ldr	r2, [pc, #100]	; (80010e4 <UART_CheckIdleState+0x74>)
  tickstart = HAL_GetTick();
 8001080:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001082:	4293      	cmp	r3, r2
 8001084:	d00e      	beq.n	80010a4 <UART_CheckIdleState+0x34>
 8001086:	4a18      	ldr	r2, [pc, #96]	; (80010e8 <UART_CheckIdleState+0x78>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d00b      	beq.n	80010a4 <UART_CheckIdleState+0x34>
 800108c:	4a17      	ldr	r2, [pc, #92]	; (80010ec <UART_CheckIdleState+0x7c>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d008      	beq.n	80010a4 <UART_CheckIdleState+0x34>
  huart->gState  = HAL_UART_STATE_READY;
 8001092:	0022      	movs	r2, r4
 8001094:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001096:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001098:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 800109a:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800109c:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800109e:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 80010a0:	7020      	strb	r0, [r4, #0]
}
 80010a2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	071b      	lsls	r3, r3, #28
 80010a8:	d40f      	bmi.n	80010ca <UART_CheckIdleState+0x5a>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	075b      	lsls	r3, r3, #29
 80010b0:	d5ef      	bpl.n	8001092 <UART_CheckIdleState+0x22>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80010b2:	2180      	movs	r1, #128	; 0x80
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <UART_CheckIdleState+0x80>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	03c9      	lsls	r1, r1, #15
 80010bc:	002b      	movs	r3, r5
 80010be:	0020      	movs	r0, r4
 80010c0:	f7ff ff3e 	bl	8000f40 <UART_WaitOnFlagUntilTimeout>
 80010c4:	2800      	cmp	r0, #0
 80010c6:	d10b      	bne.n	80010e0 <UART_CheckIdleState+0x70>
 80010c8:	e7e3      	b.n	8001092 <UART_CheckIdleState+0x22>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80010ca:	2180      	movs	r1, #128	; 0x80
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <UART_CheckIdleState+0x80>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	0389      	lsls	r1, r1, #14
 80010d4:	002b      	movs	r3, r5
 80010d6:	0020      	movs	r0, r4
 80010d8:	f7ff ff32 	bl	8000f40 <UART_WaitOnFlagUntilTimeout>
 80010dc:	2800      	cmp	r0, #0
 80010de:	d0e4      	beq.n	80010aa <UART_CheckIdleState+0x3a>
        return HAL_TIMEOUT;
 80010e0:	2003      	movs	r0, #3
 80010e2:	e7de      	b.n	80010a2 <UART_CheckIdleState+0x32>
 80010e4:	40013800 	.word	0x40013800
 80010e8:	40004400 	.word	0x40004400
 80010ec:	40004800 	.word	0x40004800
 80010f0:	01ffffff 	.word	0x01ffffff

080010f4 <HAL_UART_Init>:
{
 80010f4:	b570      	push	{r4, r5, r6, lr}
 80010f6:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80010f8:	d101      	bne.n	80010fe <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80010fa:	2001      	movs	r0, #1
}
 80010fc:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80010fe:	0005      	movs	r5, r0
 8001100:	3569      	adds	r5, #105	; 0x69
 8001102:	782b      	ldrb	r3, [r5, #0]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d104      	bne.n	8001114 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800110a:	0002      	movs	r2, r0
 800110c:	3268      	adds	r2, #104	; 0x68
 800110e:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001110:	f000 f8f8 	bl	8001304 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001114:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001116:	2101      	movs	r1, #1
 8001118:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800111a:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800111c:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800111e:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001120:	438b      	bics	r3, r1
 8001122:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001124:	f7ff fdc2 	bl	8000cac <UART_SetConfig>
 8001128:	2801      	cmp	r0, #1
 800112a:	d0e6      	beq.n	80010fa <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800112c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800112e:	2b00      	cmp	r3, #0
 8001130:	d002      	beq.n	8001138 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8001132:	0020      	movs	r0, r4
 8001134:	f7ff fe9c 	bl	8000e70 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	4908      	ldr	r1, [pc, #32]	; (800115c <HAL_UART_Init+0x68>)
 800113c:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800113e:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001140:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001142:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001144:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	438a      	bics	r2, r1
 800114a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800114c:	2201      	movs	r2, #1
 800114e:	6819      	ldr	r1, [r3, #0]
 8001150:	430a      	orrs	r2, r1
 8001152:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001154:	f7ff ff8c 	bl	8001070 <UART_CheckIdleState>
 8001158:	e7d0      	b.n	80010fc <HAL_UART_Init+0x8>
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	ffffb7ff 	.word	0xffffb7ff

08001160 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001160:	2310      	movs	r3, #16
{
 8001162:	b530      	push	{r4, r5, lr}
 8001164:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001166:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	021b      	lsls	r3, r3, #8
 800116c:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800116e:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001170:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001172:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001174:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001176:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001178:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800117c:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800117e:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8001180:	9517      	str	r5, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001182:	f7ff f9bf 	bl	8000504 <HAL_RCC_OscConfig>
 8001186:	2800      	cmp	r0, #0
 8001188:	d000      	beq.n	800118c <SystemClock_Config+0x2c>
 800118a:	e7fe      	b.n	800118a <SystemClock_Config+0x2a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001190:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001192:	0029      	movs	r1, r5
 8001194:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001196:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001198:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800119a:	f7ff fc21 	bl	80009e0 <HAL_RCC_ClockConfig>
 800119e:	2800      	cmp	r0, #0
 80011a0:	d000      	beq.n	80011a4 <SystemClock_Config+0x44>
 80011a2:	e7fe      	b.n	80011a2 <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011a4:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a6:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011a8:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011aa:	f7ff fcdd 	bl	8000b68 <HAL_RCCEx_PeriphCLKConfig>
 80011ae:	1e04      	subs	r4, r0, #0
 80011b0:	d000      	beq.n	80011b4 <SystemClock_Config+0x54>
 80011b2:	e7fe      	b.n	80011b2 <SystemClock_Config+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80011b4:	f7ff fcc2 	bl	8000b3c <HAL_RCC_GetHCLKFreq>
 80011b8:	21fa      	movs	r1, #250	; 0xfa
 80011ba:	0089      	lsls	r1, r1, #2
 80011bc:	f7fe ffb6 	bl	800012c <__udivsi3>
 80011c0:	f7ff f8b0 	bl	8000324 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80011c4:	2004      	movs	r0, #4
 80011c6:	f7ff f8c7 	bl	8000358 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011ca:	2001      	movs	r0, #1
 80011cc:	0022      	movs	r2, r4
 80011ce:	0021      	movs	r1, r4
 80011d0:	4240      	negs	r0, r0
 80011d2:	f7ff f877 	bl	80002c4 <HAL_NVIC_SetPriority>
}
 80011d6:	b019      	add	sp, #100	; 0x64
 80011d8:	bd30      	pop	{r4, r5, pc}
	...

080011dc <main>:
{
 80011dc:	b530      	push	{r4, r5, lr}
 80011de:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80011e0:	f7ff f842 	bl	8000268 <HAL_Init>
  SystemClock_Config();
 80011e4:	f7ff ffbc 	bl	8001160 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e8:	2080      	movs	r0, #128	; 0x80
 80011ea:	4b2c      	ldr	r3, [pc, #176]	; (800129c <main+0xc0>)
 80011ec:	0300      	lsls	r0, r0, #12
 80011ee:	6959      	ldr	r1, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	4301      	orrs	r1, r0
 80011f4:	6159      	str	r1, [r3, #20]
 80011f6:	695a      	ldr	r2, [r3, #20]
 80011f8:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011fa:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fc:	9200      	str	r2, [sp, #0]
 80011fe:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001200:	6959      	ldr	r1, [r3, #20]
 8001202:	03c0      	lsls	r0, r0, #15
 8001204:	4301      	orrs	r1, r0
 8001206:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120e:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001210:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001212:	9201      	str	r2, [sp, #4]
 8001214:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001218:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	430a      	orrs	r2, r1
 800121c:	615a      	str	r2, [r3, #20]
 800121e:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001220:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	400b      	ands	r3, r1
 8001224:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001226:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001228:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800122a:	f7ff f965 	bl	80004f8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	019b      	lsls	r3, r3, #6
 8001232:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <main+0xc4>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001236:	a903      	add	r1, sp, #12
 8001238:	481a      	ldr	r0, [pc, #104]	; (80012a4 <main+0xc8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800123a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800123e:	f7ff f89f 	bl	8000380 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001242:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001244:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin;
 8001246:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001248:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124a:	3b1f      	subs	r3, #31
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800124c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001254:	f7ff f894 	bl	8000380 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001258:	4c13      	ldr	r4, [pc, #76]	; (80012a8 <main+0xcc>)
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <main+0xd0>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800125c:	0020      	movs	r0, r4
  huart2.Instance = USART2;
 800125e:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 115200;
 8001260:	23e1      	movs	r3, #225	; 0xe1
 8001262:	025b      	lsls	r3, r3, #9
 8001264:	6063      	str	r3, [r4, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001266:	230c      	movs	r3, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001268:	60a5      	str	r5, [r4, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800126a:	60e5      	str	r5, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800126c:	6125      	str	r5, [r4, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800126e:	6163      	str	r3, [r4, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001270:	61a5      	str	r5, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001272:	61e5      	str	r5, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001274:	6225      	str	r5, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001276:	6265      	str	r5, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001278:	f7ff ff3c 	bl	80010f4 <HAL_UART_Init>
 800127c:	42a8      	cmp	r0, r5
 800127e:	d10b      	bne.n	8001298 <main+0xbc>
	  HAL_Delay(1000);
 8001280:	25fa      	movs	r5, #250	; 0xfa
 8001282:	00ad      	lsls	r5, r5, #2
	  HAL_UART_Transmit(&huart2, "\r\n", sizeof("\r\n"), 10);
 8001284:	230a      	movs	r3, #10
 8001286:	220b      	movs	r2, #11
 8001288:	4909      	ldr	r1, [pc, #36]	; (80012b0 <main+0xd4>)
 800128a:	0020      	movs	r0, r4
 800128c:	f7ff fe8a 	bl	8000fa4 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8001290:	0028      	movs	r0, r5
 8001292:	f7ff f807 	bl	80002a4 <HAL_Delay>
 8001296:	e7f5      	b.n	8001284 <main+0xa8>
 8001298:	e7fe      	b.n	8001298 <main+0xbc>
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	40021000 	.word	0x40021000
 80012a0:	10210000 	.word	0x10210000
 80012a4:	48000800 	.word	0x48000800
 80012a8:	20000024 	.word	0x20000024
 80012ac:	40004400 	.word	0x40004400
 80012b0:	080014a4 	.word	0x080014a4

080012b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	2001      	movs	r0, #1
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <HAL_MspInit+0x4c>)
 80012ba:	6999      	ldr	r1, [r3, #24]
 80012bc:	4301      	orrs	r1, r0
 80012be:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4002      	ands	r2, r0
 80012c8:	9200      	str	r2, [sp, #0]
 80012ca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012cc:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80012ce:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	430a      	orrs	r2, r1
 80012d2:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80012d4:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d6:	69db      	ldr	r3, [r3, #28]
 80012d8:	400b      	ands	r3, r1
 80012da:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80012dc:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80012e0:	f7fe fff0 	bl	80002c4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2002      	movs	r0, #2
 80012e8:	0011      	movs	r1, r2
 80012ea:	4240      	negs	r0, r0
 80012ec:	f7fe ffea 	bl	80002c4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2001      	movs	r0, #1
 80012f4:	0011      	movs	r1, r2
 80012f6:	4240      	negs	r0, r0
 80012f8:	f7fe ffe4 	bl	80002c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fc:	bd07      	pop	{r0, r1, r2, pc}
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	40021000 	.word	0x40021000

08001304 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001304:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <HAL_UART_MspInit+0x40>)
 8001308:	6802      	ldr	r2, [r0, #0]
 800130a:	429a      	cmp	r2, r3
 800130c:	d117      	bne.n	800133e <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800130e:	2080      	movs	r0, #128	; 0x80
 8001310:	4a0d      	ldr	r2, [pc, #52]	; (8001348 <HAL_UART_MspInit+0x44>)
 8001312:	0280      	lsls	r0, r0, #10
 8001314:	69d1      	ldr	r1, [r2, #28]
 8001316:	4301      	orrs	r1, r0
 8001318:	61d1      	str	r1, [r2, #28]
 800131a:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131c:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800131e:	4003      	ands	r3, r0
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001324:	230c      	movs	r3, #12
 8001326:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001328:	3b0a      	subs	r3, #10
 800132a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001336:	3301      	adds	r3, #1
 8001338:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f7ff f821 	bl	8000380 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800133e:	b007      	add	sp, #28
 8001340:	bd00      	pop	{pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	40004400 	.word	0x40004400
 8001348:	40021000 	.word	0x40021000

0800134c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800134c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800134e:	f7fe ff9b 	bl	8000288 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001352:	f7ff f810 	bl	8000376 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001356:	bd10      	pop	{r4, pc}

08001358 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001358:	2101      	movs	r1, #1
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800135c:	4811      	ldr	r0, [pc, #68]	; (80013a4 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	430a      	orrs	r2, r1
 8001362:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	4002      	ands	r2, r0
 8001368:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <SystemInit+0x50>)
 800136e:	4002      	ands	r2, r0
 8001370:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	480d      	ldr	r0, [pc, #52]	; (80013ac <SystemInit+0x54>)
 8001376:	4002      	ands	r2, r0
 8001378:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800137a:	685a      	ldr	r2, [r3, #4]
 800137c:	480c      	ldr	r0, [pc, #48]	; (80013b0 <SystemInit+0x58>)
 800137e:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001380:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001382:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001386:	4382      	bics	r2, r0
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 800138a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800138c:	4809      	ldr	r0, [pc, #36]	; (80013b4 <SystemInit+0x5c>)
 800138e:	4002      	ands	r2, r0
 8001390:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001394:	438a      	bics	r2, r1
 8001396:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]

}
 800139c:	4770      	bx	lr
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	40021000 	.word	0x40021000
 80013a4:	08ffb80c 	.word	0x08ffb80c
 80013a8:	fef6ffff 	.word	0xfef6ffff
 80013ac:	fffbffff 	.word	0xfffbffff
 80013b0:	ffc0ffff 	.word	0xffc0ffff
 80013b4:	fff0feac 	.word	0xfff0feac

080013b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013b8:	480d      	ldr	r0, [pc, #52]	; (80013f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013bc:	480d      	ldr	r0, [pc, #52]	; (80013f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013be:	490e      	ldr	r1, [pc, #56]	; (80013f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013c0:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <LoopForever+0xe>)
  movs r3, #0
 80013c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c4:	e002      	b.n	80013cc <LoopCopyDataInit>

080013c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ca:	3304      	adds	r3, #4

080013cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013d0:	d3f9      	bcc.n	80013c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013d2:	4a0b      	ldr	r2, [pc, #44]	; (8001400 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013d4:	4c0b      	ldr	r4, [pc, #44]	; (8001404 <LoopForever+0x16>)
  movs r3, #0
 80013d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d8:	e001      	b.n	80013de <LoopFillZerobss>

080013da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013dc:	3204      	adds	r2, #4

080013de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013e0:	d3fb      	bcc.n	80013da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80013e2:	f7ff ffb9 	bl	8001358 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80013e6:	f000 f811 	bl	800140c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ea:	f7ff fef7 	bl	80011dc <main>

080013ee <LoopForever>:

LoopForever:
    b LoopForever
 80013ee:	e7fe      	b.n	80013ee <LoopForever>
  ldr   r0, =_estack
 80013f0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80013f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80013fc:	080014d0 	.word	0x080014d0
  ldr r2, =_sbss
 8001400:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001404:	20000094 	.word	0x20000094

08001408 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001408:	e7fe      	b.n	8001408 <ADC1_COMP_IRQHandler>
	...

0800140c <__libc_init_array>:
 800140c:	b570      	push	{r4, r5, r6, lr}
 800140e:	2600      	movs	r6, #0
 8001410:	4d0c      	ldr	r5, [pc, #48]	; (8001444 <__libc_init_array+0x38>)
 8001412:	4c0d      	ldr	r4, [pc, #52]	; (8001448 <__libc_init_array+0x3c>)
 8001414:	1b64      	subs	r4, r4, r5
 8001416:	10a4      	asrs	r4, r4, #2
 8001418:	42a6      	cmp	r6, r4
 800141a:	d109      	bne.n	8001430 <__libc_init_array+0x24>
 800141c:	2600      	movs	r6, #0
 800141e:	f000 f823 	bl	8001468 <_init>
 8001422:	4d0a      	ldr	r5, [pc, #40]	; (800144c <__libc_init_array+0x40>)
 8001424:	4c0a      	ldr	r4, [pc, #40]	; (8001450 <__libc_init_array+0x44>)
 8001426:	1b64      	subs	r4, r4, r5
 8001428:	10a4      	asrs	r4, r4, #2
 800142a:	42a6      	cmp	r6, r4
 800142c:	d105      	bne.n	800143a <__libc_init_array+0x2e>
 800142e:	bd70      	pop	{r4, r5, r6, pc}
 8001430:	00b3      	lsls	r3, r6, #2
 8001432:	58eb      	ldr	r3, [r5, r3]
 8001434:	4798      	blx	r3
 8001436:	3601      	adds	r6, #1
 8001438:	e7ee      	b.n	8001418 <__libc_init_array+0xc>
 800143a:	00b3      	lsls	r3, r6, #2
 800143c:	58eb      	ldr	r3, [r5, r3]
 800143e:	4798      	blx	r3
 8001440:	3601      	adds	r6, #1
 8001442:	e7f2      	b.n	800142a <__libc_init_array+0x1e>
 8001444:	080014c8 	.word	0x080014c8
 8001448:	080014c8 	.word	0x080014c8
 800144c:	080014c8 	.word	0x080014c8
 8001450:	080014cc 	.word	0x080014cc

08001454 <memcpy>:
 8001454:	2300      	movs	r3, #0
 8001456:	b510      	push	{r4, lr}
 8001458:	429a      	cmp	r2, r3
 800145a:	d100      	bne.n	800145e <memcpy+0xa>
 800145c:	bd10      	pop	{r4, pc}
 800145e:	5ccc      	ldrb	r4, [r1, r3]
 8001460:	54c4      	strb	r4, [r0, r3]
 8001462:	3301      	adds	r3, #1
 8001464:	e7f8      	b.n	8001458 <memcpy+0x4>
	...

08001468 <_init>:
 8001468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800146e:	bc08      	pop	{r3}
 8001470:	469e      	mov	lr, r3
 8001472:	4770      	bx	lr

08001474 <_fini>:
 8001474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800147a:	bc08      	pop	{r3}
 800147c:	469e      	mov	lr, r3
 800147e:	4770      	bx	lr
