
Helios-MBMS-V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073d8  08000250  08000250  00001250  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08007628  08007628  00008628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a8  080077a8  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080077a8  080077a8  00009010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080077a8  080077a8  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a8  080077a8  000087a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077ac  080077ac  000087ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080077b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002be8  20000010  080077c0  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002bf8  080077c0  00009bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148eb  00000000  00000000  00009046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de6  00000000  00000000  0001d931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  00020718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d36  00000000  00000000  000218a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032bf6  00000000  00000000  000225de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149cb  00000000  00000000  000551d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cce4  00000000  00000000  00069b9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001a6883  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004734  00000000  00000000  001a690c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001ab040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000010 	.word	0x20000010
 800026c:	00000000 	.word	0x00000000
 8000270:	08007610 	.word	0x08007610

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000014 	.word	0x20000014
 800028c:	08007610 	.word	0x08007610

08000290 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */


	canTxQueueHandle = osMessageQueueNew(
 8000294:	4a1c      	ldr	r2, [pc, #112]	@ (8000308 <MX_FREERTOS_Init+0x78>)
 8000296:	214c      	movs	r1, #76	@ 0x4c
 8000298:	2008      	movs	r0, #8
 800029a:	f004 fcb6 	bl	8004c0a <osMessageQueueNew>
 800029e:	4603      	mov	r3, r0
 80002a0:	4a1a      	ldr	r2, [pc, #104]	@ (800030c <MX_FREERTOS_Init+0x7c>)
 80002a2:	6013      	str	r3, [r2, #0]
	    8,                     // max number of messages
	    sizeof(CANmsg),        // size of each message
	    &canTxQueue_attributes // attributes (or NULL)
	);

	canRxQueueHandle = osMessageQueueNew(
 80002a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000310 <MX_FREERTOS_Init+0x80>)
 80002a6:	214c      	movs	r1, #76	@ 0x4c
 80002a8:	2008      	movs	r0, #8
 80002aa:	f004 fcae 	bl	8004c0a <osMessageQueueNew>
 80002ae:	4603      	mov	r3, r0
 80002b0:	4a18      	ldr	r2, [pc, #96]	@ (8000314 <MX_FREERTOS_Init+0x84>)
 80002b2:	6013      	str	r3, [r2, #0]
			    8,                     // max number of messages
			    sizeof(CANmsg),        // size of each message
			    &canRxQueue_attributes // attributes (or NULL)
			);

	ContactorQueueHandle = osMessageQueueNew(
 80002b4:	4a18      	ldr	r2, [pc, #96]	@ (8000318 <MX_FREERTOS_Init+0x88>)
 80002b6:	214c      	movs	r1, #76	@ 0x4c
 80002b8:	2008      	movs	r0, #8
 80002ba:	f004 fca6 	bl	8004c0a <osMessageQueueNew>
 80002be:	4603      	mov	r3, r0
 80002c0:	4a16      	ldr	r2, [pc, #88]	@ (800031c <MX_FREERTOS_Init+0x8c>)
 80002c2:	6013      	str	r3, [r2, #0]
				    8,                     // max number of messages
				    sizeof(CANmsg),        // size of each message
				    &contactors_attributes // attributes (or NULL)
				);

	BatteryQueueHandle = osMessageQueueNew(
 80002c4:	4a16      	ldr	r2, [pc, #88]	@ (8000320 <MX_FREERTOS_Init+0x90>)
 80002c6:	214c      	movs	r1, #76	@ 0x4c
 80002c8:	2008      	movs	r0, #8
 80002ca:	f004 fc9e 	bl	8004c0a <osMessageQueueNew>
 80002ce:	4603      	mov	r3, r0
 80002d0:	4a14      	ldr	r2, [pc, #80]	@ (8000324 <MX_FREERTOS_Init+0x94>)
 80002d2:	6013      	str	r3, [r2, #0]
				    &battery_attributes // attributes (or NULL)
				);

  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80002d4:	4a14      	ldr	r2, [pc, #80]	@ (8000328 <MX_FREERTOS_Init+0x98>)
 80002d6:	2100      	movs	r1, #0
 80002d8:	4814      	ldr	r0, [pc, #80]	@ (800032c <MX_FREERTOS_Init+0x9c>)
 80002da:	f004 fbeb 	bl	8004ab4 <osThreadNew>
 80002de:	4603      	mov	r3, r0
 80002e0:	4a13      	ldr	r2, [pc, #76]	@ (8000330 <MX_FREERTOS_Init+0xa0>)
 80002e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  canTxTaskHandle = osThreadNew(CAN_Tx_Task, NULL, &canTxTask_attributes);
 80002e4:	4a13      	ldr	r2, [pc, #76]	@ (8000334 <MX_FREERTOS_Init+0xa4>)
 80002e6:	2100      	movs	r1, #0
 80002e8:	4813      	ldr	r0, [pc, #76]	@ (8000338 <MX_FREERTOS_Init+0xa8>)
 80002ea:	f004 fbe3 	bl	8004ab4 <osThreadNew>
 80002ee:	4603      	mov	r3, r0
 80002f0:	4a12      	ldr	r2, [pc, #72]	@ (800033c <MX_FREERTOS_Init+0xac>)
 80002f2:	6013      	str	r3, [r2, #0]
  canRxTaskHandle = osThreadNew(CAN_Rx_Task, NULL, &canRxTask_attributes);
 80002f4:	4a12      	ldr	r2, [pc, #72]	@ (8000340 <MX_FREERTOS_Init+0xb0>)
 80002f6:	2100      	movs	r1, #0
 80002f8:	4812      	ldr	r0, [pc, #72]	@ (8000344 <MX_FREERTOS_Init+0xb4>)
 80002fa:	f004 fbdb 	bl	8004ab4 <osThreadNew>
 80002fe:	4603      	mov	r3, r0
 8000300:	4a11      	ldr	r2, [pc, #68]	@ (8000348 <MX_FREERTOS_Init+0xb8>)
 8000302:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}
 8000308:	08007700 	.word	0x08007700
 800030c:	20000034 	.word	0x20000034
 8000310:	08007718 	.word	0x08007718
 8000314:	20000038 	.word	0x20000038
 8000318:	08007730 	.word	0x08007730
 800031c:	2000003c 	.word	0x2000003c
 8000320:	08007748 	.word	0x08007748
 8000324:	20000040 	.word	0x20000040
 8000328:	08007760 	.word	0x08007760
 800032c:	0800034d 	.word	0x0800034d
 8000330:	20000044 	.word	0x20000044
 8000334:	080076b8 	.word	0x080076b8
 8000338:	080004c1 	.word	0x080004c1
 800033c:	2000002c 	.word	0x2000002c
 8000340:	080076dc 	.word	0x080076dc
 8000344:	0800035f 	.word	0x0800035f
 8000348:	20000030 	.word	0x20000030

0800034c <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]


  for (;;)
  {

	  osDelay(1000);
 8000354:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000358:	f004 fc3d 	bl	8004bd6 <osDelay>
 800035c:	e7fa      	b.n	8000354 <StartDefaultTask+0x8>

0800035e <CAN_Rx_Task>:

volatile uint32_t orion_message_added=0;
static void CAN_Rx(void);

void CAN_Rx_Task(void *argument)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	b082      	sub	sp, #8
 8000362:	af00      	add	r7, sp, #0
 8000364:	6078      	str	r0, [r7, #4]
	(void)argument;
	for(;;)
	{//RTOS tasks run forever. CAN_Rx_Task will sit in this forever loop always checking for new CAN frames.
		CAN_Rx();
 8000366:	f000 f801 	bl	800036c <CAN_Rx>
 800036a:	e7fc      	b.n	8000366 <CAN_Rx_Task+0x8>

0800036c <CAN_Rx>:
	}
}

static void CAN_Rx()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b094      	sub	sp, #80	@ 0x50
 8000370:	af00      	add	r7, sp, #0


 CANmsg msg;

 osStatus_t status = osMessageQueueGet(canRxQueueHandle, &msg, 0, osWaitForever);
 8000372:	4b30      	ldr	r3, [pc, #192]	@ (8000434 <CAN_Rx+0xc8>)
 8000374:	6818      	ldr	r0, [r3, #0]
 8000376:	4639      	mov	r1, r7
 8000378:	f04f 33ff 	mov.w	r3, #4294967295
 800037c:	2200      	movs	r2, #0
 800037e:	f004 fd11 	bl	8004da4 <osMessageQueueGet>
 8000382:	64f8      	str	r0, [r7, #76]	@ 0x4c

 	 if(status != osOK)
 8000384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000386:	2b00      	cmp	r3, #0
 8000388:	d002      	beq.n	8000390 <CAN_Rx+0x24>
 	 {
 		 Error_Handler();
 800038a:	f000 fa03 	bl	8000794 <Error_Handler>

	// DEQUEUE
	// CHECK WHAT MSG IT IS (EID)
	// SPLIT INTO 2 DIFF QUEUES (contactors, battery/orion)

}
 800038e:	e04c      	b.n	800042a <CAN_Rx+0xbe>
 	 else if (status == osOK)
 8000390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000392:	2b00      	cmp	r3, #0
 8000394:	d149      	bne.n	800042a <CAN_Rx+0xbe>
 		 messages_got_yay++;
 8000396:	4b28      	ldr	r3, [pc, #160]	@ (8000438 <CAN_Rx+0xcc>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	3301      	adds	r3, #1
 800039c:	4a26      	ldr	r2, [pc, #152]	@ (8000438 <CAN_Rx+0xcc>)
 800039e:	6013      	str	r3, [r2, #0]
 		 if(msg.extendedID == PACK_INFO || msg.extendedID == TEMP_INFO || msg.extendedID == CELL_VOLTAGES || msg.extendedID == MIN_MAX_VOLTAGES )
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	f240 3202 	movw	r2, #770	@ 0x302
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d00d      	beq.n	80003c6 <CAN_Rx+0x5a>
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 80003b0:	d009      	beq.n	80003c6 <CAN_Rx+0x5a>
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	f240 3205 	movw	r2, #773	@ 0x305
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d004      	beq.n	80003c6 <CAN_Rx+0x5a>
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	f240 320a 	movw	r2, #778	@ 0x30a
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d117      	bne.n	80003f6 <CAN_Rx+0x8a>
 			 status = osMessageQueuePut(BatteryQueueHandle, &msg, 0, osWaitForever);
 80003c6:	4b1d      	ldr	r3, [pc, #116]	@ (800043c <CAN_Rx+0xd0>)
 80003c8:	6818      	ldr	r0, [r3, #0]
 80003ca:	4639      	mov	r1, r7
 80003cc:	f04f 33ff 	mov.w	r3, #4294967295
 80003d0:	2200      	movs	r2, #0
 80003d2:	f004 fc8d 	bl	8004cf0 <osMessageQueuePut>
 80003d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 			 if(status != osOK)
 80003d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d005      	beq.n	80003ea <CAN_Rx+0x7e>
 				 batteryqueuefull++;
 80003de:	4b18      	ldr	r3, [pc, #96]	@ (8000440 <CAN_Rx+0xd4>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	3301      	adds	r3, #1
 80003e4:	4a16      	ldr	r2, [pc, #88]	@ (8000440 <CAN_Rx+0xd4>)
 80003e6:	6013      	str	r3, [r2, #0]
 			 if(status != osOK)
 80003e8:	e01f      	b.n	800042a <CAN_Rx+0xbe>
				 orion_message_added++;
 80003ea:	4b16      	ldr	r3, [pc, #88]	@ (8000444 <CAN_Rx+0xd8>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	3301      	adds	r3, #1
 80003f0:	4a14      	ldr	r2, [pc, #80]	@ (8000444 <CAN_Rx+0xd8>)
 80003f2:	6013      	str	r3, [r2, #0]
 			 if(status != osOK)
 80003f4:	e019      	b.n	800042a <CAN_Rx+0xbe>
 		 else if((msg.extendedID & CONTACTOR_MASK) == CONTACTOR_HEARTBEAT)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80003fc:	f023 031f 	bic.w	r3, r3, #31
 8000400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000404:	d111      	bne.n	800042a <CAN_Rx+0xbe>
 			status = osMessageQueuePut(ContactorQueueHandle, &msg, 0, osWaitForever);
 8000406:	4b10      	ldr	r3, [pc, #64]	@ (8000448 <CAN_Rx+0xdc>)
 8000408:	6818      	ldr	r0, [r3, #0]
 800040a:	4639      	mov	r1, r7
 800040c:	f04f 33ff 	mov.w	r3, #4294967295
 8000410:	2200      	movs	r2, #0
 8000412:	f004 fc6d 	bl	8004cf0 <osMessageQueuePut>
 8000416:	64f8      	str	r0, [r7, #76]	@ 0x4c
 			if(status != osOK)
 8000418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800041a:	2b00      	cmp	r3, #0
 800041c:	d005      	beq.n	800042a <CAN_Rx+0xbe>
 			 	contactorqueuefull++;
 800041e:	4b0b      	ldr	r3, [pc, #44]	@ (800044c <CAN_Rx+0xe0>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	3301      	adds	r3, #1
 8000424:	4a09      	ldr	r2, [pc, #36]	@ (800044c <CAN_Rx+0xe0>)
 8000426:	6013      	str	r3, [r2, #0]
}
 8000428:	e7ff      	b.n	800042a <CAN_Rx+0xbe>
 800042a:	bf00      	nop
 800042c:	3750      	adds	r7, #80	@ 0x50
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	20000038 	.word	0x20000038
 8000438:	20000048 	.word	0x20000048
 800043c:	20000040 	.word	0x20000040
 8000440:	2000004c 	.word	0x2000004c
 8000444:	20000054 	.word	0x20000054
 8000448:	2000003c 	.word	0x2000003c
 800044c:	20000050 	.word	0x20000050

08000450 <CAN_Tx_Init>:
extern FDCAN_HandleTypeDef hfdcan1; //hfdcan defined in main.c

extern osMessageQueueId_t canTxQueueHandle; //defined in app_freertos.c

void CAN_Tx_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0

if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8000454:	4804      	ldr	r0, [pc, #16]	@ (8000468 <CAN_Tx_Init+0x18>)
 8000456:	f000 fef3 	bl	8001240 <HAL_FDCAN_Start>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <CAN_Tx_Init+0x14>
	{
	Error_Handler();
 8000460:	f000 f998 	bl	8000794 <Error_Handler>
	}
}
 8000464:	bf00      	nop
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000058 	.word	0x20000058

0800046c <CAN_Tx_Send>:
//Call HAL_FDCAN_AddMessageToTxFifoQ() to send the frame
//Return HAL status to verify

HAL_StatusTypeDef CAN_Tx_Send(const CANmsg *msg) //CANmsg in CAN.h contains IDS,DLC data payload

{
 800046c:	b580      	push	{r7, lr}
 800046e:	b08c      	sub	sp, #48	@ 0x30
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	FDCAN_TxHeaderTypeDef txHeader; //tells hardware how to send

	//ID Setup
	txHeader.Identifier				= msg -> extendedID;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	60fb      	str	r3, [r7, #12]
	txHeader.IdType					= FDCAN_EXTENDED_ID;
 800047a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800047e:	613b      	str	r3, [r7, #16]
	txHeader.TxFrameType			= FDCAN_DATA_FRAME; //normal data frame with a payload not a remote req
 8000480:	2300      	movs	r3, #0
 8000482:	617b      	str	r3, [r7, #20]

	//DLC(storing encoded FDCAN_DLC_BYTES_xx in msg->DLC)
	txHeader.DataLength				= msg -> DLC;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	61bb      	str	r3, [r7, #24]

	txHeader.ErrorStateIndicator	= FDCAN_ESI_ACTIVE; //says if transmitting node is error active or error passive
 800048a:	2300      	movs	r3, #0
 800048c:	61fb      	str	r3, [r7, #28]
	txHeader.BitRateSwitch			= FDCAN_BRS_OFF; //No bit rate switching. Dont switch to higher data rate, just keep one speed the whole frame.
 800048e:	2300      	movs	r3, #0
 8000490:	623b      	str	r3, [r7, #32]
	txHeader.FDFormat				= FDCAN_CLASSIC_CAN; //Using classical CAN FRAMES. 	If want support from 12-64 bytes use FDCAN_FD_CAN instead
 8000492:	2300      	movs	r3, #0
 8000494:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.TxEventFifoControl		= FDCAN_NO_TX_EVENTS; //dont log anything. BUT can log stuff about transmitted frames. If want to use FDCAN_STORE_TX_EVENTS, which sores an entry each time a frame is sent
 8000496:	2300      	movs	r3, #0
 8000498:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.MessageMarker 			=0; // dont bother tagging frame. BUT a tiny tag(few bits)  can be attatched to frame so when a TX event is generated it can be matched to th ftame. Essentially a tiny ID you assign per frame
 800049a:	2300      	movs	r3, #0
 800049c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	//send frame to the TX FIFO
	return HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, msg->data); //after call suceeds hardware will send frame out to the CAN BUS
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	f103 020c 	add.w	r2, r3, #12
 80004a4:	f107 030c 	add.w	r3, r7, #12
 80004a8:	4619      	mov	r1, r3
 80004aa:	4804      	ldr	r0, [pc, #16]	@ (80004bc <CAN_Tx_Send+0x50>)
 80004ac:	f000 fef0 	bl	8001290 <HAL_FDCAN_AddMessageToTxFifoQ>
 80004b0:	4603      	mov	r3, r0
	//&hfdcan1 pointer to global FDCAN handle in main.c. Tells HAL which CAN peripheral is being used(FDCAN1)
	//&txHeader points to FDCANTXHeaderTypeDef
	//msg -> data pointer to data in CANmsg struct
}
 80004b2:	4618      	mov	r0, r3
 80004b4:	3730      	adds	r7, #48	@ 0x30
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000058 	.word	0x20000058

080004c0 <CAN_Tx_Task>:

//Wait on canTxQueueHandle for CANmsg items and sends out one by one.

void CAN_Tx_Task(void *argument) //tasks run forever if theres nothing to return.
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b096      	sub	sp, #88	@ 0x58
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	{
		//wait for message to appear
		//osMessageQueueGet take one item out of the queue
		//osStatus_t_status just tells us if it worked
		//after this messag eis returned msg should hold one complete CAN frame to send
		osStatus_t status = osMessageQueueGet
 80004c8:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <CAN_Tx_Task+0x34>)
 80004ca:	6818      	ldr	r0, [r3, #0]
 80004cc:	f107 0108 	add.w	r1, r7, #8
 80004d0:	f04f 33ff 	mov.w	r3, #4294967295
 80004d4:	2200      	movs	r2, #0
 80004d6:	f004 fc65 	bl	8004da4 <osMessageQueueGet>
 80004da:	6578      	str	r0, [r7, #84]	@ 0x54
		NULL, //Not using any message priority feature
		osWaitForever //If queue empty block task unttil messgage is in queue
		);

		//status us what osMessageQueueGet returns
		if (status != osOK)
 80004dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d105      	bne.n	80004ee <CAN_Tx_Task+0x2e>
		{
			continue; //try again if queue fails. skips the rest of the loop body and goes back to the for(;;)

		}

		CAN_Tx_Send(&msg);
 80004e2:	f107 0308 	add.w	r3, r7, #8
 80004e6:	4618      	mov	r0, r3
 80004e8:	f7ff ffc0 	bl	800046c <CAN_Tx_Send>
 80004ec:	e7ec      	b.n	80004c8 <CAN_Tx_Task+0x8>
			continue; //try again if queue fails. skips the rest of the loop body and goes back to the for(;;)
 80004ee:	bf00      	nop
	{
 80004f0:	e7ea      	b.n	80004c8 <CAN_Tx_Task+0x8>
 80004f2:	bf00      	nop
 80004f4:	20000034 	.word	0x20000034

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f000 fab2 	bl	8000a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f81a 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 f92c 	bl	8000760 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000508:	f000 f878 	bl	80005fc <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  CAN_Tx_Init();
 800050c:	f7ff ffa0 	bl	8000450 <CAN_Tx_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000510:	f004 fa80 	bl	8004a14 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 8000514:	f7ff febc 	bl	8000290 <MX_FREERTOS_Init>

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000518:	2200      	movs	r2, #0
 800051a:	2101      	movs	r1, #1
 800051c:	4805      	ldr	r0, [pc, #20]	@ (8000534 <main+0x3c>)
 800051e:	f000 fefb 	bl	8001318 <HAL_FDCAN_ActivateNotification>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <main+0x34>
     {
         Error_Handler();
 8000528:	f000 f934 	bl	8000794 <Error_Handler>
     }

  /* Start scheduler */
  osKernelStart();
 800052c:	f004 fa98 	bl	8004a60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <main+0x38>
 8000534:	20000058 	.word	0x20000058

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b09c      	sub	sp, #112	@ 0x70
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0320 	add.w	r3, r7, #32
 8000542:	2250      	movs	r2, #80	@ 0x50
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f007 f827 	bl	800759a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	f107 0308 	add.w	r3, r7, #8
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
 800055a:	611a      	str	r2, [r3, #16]
 800055c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800055e:	4b25      	ldr	r3, [pc, #148]	@ (80005f4 <SystemClock_Config+0xbc>)
 8000560:	691b      	ldr	r3, [r3, #16]
 8000562:	4a24      	ldr	r2, [pc, #144]	@ (80005f4 <SystemClock_Config+0xbc>)
 8000564:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000568:	6113      	str	r3, [r2, #16]
 800056a:	4b22      	ldr	r3, [pc, #136]	@ (80005f4 <SystemClock_Config+0xbc>)
 800056c:	691b      	ldr	r3, [r3, #16]
 800056e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000576:	bf00      	nop
 8000578:	4b1e      	ldr	r3, [pc, #120]	@ (80005f4 <SystemClock_Config+0xbc>)
 800057a:	695b      	ldr	r3, [r3, #20]
 800057c:	f003 0308 	and.w	r3, r3, #8
 8000580:	2b08      	cmp	r3, #8
 8000582:	d1f9      	bne.n	8000578 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000584:	2303      	movs	r3, #3
 8000586:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
 8000588:	2300      	movs	r3, #0
 800058a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058c:	2301      	movs	r3, #1
 800058e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000590:	2308      	movs	r3, #8
 8000592:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000594:	2340      	movs	r3, #64	@ 0x40
 8000596:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000598:	2300      	movs	r3, #0
 800059a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059c:	f107 0320 	add.w	r3, r7, #32
 80005a0:	4618      	mov	r0, r3
 80005a2:	f001 f9db 	bl	800195c <HAL_RCC_OscConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005ac:	f000 f8f2 	bl	8000794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b0:	231f      	movs	r3, #31
 80005b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005b4:	2300      	movs	r3, #0
 80005b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b8:	2300      	movs	r3, #0
 80005ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	2101      	movs	r1, #1
 80005ce:	4618      	mov	r0, r3
 80005d0:	f001 fdfc 	bl	80021cc <HAL_RCC_ClockConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005da:	f000 f8db 	bl	8000794 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80005de:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <SystemClock_Config+0xc0>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a05      	ldr	r2, [pc, #20]	@ (80005f8 <SystemClock_Config+0xc0>)
 80005e4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80005e8:	6013      	str	r3, [r2, #0]
}
 80005ea:	bf00      	nop
 80005ec:	3770      	adds	r7, #112	@ 0x70
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	44020800 	.word	0x44020800
 80005f8:	40022000 	.word	0x40022000

080005fc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b098      	sub	sp, #96	@ 0x60
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000602:	4b54      	ldr	r3, [pc, #336]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000604:	4a54      	ldr	r2, [pc, #336]	@ (8000758 <MX_FDCAN1_Init+0x15c>)
 8000606:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000608:	4b52      	ldr	r3, [pc, #328]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800060e:	4b51      	ldr	r3, [pc, #324]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000614:	4b4f      	ldr	r3, [pc, #316]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800061a:	4b4e      	ldr	r3, [pc, #312]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800061c:	2200      	movs	r2, #0
 800061e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000620:	4b4c      	ldr	r3, [pc, #304]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000622:	2200      	movs	r2, #0
 8000624:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000626:	4b4b      	ldr	r3, [pc, #300]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000628:	2200      	movs	r2, #0
 800062a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800062c:	4b49      	ldr	r3, [pc, #292]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800062e:	2210      	movs	r2, #16
 8000630:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000632:	4b48      	ldr	r3, [pc, #288]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000634:	2201      	movs	r2, #1
 8000636:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000638:	4b46      	ldr	r3, [pc, #280]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800063a:	2201      	movs	r2, #1
 800063c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800063e:	4b45      	ldr	r3, [pc, #276]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000640:	2201      	movs	r2, #1
 8000642:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000644:	4b43      	ldr	r3, [pc, #268]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000646:	2201      	movs	r2, #1
 8000648:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800064a:	4b42      	ldr	r3, [pc, #264]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800064c:	2201      	movs	r2, #1
 800064e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000650:	4b40      	ldr	r3, [pc, #256]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000652:	2201      	movs	r2, #1
 8000654:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000656:	4b3f      	ldr	r3, [pc, #252]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000658:	2201      	movs	r2, #1
 800065a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800065c:	4b3d      	ldr	r3, [pc, #244]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800065e:	2200      	movs	r2, #0
 8000660:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 4; //there are 4 filters acting
 8000662:	4b3c      	ldr	r3, [pc, #240]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000664:	2204      	movs	r2, #4
 8000666:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000668:	4b3a      	ldr	r3, [pc, #232]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800066a:	2200      	movs	r2, #0
 800066c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800066e:	4839      	ldr	r0, [pc, #228]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 8000670:	f000 fc32 	bl	8000ed8 <HAL_FDCAN_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 800067a:	f000 f88b 	bl	8000794 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef packInfoFilter;

  packInfoFilter.IdType 			= FDCAN_EXTENDED_ID; //used in canmsg
 800067e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000682:	64bb      	str	r3, [r7, #72]	@ 0x48
  packInfoFilter.FilterIndex		= 0;
 8000684:	2300      	movs	r3, #0
 8000686:	64fb      	str	r3, [r7, #76]	@ 0x4c
  packInfoFilter.FilterType 		= FDCAN_FILTER_MASK;
 8000688:	2302      	movs	r3, #2
 800068a:	653b      	str	r3, [r7, #80]	@ 0x50
  packInfoFilter.FilterConfig	    = FDCAN_FILTER_TO_RXFIFO0;
 800068c:	2301      	movs	r3, #1
 800068e:	657b      	str	r3, [r7, #84]	@ 0x54
  packInfoFilter.FilterID1		    = PACK_INFO;
 8000690:	f240 3302 	movw	r3, #770	@ 0x302
 8000694:	65bb      	str	r3, [r7, #88]	@ 0x58
  packInfoFilter.FilterID2			= 0x1FFFFFFF;
 8000696:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800069a:	65fb      	str	r3, [r7, #92]	@ 0x5c
//STM32H5 stores ID as a normal 11-bit or 29-bit number in FILTERID1/FILTERID2 so >>13/<<3 not needed

  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &packInfoFilter) != HAL_OK)
 800069c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80006a0:	4619      	mov	r1, r3
 80006a2:	482c      	ldr	r0, [pc, #176]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 80006a4:	f000 fd72 	bl	800118c <HAL_FDCAN_ConfigFilter>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_FDCAN1_Init+0xb6>
  {
	  Error_Handler();
 80006ae:	f000 f871 	bl	8000794 <Error_Handler>
  }

  FDCAN_FilterTypeDef tempInfoFilter;
  tempInfoFilter.IdType 			= FDCAN_EXTENDED_ID; //used in canmsg
 80006b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006b6:	633b      	str	r3, [r7, #48]	@ 0x30
  tempInfoFilter.FilterIndex		= 1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	637b      	str	r3, [r7, #52]	@ 0x34
  tempInfoFilter.FilterType 		= FDCAN_FILTER_MASK;
 80006bc:	2302      	movs	r3, #2
 80006be:	63bb      	str	r3, [r7, #56]	@ 0x38
  tempInfoFilter.FilterConfig	    = FDCAN_FILTER_TO_RXFIFO0;
 80006c0:	2301      	movs	r3, #1
 80006c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  tempInfoFilter.FilterID1		    = TEMP_INFO;
 80006c4:	f44f 7341 	mov.w	r3, #772	@ 0x304
 80006c8:	643b      	str	r3, [r7, #64]	@ 0x40
  tempInfoFilter.FilterID2			= 0x1FFFFFFF;
 80006ca:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80006ce:	647b      	str	r3, [r7, #68]	@ 0x44

  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &tempInfoFilter) != HAL_OK)
 80006d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006d4:	4619      	mov	r1, r3
 80006d6:	481f      	ldr	r0, [pc, #124]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 80006d8:	f000 fd58 	bl	800118c <HAL_FDCAN_ConfigFilter>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_FDCAN1_Init+0xea>
  {
	  Error_Handler();
 80006e2:	f000 f857 	bl	8000794 <Error_Handler>
  }

  FDCAN_FilterTypeDef maxminVoltagedFilter;
  maxminVoltagedFilter.IdType 			= FDCAN_EXTENDED_ID; //used in canmsg
 80006e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006ea:	61bb      	str	r3, [r7, #24]
  maxminVoltagedFilter.FilterIndex		= 2;
 80006ec:	2302      	movs	r3, #2
 80006ee:	61fb      	str	r3, [r7, #28]
  maxminVoltagedFilter.FilterType 		= FDCAN_FILTER_MASK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	623b      	str	r3, [r7, #32]
  maxminVoltagedFilter.FilterConfig	    = FDCAN_FILTER_TO_RXFIFO0;
 80006f4:	2301      	movs	r3, #1
 80006f6:	627b      	str	r3, [r7, #36]	@ 0x24
  maxminVoltagedFilter.FilterID1		= MIN_MAX_VOLTAGES;
 80006f8:	f240 330a 	movw	r3, #778	@ 0x30a
 80006fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  maxminVoltagedFilter.FilterID2	 	= 0x1FFFFFFF;
 80006fe:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8000702:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &maxminVoltagedFilter) != HAL_OK)
 8000704:	f107 0318 	add.w	r3, r7, #24
 8000708:	4619      	mov	r1, r3
 800070a:	4812      	ldr	r0, [pc, #72]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800070c:	f000 fd3e 	bl	800118c <HAL_FDCAN_ConfigFilter>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_FDCAN1_Init+0x11e>
  {
	  Error_Handler();
 8000716:	f000 f83d 	bl	8000794 <Error_Handler>
  }

  FDCAN_FilterTypeDef contactorFilter;
  contactorFilter.IdType 			= FDCAN_EXTENDED_ID; //used in canmsg
 800071a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800071e:	603b      	str	r3, [r7, #0]
  contactorFilter.FilterIndex		= 3;
 8000720:	2303      	movs	r3, #3
 8000722:	607b      	str	r3, [r7, #4]
  contactorFilter.FilterType 		= FDCAN_FILTER_MASK;
 8000724:	2302      	movs	r3, #2
 8000726:	60bb      	str	r3, [r7, #8]
  contactorFilter.FilterConfig	    = FDCAN_FILTER_TO_RXFIFO0;
 8000728:	2301      	movs	r3, #1
 800072a:	60fb      	str	r3, [r7, #12]
  contactorFilter.FilterID1		    = CONTACTOR_ID;
 800072c:	f44f 7304 	mov.w	r3, #528	@ 0x210
 8000730:	613b      	str	r3, [r7, #16]
  contactorFilter.FilterID2	 	    = CONTACTOR_MASK;
 8000732:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <MX_FDCAN1_Init+0x160>)
 8000734:	617b      	str	r3, [r7, #20]

  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &contactorFilter) != HAL_OK)
 8000736:	463b      	mov	r3, r7
 8000738:	4619      	mov	r1, r3
 800073a:	4806      	ldr	r0, [pc, #24]	@ (8000754 <MX_FDCAN1_Init+0x158>)
 800073c:	f000 fd26 	bl	800118c <HAL_FDCAN_ConfigFilter>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_FDCAN1_Init+0x14e>
  {
	  Error_Handler();
 8000746:	f000 f825 	bl	8000794 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	3760      	adds	r7, #96	@ 0x60
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000058 	.word	0x20000058
 8000758:	4000a400 	.word	0x4000a400
 800075c:	1fffffe0 	.word	0x1fffffe0

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <MX_GPIO_Init+0x30>)
 8000768:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800076c:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <MX_GPIO_Init+0x30>)
 800076e:	f043 0301 	orr.w	r3, r3, #1
 8000772:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_GPIO_Init+0x30>)
 8000778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800077c:	f003 0301 	and.w	r3, r3, #1
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	44020c00 	.word	0x44020c00

08000794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000798:	b672      	cpsid	i
}
 800079a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <Error_Handler+0x8>

080007a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007a4:	2200      	movs	r2, #0
 80007a6:	210f      	movs	r1, #15
 80007a8:	f06f 0001 	mvn.w	r0, #1
 80007ac:	f000 fabc 	bl	8000d28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b0cc      	sub	sp, #304	@ 0x130
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007c2:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007d8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80007dc:	4618      	mov	r0, r3
 80007de:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80007e2:	461a      	mov	r2, r3
 80007e4:	2100      	movs	r1, #0
 80007e6:	f006 fed8 	bl	800759a <memset>
  if(hfdcan->Instance==FDCAN1)
 80007ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a37      	ldr	r2, [pc, #220]	@ (80008d4 <HAL_FDCAN_MspInit+0x120>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d166      	bne.n	80008ca <HAL_FDCAN_MspInit+0x116>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000800:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000804:	f04f 0200 	mov.w	r2, #0
 8000808:	f04f 0304 	mov.w	r3, #4
 800080c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000810:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000814:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000818:	2200      	movs	r2, #0
 800081a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800081e:	f107 0310 	add.w	r3, r7, #16
 8000822:	4618      	mov	r0, r3
 8000824:	f001 ffd2 	bl	80027cc <HAL_RCCEx_PeriphCLKConfig>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_FDCAN_MspInit+0x7e>
    {
      Error_Handler();
 800082e:	f7ff ffb1 	bl	8000794 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000832:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 8000834:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000838:	4a27      	ldr	r2, [pc, #156]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 800083a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800083e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000842:	4b25      	ldr	r3, [pc, #148]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 8000844:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000848:	f403 7200 	and.w	r2, r3, #512	@ 0x200
 800084c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000850:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800085a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800085e:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 8000862:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000866:	4a1c      	ldr	r2, [pc, #112]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000870:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <HAL_FDCAN_MspInit+0x124>)
 8000872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000876:	f003 0201 	and.w	r2, r3, #1
 800087a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800087e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000888:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800088c:	681b      	ldr	r3, [r3, #0]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800088e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000892:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008a8:	2309      	movs	r3, #9
 80008aa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80008b2:	4619      	mov	r1, r3
 80008b4:	4809      	ldr	r0, [pc, #36]	@ (80008dc <HAL_FDCAN_MspInit+0x128>)
 80008b6:	f000 fef3 	bl	80016a0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2105      	movs	r1, #5
 80008be:	2027      	movs	r0, #39	@ 0x27
 80008c0:	f000 fa32 	bl	8000d28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008c4:	2027      	movs	r0, #39	@ 0x27
 80008c6:	f000 fa49 	bl	8000d5c <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80008ca:	bf00      	nop
 80008cc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	4000a400 	.word	0x4000a400
 80008d8:	44020c00 	.word	0x44020c00
 80008dc:	42020000 	.word	0x42020000

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <NMI_Handler+0x4>

080008e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <HardFault_Handler+0x4>

080008f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <MemManage_Handler+0x4>

080008f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <UsageFault_Handler+0x4>

08000908 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
	...

08000918 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800091e:	4b35      	ldr	r3, [pc, #212]	@ (80009f4 <SystemInit+0xdc>)
 8000920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000924:	4a33      	ldr	r2, [pc, #204]	@ (80009f4 <SystemInit+0xdc>)
 8000926:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800092a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800092e:	4b32      	ldr	r3, [pc, #200]	@ (80009f8 <SystemInit+0xe0>)
 8000930:	2201      	movs	r2, #1
 8000932:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000934:	4b30      	ldr	r3, [pc, #192]	@ (80009f8 <SystemInit+0xe0>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800093a:	4b2f      	ldr	r3, [pc, #188]	@ (80009f8 <SystemInit+0xe0>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000940:	4b2d      	ldr	r3, [pc, #180]	@ (80009f8 <SystemInit+0xe0>)
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	492c      	ldr	r1, [pc, #176]	@ (80009f8 <SystemInit+0xe0>)
 8000946:	4b2d      	ldr	r3, [pc, #180]	@ (80009fc <SystemInit+0xe4>)
 8000948:	4013      	ands	r3, r2
 800094a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800094c:	4b2a      	ldr	r3, [pc, #168]	@ (80009f8 <SystemInit+0xe0>)
 800094e:	2200      	movs	r2, #0
 8000950:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000952:	4b29      	ldr	r3, [pc, #164]	@ (80009f8 <SystemInit+0xe0>)
 8000954:	2200      	movs	r2, #0
 8000956:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000958:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <SystemInit+0xe0>)
 800095a:	2200      	movs	r2, #0
 800095c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800095e:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <SystemInit+0xe0>)
 8000960:	4a27      	ldr	r2, [pc, #156]	@ (8000a00 <SystemInit+0xe8>)
 8000962:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000964:	4b24      	ldr	r3, [pc, #144]	@ (80009f8 <SystemInit+0xe0>)
 8000966:	2200      	movs	r2, #0
 8000968:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800096a:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <SystemInit+0xe0>)
 800096c:	4a24      	ldr	r2, [pc, #144]	@ (8000a00 <SystemInit+0xe8>)
 800096e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000970:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <SystemInit+0xe0>)
 8000972:	2200      	movs	r2, #0
 8000974:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000976:	4b20      	ldr	r3, [pc, #128]	@ (80009f8 <SystemInit+0xe0>)
 8000978:	4a21      	ldr	r2, [pc, #132]	@ (8000a00 <SystemInit+0xe8>)
 800097a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800097c:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <SystemInit+0xe0>)
 800097e:	2200      	movs	r2, #0
 8000980:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000982:	4b1d      	ldr	r3, [pc, #116]	@ (80009f8 <SystemInit+0xe0>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <SystemInit+0xe0>)
 8000988:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800098c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800098e:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <SystemInit+0xe0>)
 8000990:	2200      	movs	r2, #0
 8000992:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <SystemInit+0xdc>)
 8000996:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800099a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800099c:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <SystemInit+0xec>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80009a4:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80009ac:	d003      	beq.n	80009b6 <SystemInit+0x9e>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80009b4:	d117      	bne.n	80009e6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80009b6:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <SystemInit+0xec>)
 80009b8:	69db      	ldr	r3, [r3, #28]
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d005      	beq.n	80009ce <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <SystemInit+0xec>)
 80009c4:	4a10      	ldr	r2, [pc, #64]	@ (8000a08 <SystemInit+0xf0>)
 80009c6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80009c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <SystemInit+0xec>)
 80009ca:	4a10      	ldr	r2, [pc, #64]	@ (8000a0c <SystemInit+0xf4>)
 80009cc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80009ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000a04 <SystemInit+0xec>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000a04 <SystemInit+0xec>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80009da:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <SystemInit+0xec>)
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	4a09      	ldr	r2, [pc, #36]	@ (8000a04 <SystemInit+0xec>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	61d3      	str	r3, [r2, #28]
  }
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000ed00 	.word	0xe000ed00
 80009f8:	44020c00 	.word	0x44020c00
 80009fc:	eae2eae3 	.word	0xeae2eae3
 8000a00:	01010280 	.word	0x01010280
 8000a04:	40022000 	.word	0x40022000
 8000a08:	08192a3b 	.word	0x08192a3b
 8000a0c:	4c5d6e7f 	.word	0x4c5d6e7f

08000a10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a10:	480d      	ldr	r0, [pc, #52]	@ (8000a48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a12:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a14:	f7ff ff80 	bl	8000918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a18:	480c      	ldr	r0, [pc, #48]	@ (8000a4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a1a:	490d      	ldr	r1, [pc, #52]	@ (8000a50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <LoopForever+0xe>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a20:	e002      	b.n	8000a28 <LoopCopyDataInit>

08000a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a26:	3304      	adds	r3, #4

08000a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a2c:	d3f9      	bcc.n	8000a22 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a30:	4c0a      	ldr	r4, [pc, #40]	@ (8000a5c <LoopForever+0x16>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a34:	e001      	b.n	8000a3a <LoopFillZerobss>

08000a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a38:	3204      	adds	r2, #4

08000a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a3c:	d3fb      	bcc.n	8000a36 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a3e:	f006 fdb5 	bl	80075ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a42:	f7ff fd59 	bl	80004f8 <main>

08000a46 <LoopForever>:

LoopForever:
    b LoopForever
 8000a46:	e7fe      	b.n	8000a46 <LoopForever>
  ldr   r0, =_estack
 8000a48:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a50:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000a54:	080077b0 	.word	0x080077b0
  ldr r2, =_sbss
 8000a58:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000a5c:	20002bf8 	.word	0x20002bf8

08000a60 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC1_IRQHandler>
	...

08000a64 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f952 	bl	8000d12 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000a6e:	f001 fd65 	bl	800253c <HAL_RCC_GetSysClockFreq>
 8000a72:	4602      	mov	r2, r0
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <HAL_Init+0x44>)
 8000a76:	6a1b      	ldr	r3, [r3, #32]
 8000a78:	f003 030f 	and.w	r3, r3, #15
 8000a7c:	490b      	ldr	r1, [pc, #44]	@ (8000aac <HAL_Init+0x48>)
 8000a7e:	5ccb      	ldrb	r3, [r1, r3]
 8000a80:	fa22 f303 	lsr.w	r3, r2, r3
 8000a84:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <HAL_Init+0x4c>)
 8000a86:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000a88:	2004      	movs	r0, #4
 8000a8a:	f000 f997 	bl	8000dbc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a8e:	200f      	movs	r0, #15
 8000a90:	f000 f810 	bl	8000ab4 <HAL_InitTick>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e002      	b.n	8000aa4 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a9e:	f7ff fe7f 	bl	80007a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	44020c00 	.word	0x44020c00
 8000aac:	08007784 	.word	0x08007784
 8000ab0:	20000000 	.word	0x20000000

08000ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000ac0:	4b33      	ldr	r3, [pc, #204]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d101      	bne.n	8000acc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e05c      	b.n	8000b86 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000acc:	4b31      	ldr	r3, [pc, #196]	@ (8000b94 <HAL_InitTick+0xe0>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	2b04      	cmp	r3, #4
 8000ad6:	d10c      	bne.n	8000af2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8000b98 <HAL_InitTick+0xe4>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	4b2c      	ldr	r3, [pc, #176]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	e037      	b.n	8000b62 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000af2:	f000 f9bb 	bl	8000e6c <HAL_SYSTICK_GetCLKSourceConfig>
 8000af6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	d023      	beq.n	8000b46 <HAL_InitTick+0x92>
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d82d      	bhi.n	8000b60 <HAL_InitTick+0xac>
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_InitTick+0x5e>
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d00d      	beq.n	8000b2c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000b10:	e026      	b.n	8000b60 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000b12:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <HAL_InitTick+0xe4>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b1e      	ldr	r3, [pc, #120]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000b20:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b28:	60fb      	str	r3, [r7, #12]
        break;
 8000b2a:	e01a      	b.n	8000b62 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b36:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b3a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b42:	60fb      	str	r3, [r7, #12]
        break;
 8000b44:	e00d      	b.n	8000b62 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_InitTick+0xdc>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5c:	60fb      	str	r3, [r7, #12]
        break;
 8000b5e:	e000      	b.n	8000b62 <HAL_InitTick+0xae>
        break;
 8000b60:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000b62:	68f8      	ldr	r0, [r7, #12]
 8000b64:	f000 f908 	bl	8000d78 <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e009      	b.n	8000b86 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b72:	2200      	movs	r2, #0
 8000b74:	6879      	ldr	r1, [r7, #4]
 8000b76:	f04f 30ff 	mov.w	r0, #4294967295
 8000b7a:	f000 f8d5 	bl	8000d28 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000b7e:	4a07      	ldr	r2, [pc, #28]	@ (8000b9c <HAL_InitTick+0xe8>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000008 	.word	0x20000008
 8000b94:	e000e010 	.word	0xe000e010
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000004 	.word	0x20000004

08000ba0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba4:	4b03      	ldr	r3, [pc, #12]	@ (8000bb4 <HAL_GetTick+0x14>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	200000bc 	.word	0x200000bc

08000bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <__NVIC_SetPriorityGrouping+0x44>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000be4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bea:	4a04      	ldr	r2, [pc, #16]	@ (8000bfc <__NVIC_SetPriorityGrouping+0x44>)
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	60d3      	str	r3, [r2, #12]
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c04:	4b04      	ldr	r3, [pc, #16]	@ (8000c18 <__NVIC_GetPriorityGrouping+0x18>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	0a1b      	lsrs	r3, r3, #8
 8000c0a:	f003 0307 	and.w	r3, r3, #7
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	db0b      	blt.n	8000c46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	f003 021f 	and.w	r2, r3, #31
 8000c34:	4907      	ldr	r1, [pc, #28]	@ (8000c54 <__NVIC_EnableIRQ+0x38>)
 8000c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c3a:	095b      	lsrs	r3, r3, #5
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000e100 	.word	0xe000e100

08000c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	6039      	str	r1, [r7, #0]
 8000c62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	db0a      	blt.n	8000c82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	490c      	ldr	r1, [pc, #48]	@ (8000ca4 <__NVIC_SetPriority+0x4c>)
 8000c72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c76:	0112      	lsls	r2, r2, #4
 8000c78:	b2d2      	uxtb	r2, r2
 8000c7a:	440b      	add	r3, r1
 8000c7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c80:	e00a      	b.n	8000c98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	4908      	ldr	r1, [pc, #32]	@ (8000ca8 <__NVIC_SetPriority+0x50>)
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	f003 030f 	and.w	r3, r3, #15
 8000c8e:	3b04      	subs	r3, #4
 8000c90:	0112      	lsls	r2, r2, #4
 8000c92:	b2d2      	uxtb	r2, r2
 8000c94:	440b      	add	r3, r1
 8000c96:	761a      	strb	r2, [r3, #24]
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000e100 	.word	0xe000e100
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b089      	sub	sp, #36	@ 0x24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc0:	69fb      	ldr	r3, [r7, #28]
 8000cc2:	f1c3 0307 	rsb	r3, r3, #7
 8000cc6:	2b04      	cmp	r3, #4
 8000cc8:	bf28      	it	cs
 8000cca:	2304      	movcs	r3, #4
 8000ccc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3304      	adds	r3, #4
 8000cd2:	2b06      	cmp	r3, #6
 8000cd4:	d902      	bls.n	8000cdc <NVIC_EncodePriority+0x30>
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3b03      	subs	r3, #3
 8000cda:	e000      	b.n	8000cde <NVIC_EncodePriority+0x32>
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	43da      	mvns	r2, r3
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	401a      	ands	r2, r3
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cfe:	43d9      	mvns	r1, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d04:	4313      	orrs	r3, r2
         );
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3724      	adds	r7, #36	@ 0x24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b082      	sub	sp, #8
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff ff4c 	bl	8000bb8 <__NVIC_SetPriorityGrouping>
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
 8000d34:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d36:	f7ff ff63 	bl	8000c00 <__NVIC_GetPriorityGrouping>
 8000d3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	68b9      	ldr	r1, [r7, #8]
 8000d40:	6978      	ldr	r0, [r7, #20]
 8000d42:	f7ff ffb3 	bl	8000cac <NVIC_EncodePriority>
 8000d46:	4602      	mov	r2, r0
 8000d48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff ff82 	bl	8000c58 <__NVIC_SetPriority>
}
 8000d54:	bf00      	nop
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff56 	bl	8000c1c <__NVIC_EnableIRQ>
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d88:	d301      	bcc.n	8000d8e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e00d      	b.n	8000daa <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <HAL_SYSTICK_Config+0x40>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <HAL_SYSTICK_Config+0x40>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <HAL_SYSTICK_Config+0x40>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a05      	ldr	r2, [pc, #20]	@ (8000db8 <HAL_SYSTICK_Config+0x40>)
 8000da2:	f043 0303 	orr.w	r3, r3, #3
 8000da6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e010 	.word	0xe000e010

08000dbc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	d844      	bhi.n	8000e54 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000dca:	a201      	add	r2, pc, #4	@ (adr r2, 8000dd0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd0:	08000df3 	.word	0x08000df3
 8000dd4:	08000e11 	.word	0x08000e11
 8000dd8:	08000e33 	.word	0x08000e33
 8000ddc:	08000e55 	.word	0x08000e55
 8000de0:	08000de5 	.word	0x08000de5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000de4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a1e      	ldr	r2, [pc, #120]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000dea:	f043 0304 	orr.w	r3, r3, #4
 8000dee:	6013      	str	r3, [r2, #0]
      break;
 8000df0:	e031      	b.n	8000e56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000df2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a1b      	ldr	r2, [pc, #108]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000df8:	f023 0304 	bic.w	r3, r3, #4
 8000dfc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000e04:	4a18      	ldr	r2, [pc, #96]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e06:	f023 030c 	bic.w	r3, r3, #12
 8000e0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000e0e:	e022      	b.n	8000e56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000e10:	4b14      	ldr	r3, [pc, #80]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a13      	ldr	r2, [pc, #76]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e16:	f023 0304 	bic.w	r3, r3, #4
 8000e1a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000e1c:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000e22:	f023 030c 	bic.w	r3, r3, #12
 8000e26:	4a10      	ldr	r2, [pc, #64]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e28:	f043 0304 	orr.w	r3, r3, #4
 8000e2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000e30:	e011      	b.n	8000e56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000e32:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a0b      	ldr	r2, [pc, #44]	@ (8000e64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e38:	f023 0304 	bic.w	r3, r3, #4
 8000e3c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000e44:	f023 030c 	bic.w	r3, r3, #12
 8000e48:	4a07      	ldr	r2, [pc, #28]	@ (8000e68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e4a:	f043 0308 	orr.w	r3, r3, #8
 8000e4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000e52:	e000      	b.n	8000e56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000e54:	bf00      	nop
  }
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000e010 	.word	0xe000e010
 8000e68:	44020c00 	.word	0x44020c00

08000e6c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000e72:	4b17      	ldr	r3, [pc, #92]	@ (8000ed0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0304 	and.w	r3, r3, #4
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d002      	beq.n	8000e84 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	e01e      	b.n	8000ec2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000e84:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000e86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000e8a:	f003 030c 	and.w	r3, r3, #12
 8000e8e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d00f      	beq.n	8000eb6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	2b08      	cmp	r3, #8
 8000e9a:	d80f      	bhi.n	8000ebc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d003      	beq.n	8000eaa <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	2b04      	cmp	r3, #4
 8000ea6:	d003      	beq.n	8000eb0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000ea8:	e008      	b.n	8000ebc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
        break;
 8000eae:	e008      	b.n	8000ec2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	607b      	str	r3, [r7, #4]
        break;
 8000eb4:	e005      	b.n	8000ec2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	607b      	str	r3, [r7, #4]
        break;
 8000eba:	e002      	b.n	8000ec2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
        break;
 8000ec0:	bf00      	nop
    }
  }
  return systick_source;
 8000ec2:	687b      	ldr	r3, [r7, #4]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	e000e010 	.word	0xe000e010
 8000ed4:	44020c00 	.word	0x44020c00

08000ed8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d101      	bne.n	8000eea <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e147      	b.n	800117a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d106      	bne.n	8000f04 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff fc58 	bl	80007b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	699a      	ldr	r2, [r3, #24]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f022 0210 	bic.w	r2, r2, #16
 8000f12:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f14:	f7ff fe44 	bl	8000ba0 <HAL_GetTick>
 8000f18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f1a:	e012      	b.n	8000f42 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f1c:	f7ff fe40 	bl	8000ba0 <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	2b0a      	cmp	r3, #10
 8000f28:	d90b      	bls.n	8000f42 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2e:	f043 0201 	orr.w	r2, r3, #1
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2203      	movs	r2, #3
 8000f3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e11b      	b.n	800117a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b08      	cmp	r3, #8
 8000f4e:	d0e5      	beq.n	8000f1c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	699a      	ldr	r2, [r3, #24]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f042 0201 	orr.w	r2, r2, #1
 8000f5e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f60:	f7ff fe1e 	bl	8000ba0 <HAL_GetTick>
 8000f64:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000f66:	e012      	b.n	8000f8e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f68:	f7ff fe1a 	bl	8000ba0 <HAL_GetTick>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b0a      	cmp	r3, #10
 8000f74:	d90b      	bls.n	8000f8e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7a:	f043 0201 	orr.w	r2, r3, #1
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2203      	movs	r2, #3
 8000f86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e0f5      	b.n	800117a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0e5      	beq.n	8000f68 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	699a      	ldr	r2, [r3, #24]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f042 0202 	orr.w	r2, r2, #2
 8000faa:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a74      	ldr	r2, [pc, #464]	@ (8001184 <HAL_FDCAN_Init+0x2ac>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d103      	bne.n	8000fbe <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000fb6:	4a74      	ldr	r2, [pc, #464]	@ (8001188 <HAL_FDCAN_Init+0x2b0>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	7c1b      	ldrb	r3, [r3, #16]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d108      	bne.n	8000fd8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	699a      	ldr	r2, [r3, #24]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000fd4:	619a      	str	r2, [r3, #24]
 8000fd6:	e007      	b.n	8000fe8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	699a      	ldr	r2, [r3, #24]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000fe6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	7c5b      	ldrb	r3, [r3, #17]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d108      	bne.n	8001002 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	699a      	ldr	r2, [r3, #24]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000ffe:	619a      	str	r2, [r3, #24]
 8001000:	e007      	b.n	8001012 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	699a      	ldr	r2, [r3, #24]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001010:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	7c9b      	ldrb	r3, [r3, #18]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d108      	bne.n	800102c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	699a      	ldr	r2, [r3, #24]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001028:	619a      	str	r2, [r3, #24]
 800102a:	e007      	b.n	800103c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	699a      	ldr	r2, [r3, #24]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800103a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	430a      	orrs	r2, r1
 8001050:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	699a      	ldr	r2, [r3, #24]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001060:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 0210 	bic.w	r2, r2, #16
 8001070:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d108      	bne.n	800108c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	699a      	ldr	r2, [r3, #24]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f042 0204 	orr.w	r2, r2, #4
 8001088:	619a      	str	r2, [r3, #24]
 800108a:	e02c      	b.n	80010e6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d028      	beq.n	80010e6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d01c      	beq.n	80010d6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	699a      	ldr	r2, [r3, #24]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010aa:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	691a      	ldr	r2, [r3, #16]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f042 0210 	orr.w	r2, r2, #16
 80010ba:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	2b03      	cmp	r3, #3
 80010c2:	d110      	bne.n	80010e6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	699a      	ldr	r2, [r3, #24]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 0220 	orr.w	r2, r2, #32
 80010d2:	619a      	str	r2, [r3, #24]
 80010d4:	e007      	b.n	80010e6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	699a      	ldr	r2, [r3, #24]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f042 0220 	orr.w	r2, r2, #32
 80010e4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	3b01      	subs	r3, #1
 80010f4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80010f6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80010fe:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	3b01      	subs	r3, #1
 8001108:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800110e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001110:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800111a:	d115      	bne.n	8001148 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001120:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001126:	3b01      	subs	r3, #1
 8001128:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800112a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001130:	3b01      	subs	r3, #1
 8001132:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001134:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113c:	3b01      	subs	r3, #1
 800113e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001144:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001146:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	430a      	orrs	r2, r1
 800115a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f000 f9c0 	bl	80014e4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	4000a400 	.word	0x4000a400
 8001188:	4000a500 	.word	0x4000a500

0800118c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800118c:	b480      	push	{r7}
 800118e:	b087      	sub	sp, #28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800119c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800119e:	7dfb      	ldrb	r3, [r7, #23]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d002      	beq.n	80011aa <HAL_FDCAN_ConfigFilter+0x1e>
 80011a4:	7dfb      	ldrb	r3, [r7, #23]
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d13d      	bne.n	8001226 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d119      	bne.n	80011e6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80011be:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80011c6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80011cc:	4313      	orrs	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	4413      	add	r3, r2
 80011dc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	e01d      	b.n	8001222 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	075a      	lsls	r2, r3, #29
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	079a      	lsls	r2, r3, #30
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	4313      	orrs	r3, r2
 8001200:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4413      	add	r3, r2
 800120e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	3304      	adds	r3, #4
 800121a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001222:	2300      	movs	r3, #0
 8001224:	e006      	b.n	8001234 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	f043 0202 	orr.w	r2, r3, #2
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
  }
}
 8001234:	4618      	mov	r0, r3
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b01      	cmp	r3, #1
 8001252:	d110      	bne.n	8001276 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2202      	movs	r2, #2
 8001258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	699a      	ldr	r2, [r3, #24]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 0201 	bic.w	r2, r2, #1
 800126a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e006      	b.n	8001284 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127a:	f043 0204 	orr.w	r2, r3, #4
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
  }
}
 8001284:	4618      	mov	r0, r3
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d12c      	bne.n	8001302 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80012b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d007      	beq.n	80012c8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012bc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e023      	b.n	8001310 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80012d0:	0c1b      	lsrs	r3, r3, #16
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	68b9      	ldr	r1, [r7, #8]
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f000 f962 	bl	80015a8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2101      	movs	r1, #1
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	fa01 f202 	lsl.w	r2, r1, r2
 80012f0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80012f4:	2201      	movs	r2, #1
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	409a      	lsls	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80012fe:	2300      	movs	r3, #0
 8001300:	e006      	b.n	8001310 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001306:	f043 0208 	orr.w	r2, r3, #8
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
  }
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001318:	b480      	push	{r7}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800132a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d003      	beq.n	800133a <HAL_FDCAN_ActivateNotification+0x22>
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	2b02      	cmp	r3, #2
 8001336:	f040 80c8 	bne.w	80014ca <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001340:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	f003 0307 	and.w	r3, r3, #7
 8001348:	2b00      	cmp	r3, #0
 800134a:	d004      	beq.n	8001356 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d03b      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800135c:	2b00      	cmp	r3, #0
 800135e:	d004      	beq.n	800136a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d031      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001370:	2b00      	cmp	r3, #0
 8001372:	d004      	beq.n	800137e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	2b00      	cmp	r3, #0
 800137c:	d027      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001384:	2b00      	cmp	r3, #0
 8001386:	d004      	beq.n	8001392 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	f003 0308 	and.w	r3, r3, #8
 800138e:	2b00      	cmp	r3, #0
 8001390:	d01d      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001398:	2b00      	cmp	r3, #0
 800139a:	d004      	beq.n	80013a6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	f003 0310 	and.w	r3, r3, #16
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d013      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d004      	beq.n	80013ba <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	f003 0320 	and.w	r3, r3, #32
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d009      	beq.n	80013ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00c      	beq.n	80013de <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d107      	bne.n	80013de <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f042 0201 	orr.w	r2, r2, #1
 80013dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d004      	beq.n	80013f2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d13b      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d004      	beq.n	8001406 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d131      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800140c:	2b00      	cmp	r3, #0
 800140e:	d004      	beq.n	800141a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	2b00      	cmp	r3, #0
 8001418:	d127      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001420:	2b00      	cmp	r3, #0
 8001422:	d004      	beq.n	800142e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d11d      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001434:	2b00      	cmp	r3, #0
 8001436:	d004      	beq.n	8001442 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	f003 0310 	and.w	r3, r3, #16
 800143e:	2b00      	cmp	r3, #0
 8001440:	d113      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001448:	2b00      	cmp	r3, #0
 800144a:	d004      	beq.n	8001456 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	f003 0320 	and.w	r3, r3, #32
 8001452:	2b00      	cmp	r3, #0
 8001454:	d109      	bne.n	800146a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00c      	beq.n	800147a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001466:	2b00      	cmp	r3, #0
 8001468:	d007      	beq.n	800147a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f042 0202 	orr.w	r2, r2, #2
 8001478:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001480:	2b00      	cmp	r3, #0
 8001482:	d009      	beq.n	8001498 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	430a      	orrs	r2, r1
 8001494:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d009      	beq.n	80014b6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e006      	b.n	80014d8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	f043 0202 	orr.w	r2, r3, #2
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
  }
}
 80014d8:	4618      	mov	r0, r3
 80014da:	371c      	adds	r7, #28
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80014ec:	4b2c      	ldr	r3, [pc, #176]	@ (80015a0 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 80014ee:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a2b      	ldr	r2, [pc, #172]	@ (80015a4 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d103      	bne.n	8001502 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001500:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	68ba      	ldr	r2, [r7, #8]
 8001506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001510:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001518:	041a      	lsls	r2, r3, #16
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	430a      	orrs	r2, r1
 8001520:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001536:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153e:	061a      	lsls	r2, r3, #24
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	e005      	b.n	8001584 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	3304      	adds	r3, #4
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	429a      	cmp	r2, r3
 800158e:	d3f3      	bcc.n	8001578 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	4000ac00 	.word	0x4000ac00
 80015a4:	4000a800 	.word	0x4000a800

080015a8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b089      	sub	sp, #36	@ 0x24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
 80015b4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10a      	bne.n	80015d4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80015c6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61fb      	str	r3, [r7, #28]
 80015d2:	e00a      	b.n	80015ea <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80015dc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80015e2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80015e8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80015f4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80015fa:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001600:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	4613      	mov	r3, r2
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	69fa      	ldr	r2, [r7, #28]
 8001622:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	3304      	adds	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	3304      	adds	r3, #4
 8001634:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e020      	b.n	800167e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	3303      	adds	r3, #3
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	4413      	add	r3, r2
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	3302      	adds	r3, #2
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	440b      	add	r3, r1
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001654:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	3301      	adds	r3, #1
 800165a:	6879      	ldr	r1, [r7, #4]
 800165c:	440b      	add	r3, r1
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001662:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	440a      	add	r2, r1
 800166a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800166c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	3304      	adds	r3, #4
 8001676:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	3304      	adds	r3, #4
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	4a06      	ldr	r2, [pc, #24]	@ (800169c <FDCAN_CopyMessageToRAM+0xf4>)
 8001684:	5cd3      	ldrb	r3, [r2, r3]
 8001686:	461a      	mov	r2, r3
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	4293      	cmp	r3, r2
 800168c:	d3d6      	bcc.n	800163c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800168e:	bf00      	nop
 8001690:	bf00      	nop
 8001692:	3724      	adds	r7, #36	@ 0x24
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	08007794 	.word	0x08007794

080016a0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b087      	sub	sp, #28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80016ae:	e142      	b.n	8001936 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2101      	movs	r1, #1
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	4013      	ands	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8134 	beq.w	8001930 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d003      	beq.n	80016d8 <HAL_GPIO_Init+0x38>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b12      	cmp	r3, #18
 80016d6:	d125      	bne.n	8001724 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	08da      	lsrs	r2, r3, #3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3208      	adds	r2, #8
 80016e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	220f      	movs	r2, #15
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	4013      	ands	r3, r2
 80016fa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	691b      	ldr	r3, [r3, #16]
 8001700:	f003 020f 	and.w	r2, r3, #15
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	4313      	orrs	r3, r2
 8001714:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	08da      	lsrs	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3208      	adds	r2, #8
 800171e:	6979      	ldr	r1, [r7, #20]
 8001720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	4013      	ands	r3, r2
 800173a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0203 	and.w	r2, r3, #3
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	4313      	orrs	r3, r2
 8001750:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d00b      	beq.n	8001778 <HAL_GPIO_Init+0xd8>
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b02      	cmp	r3, #2
 8001766:	d007      	beq.n	8001778 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800176c:	2b11      	cmp	r3, #17
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b12      	cmp	r3, #18
 8001776:	d130      	bne.n	80017da <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	4013      	ands	r3, r2
 800178e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	697a      	ldr	r2, [r7, #20]
 800179e:	4313      	orrs	r3, r2
 80017a0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017ae:	2201      	movs	r2, #1
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	4013      	ands	r3, r2
 80017bc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	f003 0201 	and.w	r2, r3, #1
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d109      	bne.n	80017fa <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d11b      	bne.n	800182a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d017      	beq.n	800182a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	2203      	movs	r2, #3
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43db      	mvns	r3, r3
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	4013      	ands	r3, r2
 8001810:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	4313      	orrs	r3, r2
 8001822:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d07c      	beq.n	8001930 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001836:	4a47      	ldr	r2, [pc, #284]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	3318      	adds	r3, #24
 800183e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001842:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	220f      	movs	r2, #15
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	4013      	ands	r3, r2
 8001858:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	0a9a      	lsrs	r2, r3, #10
 800185e:	4b3e      	ldr	r3, [pc, #248]	@ (8001958 <HAL_GPIO_Init+0x2b8>)
 8001860:	4013      	ands	r3, r2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	f002 0203 	and.w	r2, r2, #3
 8001868:	00d2      	lsls	r2, r2, #3
 800186a:	4093      	lsls	r3, r2
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	4313      	orrs	r3, r2
 8001870:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001872:	4938      	ldr	r1, [pc, #224]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	089b      	lsrs	r3, r3, #2
 8001878:	3318      	adds	r3, #24
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001880:	4b34      	ldr	r3, [pc, #208]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	43db      	mvns	r3, r3
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	4013      	ands	r3, r2
 800188e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80018a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80018aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	43db      	mvns	r3, r3
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4013      	ands	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80018ce:	4a21      	ldr	r2, [pc, #132]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80018d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 80018d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018da:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	43db      	mvns	r3, r3
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	4013      	ands	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80018fa:	4a16      	ldr	r2, [pc, #88]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001902:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 8001904:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001908:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	43db      	mvns	r3, r3
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	4013      	ands	r3, r2
 8001912:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d003      	beq.n	8001928 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4313      	orrs	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001928:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <HAL_GPIO_Init+0x2b4>)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	3301      	adds	r3, #1
 8001934:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	fa22 f303 	lsr.w	r3, r2, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	f47f aeb5 	bne.w	80016b0 <HAL_GPIO_Init+0x10>
  }
}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	371c      	adds	r7, #28
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	44022000 	.word	0x44022000
 8001958:	002f7f7f 	.word	0x002f7f7f

0800195c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d102      	bne.n	8001970 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	f000 bc28 	b.w	80021c0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001970:	4b94      	ldr	r3, [pc, #592]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	f003 0318 	and.w	r3, r3, #24
 8001978:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800197a:	4b92      	ldr	r3, [pc, #584]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	f003 0303 	and.w	r3, r3, #3
 8001982:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	2b00      	cmp	r3, #0
 800198e:	d05b      	beq.n	8001a48 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	2b08      	cmp	r3, #8
 8001994:	d005      	beq.n	80019a2 <HAL_RCC_OscConfig+0x46>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	2b18      	cmp	r3, #24
 800199a:	d114      	bne.n	80019c6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d111      	bne.n	80019c6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d102      	bne.n	80019b0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	f000 bc08 	b.w	80021c0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80019b0:	4b84      	ldr	r3, [pc, #528]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a1b      	ldr	r3, [r3, #32]
 80019bc:	041b      	lsls	r3, r3, #16
 80019be:	4981      	ldr	r1, [pc, #516]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80019c4:	e040      	b.n	8001a48 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d023      	beq.n	8001a16 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80019ce:	4b7d      	ldr	r3, [pc, #500]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a7c      	ldr	r2, [pc, #496]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 80019d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019da:	f7ff f8e1 	bl	8000ba0 <HAL_GetTick>
 80019de:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80019e2:	f7ff f8dd 	bl	8000ba0 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e3e5      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80019f4:	4b73      	ldr	r3, [pc, #460]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d0f0      	beq.n	80019e2 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001a00:	4b70      	ldr	r3, [pc, #448]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	041b      	lsls	r3, r3, #16
 8001a0e:	496d      	ldr	r1, [pc, #436]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a10:	4313      	orrs	r3, r2
 8001a12:	618b      	str	r3, [r1, #24]
 8001a14:	e018      	b.n	8001a48 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001a16:	4b6b      	ldr	r3, [pc, #428]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a6a      	ldr	r2, [pc, #424]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a22:	f7ff f8bd 	bl	8000ba0 <HAL_GetTick>
 8001a26:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001a2a:	f7ff f8b9 	bl	8000ba0 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e3c1      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001a3c:	4b61      	ldr	r3, [pc, #388]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1f0      	bne.n	8001a2a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80a0 	beq.w	8001b96 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	2b10      	cmp	r3, #16
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_OscConfig+0x10c>
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	2b18      	cmp	r3, #24
 8001a60:	d109      	bne.n	8001a76 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d106      	bne.n	8001a76 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f040 8092 	bne.w	8001b96 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e3a4      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x132>
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	e058      	b.n	8001b40 <HAL_RCC_OscConfig+0x1e4>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d112      	bne.n	8001abc <HAL_RCC_OscConfig+0x160>
 8001a96:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a4a      	ldr	r2, [pc, #296]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	4b48      	ldr	r3, [pc, #288]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a47      	ldr	r2, [pc, #284]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001aa8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	4b45      	ldr	r3, [pc, #276]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a44      	ldr	r2, [pc, #272]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ab4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	e041      	b.n	8001b40 <HAL_RCC_OscConfig+0x1e4>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ac4:	d112      	bne.n	8001aec <HAL_RCC_OscConfig+0x190>
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a3e      	ldr	r2, [pc, #248]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001acc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	4b3c      	ldr	r3, [pc, #240]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a3b      	ldr	r2, [pc, #236]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ad8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	4b39      	ldr	r3, [pc, #228]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a38      	ldr	r2, [pc, #224]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	e029      	b.n	8001b40 <HAL_RCC_OscConfig+0x1e4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001af4:	d112      	bne.n	8001b1c <HAL_RCC_OscConfig+0x1c0>
 8001af6:	4b33      	ldr	r3, [pc, #204]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a32      	ldr	r2, [pc, #200]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b30      	ldr	r3, [pc, #192]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a2c      	ldr	r2, [pc, #176]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e011      	b.n	8001b40 <HAL_RCC_OscConfig+0x1e4>
 8001b1c:	4b29      	ldr	r3, [pc, #164]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a28      	ldr	r2, [pc, #160]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b26      	ldr	r3, [pc, #152]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a25      	ldr	r2, [pc, #148]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b23      	ldr	r3, [pc, #140]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a22      	ldr	r2, [pc, #136]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b3a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d013      	beq.n	8001b70 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b48:	f7ff f82a 	bl	8000ba0 <HAL_GetTick>
 8001b4c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001b50:	f7ff f826 	bl	8000ba0 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	@ 0x64
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e32e      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b62:	4b18      	ldr	r3, [pc, #96]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d0f0      	beq.n	8001b50 <HAL_RCC_OscConfig+0x1f4>
 8001b6e:	e012      	b.n	8001b96 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b70:	f7ff f816 	bl	8000ba0 <HAL_GetTick>
 8001b74:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001b78:	f7ff f812 	bl	8000ba0 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b64      	cmp	r3, #100	@ 0x64
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e31a      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <HAL_RCC_OscConfig+0x268>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f0      	bne.n	8001b78 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 809a 	beq.w	8001cd8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d005      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x25a>
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	2b18      	cmp	r3, #24
 8001bae:	d149      	bne.n	8001c44 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d146      	bne.n	8001c44 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d104      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e2fe      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
 8001bc2:	bf00      	nop
 8001bc4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d11c      	bne.n	8001c08 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001bce:	4b9a      	ldr	r3, [pc, #616]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0218 	and.w	r2, r3, #24
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d014      	beq.n	8001c08 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001bde:	4b96      	ldr	r3, [pc, #600]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 0218 	bic.w	r2, r3, #24
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	4993      	ldr	r1, [pc, #588]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001bf0:	f000 fdd0 	bl	8002794 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001bf4:	4b91      	ldr	r3, [pc, #580]	@ (8001e3c <HAL_RCC_OscConfig+0x4e0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe ff5b 	bl	8000ab4 <HAL_InitTick>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e2db      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c08:	f7fe ffca 	bl	8000ba0 <HAL_GetTick>
 8001c0c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001c10:	f7fe ffc6 	bl	8000ba0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e2ce      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c22:	4b85      	ldr	r3, [pc, #532]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001c2e:	4b82      	ldr	r3, [pc, #520]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	041b      	lsls	r3, r3, #16
 8001c3c:	497e      	ldr	r1, [pc, #504]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001c42:	e049      	b.n	8001cd8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d02c      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001c4c:	4b7a      	ldr	r3, [pc, #488]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f023 0218 	bic.w	r2, r3, #24
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	4977      	ldr	r1, [pc, #476]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001c5e:	4b76      	ldr	r3, [pc, #472]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a75      	ldr	r2, [pc, #468]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6a:	f7fe ff99 	bl	8000ba0 <HAL_GetTick>
 8001c6e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001c72:	f7fe ff95 	bl	8000ba0 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e29d      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c84:	4b6c      	ldr	r3, [pc, #432]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0f0      	beq.n	8001c72 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001c90:	4b69      	ldr	r3, [pc, #420]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	695b      	ldr	r3, [r3, #20]
 8001c9c:	041b      	lsls	r3, r3, #16
 8001c9e:	4966      	ldr	r1, [pc, #408]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	610b      	str	r3, [r1, #16]
 8001ca4:	e018      	b.n	8001cd8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ca6:	4b64      	ldr	r3, [pc, #400]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a63      	ldr	r2, [pc, #396]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001cac:	f023 0301 	bic.w	r3, r3, #1
 8001cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb2:	f7fe ff75 	bl	8000ba0 <HAL_GetTick>
 8001cb6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001cba:	f7fe ff71 	bl	8000ba0 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e279      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ccc:	4b5a      	ldr	r3, [pc, #360]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1f0      	bne.n	8001cba <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d03c      	beq.n	8001d5e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01c      	beq.n	8001d26 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cec:	4b52      	ldr	r3, [pc, #328]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001cee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf2:	4a51      	ldr	r2, [pc, #324]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001cf4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cf8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7fe ff50 	bl	8000ba0 <HAL_GetTick>
 8001d00:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001d04:	f7fe ff4c 	bl	8000ba0 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e254      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d16:	4b48      	ldr	r3, [pc, #288]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0ef      	beq.n	8001d04 <HAL_RCC_OscConfig+0x3a8>
 8001d24:	e01b      	b.n	8001d5e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d26:	4b44      	ldr	r3, [pc, #272]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001d28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d2c:	4a42      	ldr	r2, [pc, #264]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001d2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001d32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d36:	f7fe ff33 	bl	8000ba0 <HAL_GetTick>
 8001d3a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001d3e:	f7fe ff2f 	bl	8000ba0 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e237      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d50:	4b39      	ldr	r3, [pc, #228]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001d52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1ef      	bne.n	8001d3e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 80d2 	beq.w	8001f10 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d6c:	4b34      	ldr	r3, [pc, #208]	@ (8001e40 <HAL_RCC_OscConfig+0x4e4>)
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d118      	bne.n	8001daa <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001d78:	4b31      	ldr	r3, [pc, #196]	@ (8001e40 <HAL_RCC_OscConfig+0x4e4>)
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	4a30      	ldr	r2, [pc, #192]	@ (8001e40 <HAL_RCC_OscConfig+0x4e4>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d84:	f7fe ff0c 	bl	8000ba0 <HAL_GetTick>
 8001d88:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8c:	f7fe ff08 	bl	8000ba0 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e210      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d9e:	4b28      	ldr	r3, [pc, #160]	@ (8001e40 <HAL_RCC_OscConfig+0x4e4>)
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d108      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x468>
 8001db2:	4b21      	ldr	r3, [pc, #132]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001db4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001db8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dc2:	e074      	b.n	8001eae <HAL_RCC_OscConfig+0x552>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d118      	bne.n	8001dfe <HAL_RCC_OscConfig+0x4a2>
 8001dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001dce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dd2:	4a19      	ldr	r2, [pc, #100]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001dd4:	f023 0301 	bic.w	r3, r3, #1
 8001dd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ddc:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001dde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001de4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001de8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dec:	4b12      	ldr	r3, [pc, #72]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001dee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001df2:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001df4:	f023 0304 	bic.w	r3, r3, #4
 8001df8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dfc:	e057      	b.n	8001eae <HAL_RCC_OscConfig+0x552>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	d11e      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4e8>
 8001e06:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e16:	4b08      	ldr	r3, [pc, #32]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e1c:	4a06      	ldr	r2, [pc, #24]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e26:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e2c:	4a02      	ldr	r2, [pc, #8]	@ (8001e38 <HAL_RCC_OscConfig+0x4dc>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e36:	e03a      	b.n	8001eae <HAL_RCC_OscConfig+0x552>
 8001e38:	44020c00 	.word	0x44020c00
 8001e3c:	20000004 	.word	0x20000004
 8001e40:	44020800 	.word	0x44020800
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b85      	cmp	r3, #133	@ 0x85
 8001e4a:	d118      	bne.n	8001e7e <HAL_RCC_OscConfig+0x522>
 8001e4c:	4ba2      	ldr	r3, [pc, #648]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e52:	4aa1      	ldr	r2, [pc, #644]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e5c:	4b9e      	ldr	r3, [pc, #632]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e62:	4a9d      	ldr	r2, [pc, #628]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e6c:	4b9a      	ldr	r3, [pc, #616]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e72:	4a99      	ldr	r2, [pc, #612]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e7c:	e017      	b.n	8001eae <HAL_RCC_OscConfig+0x552>
 8001e7e:	4b96      	ldr	r3, [pc, #600]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e84:	4a94      	ldr	r2, [pc, #592]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e86:	f023 0301 	bic.w	r3, r3, #1
 8001e8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e8e:	4b92      	ldr	r3, [pc, #584]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e94:	4a90      	ldr	r2, [pc, #576]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001e96:	f023 0304 	bic.w	r3, r3, #4
 8001e9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e9e:	4b8e      	ldr	r3, [pc, #568]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001ea0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ea4:	4a8c      	ldr	r2, [pc, #560]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001ea6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001eaa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d016      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb6:	f7fe fe73 	bl	8000ba0 <HAL_GetTick>
 8001eba:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7fe fe6f 	bl	8000ba0 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e175      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ed4:	4b80      	ldr	r3, [pc, #512]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001ed6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0ed      	beq.n	8001ebe <HAL_RCC_OscConfig+0x562>
 8001ee2:	e015      	b.n	8001f10 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee4:	f7fe fe5c 	bl	8000ba0 <HAL_GetTick>
 8001ee8:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eea:	e00a      	b.n	8001f02 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eec:	f7fe fe58 	bl	8000ba0 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e15e      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f02:	4b75      	ldr	r3, [pc, #468]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1ed      	bne.n	8001eec <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0320 	and.w	r3, r3, #32
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d036      	beq.n	8001f8a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d019      	beq.n	8001f58 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f24:	4b6c      	ldr	r3, [pc, #432]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a6b      	ldr	r2, [pc, #428]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f30:	f7fe fe36 	bl	8000ba0 <HAL_GetTick>
 8001f34:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001f38:	f7fe fe32 	bl	8000ba0 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e13a      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001f4a:	4b63      	ldr	r3, [pc, #396]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f0      	beq.n	8001f38 <HAL_RCC_OscConfig+0x5dc>
 8001f56:	e018      	b.n	8001f8a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f58:	4b5f      	ldr	r3, [pc, #380]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a5e      	ldr	r2, [pc, #376]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f64:	f7fe fe1c 	bl	8000ba0 <HAL_GetTick>
 8001f68:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001f6c:	f7fe fe18 	bl	8000ba0 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e120      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001f7e:	4b56      	ldr	r3, [pc, #344]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 8115 	beq.w	80021be <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	2b18      	cmp	r3, #24
 8001f98:	f000 80af 	beq.w	80020fa <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	f040 8086 	bne.w	80020b2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a4b      	ldr	r2, [pc, #300]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001fac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7fe fdf5 	bl	8000ba0 <HAL_GetTick>
 8001fb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001fba:	f7fe fdf1 	bl	8000ba0 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0f9      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fcc:	4b42      	ldr	r3, [pc, #264]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f0      	bne.n	8001fba <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001fd8:	4b3f      	ldr	r3, [pc, #252]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001fe0:	f023 0303 	bic.w	r3, r3, #3
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001fec:	0212      	lsls	r2, r2, #8
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	4939      	ldr	r1, [pc, #228]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002004:	3b01      	subs	r3, #1
 8002006:	025b      	lsls	r3, r3, #9
 8002008:	b29b      	uxth	r3, r3
 800200a:	431a      	orrs	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002010:	3b01      	subs	r3, #1
 8002012:	041b      	lsls	r3, r3, #16
 8002014:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002018:	431a      	orrs	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	3b01      	subs	r3, #1
 8002020:	061b      	lsls	r3, r3, #24
 8002022:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002026:	492c      	ldr	r1, [pc, #176]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002028:	4313      	orrs	r3, r2
 800202a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800202c:	4b2a      	ldr	r3, [pc, #168]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 800202e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002030:	4a29      	ldr	r2, [pc, #164]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002032:	f023 0310 	bic.w	r3, r3, #16
 8002036:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203c:	4a26      	ldr	r2, [pc, #152]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002042:	4b25      	ldr	r3, [pc, #148]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002046:	4a24      	ldr	r2, [pc, #144]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002048:	f043 0310 	orr.w	r3, r3, #16
 800204c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800204e:	4b22      	ldr	r3, [pc, #136]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002052:	f023 020c 	bic.w	r2, r3, #12
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	491f      	ldr	r1, [pc, #124]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 800205c:	4313      	orrs	r3, r2
 800205e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002060:	4b1d      	ldr	r3, [pc, #116]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002064:	f023 0220 	bic.w	r2, r3, #32
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800206c:	491a      	ldr	r1, [pc, #104]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 800206e:	4313      	orrs	r3, r2
 8002070:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002072:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002076:	4a18      	ldr	r2, [pc, #96]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a15      	ldr	r2, [pc, #84]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 8002084:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208a:	f7fe fd89 	bl	8000ba0 <HAL_GetTick>
 800208e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002092:	f7fe fd85 	bl	8000ba0 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e08d      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80020a4:	4b0c      	ldr	r3, [pc, #48]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x736>
 80020b0:	e085      	b.n	80021be <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80020b2:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a08      	ldr	r2, [pc, #32]	@ (80020d8 <HAL_RCC_OscConfig+0x77c>)
 80020b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020be:	f7fe fd6f 	bl	8000ba0 <HAL_GetTick>
 80020c2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80020c4:	e00a      	b.n	80020dc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80020c6:	f7fe fd6b 	bl	8000ba0 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d903      	bls.n	80020dc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e073      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
 80020d8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80020dc:	4b3a      	ldr	r3, [pc, #232]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1ee      	bne.n	80020c6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80020e8:	4b37      	ldr	r3, [pc, #220]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80020ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ec:	4a36      	ldr	r2, [pc, #216]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80020ee:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80020f2:	f023 0303 	bic.w	r3, r3, #3
 80020f6:	6293      	str	r3, [r2, #40]	@ 0x28
 80020f8:	e061      	b.n	80021be <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80020fa:	4b33      	ldr	r3, [pc, #204]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80020fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fe:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002100:	4b31      	ldr	r3, [pc, #196]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 8002102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002104:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210a:	2b01      	cmp	r3, #1
 800210c:	d031      	beq.n	8002172 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	f003 0203 	and.w	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002118:	429a      	cmp	r2, r3
 800211a:	d12a      	bne.n	8002172 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	0a1b      	lsrs	r3, r3, #8
 8002120:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d122      	bne.n	8002172 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002136:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d11a      	bne.n	8002172 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	0a5b      	lsrs	r3, r3, #9
 8002140:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002148:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800214a:	429a      	cmp	r2, r3
 800214c:	d111      	bne.n	8002172 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	0c1b      	lsrs	r3, r3, #16
 8002152:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800215c:	429a      	cmp	r2, r3
 800215e:	d108      	bne.n	8002172 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	0e1b      	lsrs	r3, r3, #24
 8002164:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800216e:	429a      	cmp	r2, r3
 8002170:	d001      	beq.n	8002176 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e024      	b.n	80021c0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002176:	4b14      	ldr	r3, [pc, #80]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 8002178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217a:	08db      	lsrs	r3, r3, #3
 800217c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002184:	429a      	cmp	r2, r3
 8002186:	d01a      	beq.n	80021be <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002188:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 800218a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218c:	4a0e      	ldr	r2, [pc, #56]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 800218e:	f023 0310 	bic.w	r3, r3, #16
 8002192:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7fe fd04 	bl	8000ba0 <HAL_GetTick>
 8002198:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800219a:	bf00      	nop
 800219c:	f7fe fd00 	bl	8000ba0 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d0f9      	beq.n	800219c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ac:	4a06      	ldr	r2, [pc, #24]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80021b2:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80021b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b6:	4a04      	ldr	r2, [pc, #16]	@ (80021c8 <HAL_RCC_OscConfig+0x86c>)
 80021b8:	f043 0310 	orr.w	r3, r3, #16
 80021bc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3720      	adds	r7, #32
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	44020c00 	.word	0x44020c00

080021cc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e19e      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021e0:	4b83      	ldr	r3, [pc, #524]	@ (80023f0 <HAL_RCC_ClockConfig+0x224>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 030f 	and.w	r3, r3, #15
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d910      	bls.n	8002210 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ee:	4b80      	ldr	r3, [pc, #512]	@ (80023f0 <HAL_RCC_ClockConfig+0x224>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f023 020f 	bic.w	r2, r3, #15
 80021f6:	497e      	ldr	r1, [pc, #504]	@ (80023f0 <HAL_RCC_ClockConfig+0x224>)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fe:	4b7c      	ldr	r3, [pc, #496]	@ (80023f0 <HAL_RCC_ClockConfig+0x224>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d001      	beq.n	8002210 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e186      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0310 	and.w	r3, r3, #16
 8002218:	2b00      	cmp	r3, #0
 800221a:	d012      	beq.n	8002242 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	695a      	ldr	r2, [r3, #20]
 8002220:	4b74      	ldr	r3, [pc, #464]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	0a1b      	lsrs	r3, r3, #8
 8002226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800222a:	429a      	cmp	r2, r3
 800222c:	d909      	bls.n	8002242 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800222e:	4b71      	ldr	r3, [pc, #452]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	496d      	ldr	r1, [pc, #436]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 800223e:	4313      	orrs	r3, r2
 8002240:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d012      	beq.n	8002274 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691a      	ldr	r2, [r3, #16]
 8002252:	4b68      	ldr	r3, [pc, #416]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800225c:	429a      	cmp	r2, r3
 800225e:	d909      	bls.n	8002274 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002260:	4b64      	ldr	r3, [pc, #400]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	4961      	ldr	r1, [pc, #388]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002270:	4313      	orrs	r3, r2
 8002272:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d010      	beq.n	80022a2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	4b5b      	ldr	r3, [pc, #364]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800228c:	429a      	cmp	r2, r3
 800228e:	d908      	bls.n	80022a2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002290:	4b58      	ldr	r3, [pc, #352]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4955      	ldr	r1, [pc, #340]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d010      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	4b50      	ldr	r3, [pc, #320]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d908      	bls.n	80022d0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80022be:	4b4d      	ldr	r3, [pc, #308]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	f023 020f 	bic.w	r2, r3, #15
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	494a      	ldr	r1, [pc, #296]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f000 8093 	beq.w	8002404 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d107      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80022e6:	4b43      	ldr	r3, [pc, #268]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d121      	bne.n	8002336 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e113      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d107      	bne.n	800230e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022fe:	4b3d      	ldr	r3, [pc, #244]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d115      	bne.n	8002336 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e107      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d107      	bne.n	8002326 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002316:	4b37      	ldr	r3, [pc, #220]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800231e:	2b00      	cmp	r3, #0
 8002320:	d109      	bne.n	8002336 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0fb      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002326:	4b33      	ldr	r3, [pc, #204]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e0f3      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002336:	4b2f      	ldr	r3, [pc, #188]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f023 0203 	bic.w	r2, r3, #3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	492c      	ldr	r1, [pc, #176]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002344:	4313      	orrs	r3, r2
 8002346:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002348:	f7fe fc2a 	bl	8000ba0 <HAL_GetTick>
 800234c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b03      	cmp	r3, #3
 8002354:	d112      	bne.n	800237c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002356:	e00a      	b.n	800236e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002358:	f7fe fc22 	bl	8000ba0 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002366:	4293      	cmp	r3, r2
 8002368:	d901      	bls.n	800236e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e0d7      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800236e:	4b21      	ldr	r3, [pc, #132]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 0318 	and.w	r3, r3, #24
 8002376:	2b18      	cmp	r3, #24
 8002378:	d1ee      	bne.n	8002358 <HAL_RCC_ClockConfig+0x18c>
 800237a:	e043      	b.n	8002404 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d112      	bne.n	80023aa <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002384:	e00a      	b.n	800239c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002386:	f7fe fc0b 	bl	8000ba0 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002394:	4293      	cmp	r3, r2
 8002396:	d901      	bls.n	800239c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e0c0      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800239c:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	f003 0318 	and.w	r3, r3, #24
 80023a4:	2b10      	cmp	r3, #16
 80023a6:	d1ee      	bne.n	8002386 <HAL_RCC_ClockConfig+0x1ba>
 80023a8:	e02c      	b.n	8002404 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d122      	bne.n	80023f8 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80023b2:	e00a      	b.n	80023ca <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80023b4:	f7fe fbf4 	bl	8000ba0 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e0a9      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80023ca:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <HAL_RCC_ClockConfig+0x228>)
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	f003 0318 	and.w	r3, r3, #24
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d1ee      	bne.n	80023b4 <HAL_RCC_ClockConfig+0x1e8>
 80023d6:	e015      	b.n	8002404 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80023d8:	f7fe fbe2 	bl	8000ba0 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d906      	bls.n	80023f8 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e097      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
 80023ee:	bf00      	nop
 80023f0:	40022000 	.word	0x40022000
 80023f4:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	f003 0318 	and.w	r3, r3, #24
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1e9      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d010      	beq.n	8002432 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	4b44      	ldr	r3, [pc, #272]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	429a      	cmp	r2, r3
 800241e:	d208      	bcs.n	8002432 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002420:	4b41      	ldr	r3, [pc, #260]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	f023 020f 	bic.w	r2, r3, #15
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	493e      	ldr	r1, [pc, #248]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 800242e:	4313      	orrs	r3, r2
 8002430:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002432:	4b3e      	ldr	r3, [pc, #248]	@ (800252c <HAL_RCC_ClockConfig+0x360>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d210      	bcs.n	8002462 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002440:	4b3a      	ldr	r3, [pc, #232]	@ (800252c <HAL_RCC_ClockConfig+0x360>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f023 020f 	bic.w	r2, r3, #15
 8002448:	4938      	ldr	r1, [pc, #224]	@ (800252c <HAL_RCC_ClockConfig+0x360>)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	4313      	orrs	r3, r2
 800244e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002450:	4b36      	ldr	r3, [pc, #216]	@ (800252c <HAL_RCC_ClockConfig+0x360>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 030f 	and.w	r3, r3, #15
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d001      	beq.n	8002462 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e05d      	b.n	800251e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	2b00      	cmp	r3, #0
 800246c:	d010      	beq.n	8002490 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	4b2d      	ldr	r3, [pc, #180]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800247a:	429a      	cmp	r2, r3
 800247c:	d208      	bcs.n	8002490 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800247e:	4b2a      	ldr	r3, [pc, #168]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	4927      	ldr	r1, [pc, #156]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 800248c:	4313      	orrs	r3, r2
 800248e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b00      	cmp	r3, #0
 800249a:	d012      	beq.n	80024c2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691a      	ldr	r2, [r3, #16]
 80024a0:	4b21      	ldr	r3, [pc, #132]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	091b      	lsrs	r3, r3, #4
 80024a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d209      	bcs.n	80024c2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80024ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	491a      	ldr	r1, [pc, #104]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0310 	and.w	r3, r3, #16
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d012      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695a      	ldr	r2, [r3, #20]
 80024d2:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	0a1b      	lsrs	r3, r3, #8
 80024d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024dc:	429a      	cmp	r2, r3
 80024de:	d209      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80024e0:	4b11      	ldr	r3, [pc, #68]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	021b      	lsls	r3, r3, #8
 80024ee:	490e      	ldr	r1, [pc, #56]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80024f4:	f000 f822 	bl	800253c <HAL_RCC_GetSysClockFreq>
 80024f8:	4602      	mov	r2, r0
 80024fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002528 <HAL_RCC_ClockConfig+0x35c>)
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	490b      	ldr	r1, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x364>)
 8002504:	5ccb      	ldrb	r3, [r1, r3]
 8002506:	fa22 f303 	lsr.w	r3, r2, r3
 800250a:	4a0a      	ldr	r2, [pc, #40]	@ (8002534 <HAL_RCC_ClockConfig+0x368>)
 800250c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_RCC_ClockConfig+0x36c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe face 	bl	8000ab4 <HAL_InitTick>
 8002518:	4603      	mov	r3, r0
 800251a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800251c:	7afb      	ldrb	r3, [r7, #11]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	44020c00 	.word	0x44020c00
 800252c:	40022000 	.word	0x40022000
 8002530:	08007784 	.word	0x08007784
 8002534:	20000000 	.word	0x20000000
 8002538:	20000004 	.word	0x20000004

0800253c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	@ 0x24
 8002540:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002542:	4b8c      	ldr	r3, [pc, #560]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	f003 0318 	and.w	r3, r3, #24
 800254a:	2b08      	cmp	r3, #8
 800254c:	d102      	bne.n	8002554 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800254e:	4b8a      	ldr	r3, [pc, #552]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002550:	61fb      	str	r3, [r7, #28]
 8002552:	e107      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002554:	4b87      	ldr	r3, [pc, #540]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	f003 0318 	and.w	r3, r3, #24
 800255c:	2b00      	cmp	r3, #0
 800255e:	d112      	bne.n	8002586 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002560:	4b84      	ldr	r3, [pc, #528]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0320 	and.w	r3, r3, #32
 8002568:	2b00      	cmp	r3, #0
 800256a:	d009      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800256c:	4b81      	ldr	r3, [pc, #516]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	08db      	lsrs	r3, r3, #3
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	4a81      	ldr	r2, [pc, #516]	@ (800277c <HAL_RCC_GetSysClockFreq+0x240>)
 8002578:	fa22 f303 	lsr.w	r3, r2, r3
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	e0f1      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002580:	4b7e      	ldr	r3, [pc, #504]	@ (800277c <HAL_RCC_GetSysClockFreq+0x240>)
 8002582:	61fb      	str	r3, [r7, #28]
 8002584:	e0ee      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002586:	4b7b      	ldr	r3, [pc, #492]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 0318 	and.w	r3, r3, #24
 800258e:	2b10      	cmp	r3, #16
 8002590:	d102      	bne.n	8002598 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002592:	4b7b      	ldr	r3, [pc, #492]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x244>)
 8002594:	61fb      	str	r3, [r7, #28]
 8002596:	e0e5      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002598:	4b76      	ldr	r3, [pc, #472]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	f003 0318 	and.w	r3, r3, #24
 80025a0:	2b18      	cmp	r3, #24
 80025a2:	f040 80dd 	bne.w	8002760 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80025a6:	4b73      	ldr	r3, [pc, #460]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80025a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025aa:	f003 0303 	and.w	r3, r3, #3
 80025ae:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80025b0:	4b70      	ldr	r3, [pc, #448]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80025b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b4:	0a1b      	lsrs	r3, r3, #8
 80025b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025ba:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80025bc:	4b6d      	ldr	r3, [pc, #436]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	091b      	lsrs	r3, r3, #4
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80025c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80025ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80025cc:	08db      	lsrs	r3, r3, #3
 80025ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	ee07 3a90 	vmov	s15, r3
 80025dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025e0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 80b7 	beq.w	800275a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d003      	beq.n	80025fa <HAL_RCC_GetSysClockFreq+0xbe>
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2b03      	cmp	r3, #3
 80025f6:	d056      	beq.n	80026a6 <HAL_RCC_GetSysClockFreq+0x16a>
 80025f8:	e077      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80025fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0320 	and.w	r3, r3, #32
 8002602:	2b00      	cmp	r3, #0
 8002604:	d02d      	beq.n	8002662 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002606:	4b5b      	ldr	r3, [pc, #364]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	08db      	lsrs	r3, r3, #3
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	4a5a      	ldr	r2, [pc, #360]	@ (800277c <HAL_RCC_GetSysClockFreq+0x240>)
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	ee07 3a90 	vmov	s15, r3
 800261e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	ee07 3a90 	vmov	s15, r3
 8002628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800262c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002630:	4b50      	ldr	r3, [pc, #320]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002640:	ed97 6a02 	vldr	s12, [r7, #8]
 8002644:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002784 <HAL_RCC_GetSysClockFreq+0x248>
 8002648:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800264c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002650:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002654:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800265c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002660:	e065      	b.n	800272e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	ee07 3a90 	vmov	s15, r3
 8002668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800266c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002788 <HAL_RCC_GetSysClockFreq+0x24c>
 8002670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002674:	4b3f      	ldr	r3, [pc, #252]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800267c:	ee07 3a90 	vmov	s15, r3
 8002680:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002684:	ed97 6a02 	vldr	s12, [r7, #8]
 8002688:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002784 <HAL_RCC_GetSysClockFreq+0x248>
 800268c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002690:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002694:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002698:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800269c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80026a4:	e043      	b.n	800272e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026b0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800278c <HAL_RCC_GetSysClockFreq+0x250>
 80026b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80026ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c0:	ee07 3a90 	vmov	s15, r3
 80026c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80026c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80026cc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002784 <HAL_RCC_GetSysClockFreq+0x248>
 80026d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80026d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e4:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80026e8:	e021      	b.n	800272e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	ee07 3a90 	vmov	s15, r3
 80026f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026f4:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002790 <HAL_RCC_GetSysClockFreq+0x254>
 80026f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 80026fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002704:	ee07 3a90 	vmov	s15, r3
 8002708:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800270c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002710:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002784 <HAL_RCC_GetSysClockFreq+0x248>
 8002714:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002718:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800271c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002720:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800272c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800272e:	4b11      	ldr	r3, [pc, #68]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x238>)
 8002730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002732:	0a5b      	lsrs	r3, r3, #9
 8002734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002738:	3301      	adds	r3, #1
 800273a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002746:	edd7 6a06 	vldr	s13, [r7, #24]
 800274a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800274e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002752:	ee17 3a90 	vmov	r3, s15
 8002756:	61fb      	str	r3, [r7, #28]
 8002758:	e004      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	e001      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002760:	4b06      	ldr	r3, [pc, #24]	@ (800277c <HAL_RCC_GetSysClockFreq+0x240>)
 8002762:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002764:	69fb      	ldr	r3, [r7, #28]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3724      	adds	r7, #36	@ 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	44020c00 	.word	0x44020c00
 8002778:	003d0900 	.word	0x003d0900
 800277c:	03d09000 	.word	0x03d09000
 8002780:	017d7840 	.word	0x017d7840
 8002784:	46000000 	.word	0x46000000
 8002788:	4c742400 	.word	0x4c742400
 800278c:	4bbebc20 	.word	0x4bbebc20
 8002790:	4a742400 	.word	0x4a742400

08002794 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002798:	f7ff fed0 	bl	800253c <HAL_RCC_GetSysClockFreq>
 800279c:	4602      	mov	r2, r0
 800279e:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80027a2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80027a6:	4907      	ldr	r1, [pc, #28]	@ (80027c4 <HAL_RCC_GetHCLKFreq+0x30>)
 80027a8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80027aa:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80027ae:	fa22 f303 	lsr.w	r3, r2, r3
 80027b2:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <HAL_RCC_GetHCLKFreq+0x34>)
 80027b4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80027b6:	4b04      	ldr	r3, [pc, #16]	@ (80027c8 <HAL_RCC_GetHCLKFreq+0x34>)
 80027b8:	681b      	ldr	r3, [r3, #0]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	44020c00 	.word	0x44020c00
 80027c4:	08007784 	.word	0x08007784
 80027c8:	20000000 	.word	0x20000000

080027cc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80027cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027d0:	b0d8      	sub	sp, #352	@ 0x160
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027d8:	2300      	movs	r3, #0
 80027da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027de:	2300      	movs	r3, #0
 80027e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80027e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ec:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80027f0:	2500      	movs	r5, #0
 80027f2:	ea54 0305 	orrs.w	r3, r4, r5
 80027f6:	d00b      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80027f8:	4bcd      	ldr	r3, [pc, #820]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027fe:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002802:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	4ac9      	ldr	r2, [pc, #804]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800280a:	430b      	orrs	r3, r1
 800280c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002810:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002818:	f002 0801 	and.w	r8, r2, #1
 800281c:	f04f 0900 	mov.w	r9, #0
 8002820:	ea58 0309 	orrs.w	r3, r8, r9
 8002824:	d042      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002826:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800282a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282c:	2b05      	cmp	r3, #5
 800282e:	d823      	bhi.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002830:	a201      	add	r2, pc, #4	@ (adr r2, 8002838 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002836:	bf00      	nop
 8002838:	08002881 	.word	0x08002881
 800283c:	08002851 	.word	0x08002851
 8002840:	08002865 	.word	0x08002865
 8002844:	08002881 	.word	0x08002881
 8002848:	08002881 	.word	0x08002881
 800284c:	08002881 	.word	0x08002881
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002850:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002854:	3308      	adds	r3, #8
 8002856:	4618      	mov	r0, r3
 8002858:	f001 ff42 	bl	80046e0 <RCCEx_PLL2_Config>
 800285c:	4603      	mov	r3, r0
 800285e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002862:	e00e      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002864:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002868:	3330      	adds	r3, #48	@ 0x30
 800286a:	4618      	mov	r0, r3
 800286c:	f001 ffd0 	bl	8004810 <RCCEx_PLL3_Config>
 8002870:	4603      	mov	r3, r0
 8002872:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002876:	e004      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800287e:	e000      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002882:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10c      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800288a:	4ba9      	ldr	r3, [pc, #676]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800288c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002890:	f023 0107 	bic.w	r1, r3, #7
 8002894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289a:	4aa5      	ldr	r2, [pc, #660]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800289c:	430b      	orrs	r3, r1
 800289e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028a2:	e003      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b4:	f002 0a02 	and.w	sl, r2, #2
 80028b8:	f04f 0b00 	mov.w	fp, #0
 80028bc:	ea5a 030b 	orrs.w	r3, sl, fp
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80028c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ca:	2b28      	cmp	r3, #40	@ 0x28
 80028cc:	d868      	bhi.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80028ce:	a201      	add	r2, pc, #4	@ (adr r2, 80028d4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80028d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d4:	080029a9 	.word	0x080029a9
 80028d8:	080029a1 	.word	0x080029a1
 80028dc:	080029a1 	.word	0x080029a1
 80028e0:	080029a1 	.word	0x080029a1
 80028e4:	080029a1 	.word	0x080029a1
 80028e8:	080029a1 	.word	0x080029a1
 80028ec:	080029a1 	.word	0x080029a1
 80028f0:	080029a1 	.word	0x080029a1
 80028f4:	08002979 	.word	0x08002979
 80028f8:	080029a1 	.word	0x080029a1
 80028fc:	080029a1 	.word	0x080029a1
 8002900:	080029a1 	.word	0x080029a1
 8002904:	080029a1 	.word	0x080029a1
 8002908:	080029a1 	.word	0x080029a1
 800290c:	080029a1 	.word	0x080029a1
 8002910:	080029a1 	.word	0x080029a1
 8002914:	0800298d 	.word	0x0800298d
 8002918:	080029a1 	.word	0x080029a1
 800291c:	080029a1 	.word	0x080029a1
 8002920:	080029a1 	.word	0x080029a1
 8002924:	080029a1 	.word	0x080029a1
 8002928:	080029a1 	.word	0x080029a1
 800292c:	080029a1 	.word	0x080029a1
 8002930:	080029a1 	.word	0x080029a1
 8002934:	080029a9 	.word	0x080029a9
 8002938:	080029a1 	.word	0x080029a1
 800293c:	080029a1 	.word	0x080029a1
 8002940:	080029a1 	.word	0x080029a1
 8002944:	080029a1 	.word	0x080029a1
 8002948:	080029a1 	.word	0x080029a1
 800294c:	080029a1 	.word	0x080029a1
 8002950:	080029a1 	.word	0x080029a1
 8002954:	080029a9 	.word	0x080029a9
 8002958:	080029a1 	.word	0x080029a1
 800295c:	080029a1 	.word	0x080029a1
 8002960:	080029a1 	.word	0x080029a1
 8002964:	080029a1 	.word	0x080029a1
 8002968:	080029a1 	.word	0x080029a1
 800296c:	080029a1 	.word	0x080029a1
 8002970:	080029a1 	.word	0x080029a1
 8002974:	080029a9 	.word	0x080029a9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002978:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800297c:	3308      	adds	r3, #8
 800297e:	4618      	mov	r0, r3
 8002980:	f001 feae 	bl	80046e0 <RCCEx_PLL2_Config>
 8002984:	4603      	mov	r3, r0
 8002986:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800298a:	e00e      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800298c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002990:	3330      	adds	r3, #48	@ 0x30
 8002992:	4618      	mov	r0, r3
 8002994:	f001 ff3c 	bl	8004810 <RCCEx_PLL3_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800299e:	e004      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80029a6:	e000      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80029a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10c      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80029b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029b8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80029bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029c4:	430b      	orrs	r3, r1
 80029c6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80029ca:	e003      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029dc:	f002 0304 	and.w	r3, r2, #4
 80029e0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80029ea:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80029ee:	460b      	mov	r3, r1
 80029f0:	4313      	orrs	r3, r2
 80029f2:	d04e      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80029f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029fa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80029fe:	d02c      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002a00:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002a04:	d825      	bhi.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a0a:	d028      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002a0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a10:	d81f      	bhi.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a14:	d025      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002a16:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a18:	d81b      	bhi.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a1a:	2b80      	cmp	r3, #128	@ 0x80
 8002a1c:	d00f      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002a1e:	2b80      	cmp	r3, #128	@ 0x80
 8002a20:	d817      	bhi.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d01f      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002a26:	2b40      	cmp	r3, #64	@ 0x40
 8002a28:	d113      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a2e:	3308      	adds	r3, #8
 8002a30:	4618      	mov	r0, r3
 8002a32:	f001 fe55 	bl	80046e0 <RCCEx_PLL2_Config>
 8002a36:	4603      	mov	r3, r0
 8002a38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002a3c:	e014      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a42:	3330      	adds	r3, #48	@ 0x30
 8002a44:	4618      	mov	r0, r3
 8002a46:	f001 fee3 	bl	8004810 <RCCEx_PLL3_Config>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002a50:	e00a      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002a58:	e006      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a5a:	bf00      	nop
 8002a5c:	e004      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a5e:	bf00      	nop
 8002a60:	e002      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a62:	bf00      	nop
 8002a64:	e000      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a68:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10c      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a76:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002a7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a80:	4a2b      	ldr	r2, [pc, #172]	@ (8002b30 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a82:	430b      	orrs	r3, r1
 8002a84:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002a88:	e003      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9a:	f002 0308 	and.w	r3, r2, #8
 8002a9e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002aa8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8002aac:	460b      	mov	r3, r1
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	d056      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8002ab2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ab6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ab8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002abc:	d031      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002abe:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002ac2:	d82a      	bhi.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002ac4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ac8:	d02d      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ace:	d824      	bhi.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002ad0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002ad4:	d029      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002ad6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002ada:	d81e      	bhi.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ae0:	d011      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ae6:	d818      	bhi.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d023      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002af0:	d113      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002af2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002af6:	3308      	adds	r3, #8
 8002af8:	4618      	mov	r0, r3
 8002afa:	f001 fdf1 	bl	80046e0 <RCCEx_PLL2_Config>
 8002afe:	4603      	mov	r3, r0
 8002b00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002b04:	e017      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b0a:	3330      	adds	r3, #48	@ 0x30
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f001 fe7f 	bl	8004810 <RCCEx_PLL3_Config>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002b18:	e00d      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002b20:	e009      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b22:	bf00      	nop
 8002b24:	e007      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b26:	bf00      	nop
 8002b28:	e005      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b2a:	bf00      	nop
 8002b2c:	e003      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002b2e:	bf00      	nop
 8002b30:	44020c00 	.word	0x44020c00
        break;
 8002b34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002b3e:	4bbb      	ldr	r3, [pc, #748]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b44:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002b48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b4e:	4ab7      	ldr	r2, [pc, #732]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b50:	430b      	orrs	r3, r1
 8002b52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b56:	e003      	b.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b5c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b68:	f002 0310 	and.w	r3, r2, #16
 8002b6c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002b70:	2300      	movs	r3, #0
 8002b72:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002b76:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	d053      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002b80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b86:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002b8a:	d031      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002b8c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002b90:	d82a      	bhi.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002b92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b96:	d02d      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002b98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b9c:	d824      	bhi.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002b9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ba2:	d029      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002ba4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ba8:	d81e      	bhi.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bae:	d011      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bb4:	d818      	bhi.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d020      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bbe:	d113      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002bc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bc4:	3308      	adds	r3, #8
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f001 fd8a 	bl	80046e0 <RCCEx_PLL2_Config>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002bd2:	e014      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bd8:	3330      	adds	r3, #48	@ 0x30
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f001 fe18 	bl	8004810 <RCCEx_PLL3_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002be6:	e00a      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002bee:	e006      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002bf0:	bf00      	nop
 8002bf2:	e004      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002bf4:	bf00      	nop
 8002bf6:	e002      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002bf8:	bf00      	nop
 8002bfa:	e000      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bfe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10c      	bne.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002c06:	4b89      	ldr	r3, [pc, #548]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c0c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002c10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c16:	4a85      	ldr	r2, [pc, #532]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c1e:	e003      	b.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c20:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c24:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	f002 0320 	and.w	r3, r2, #32
 8002c34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002c3e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8002c42:	460b      	mov	r3, r1
 8002c44:	4313      	orrs	r3, r2
 8002c46:	d053      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002c48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002c52:	d031      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002c54:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002c58:	d82a      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c5e:	d02d      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c64:	d824      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c66:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002c6a:	d029      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002c6c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002c70:	d81e      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c76:	d011      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c7c:	d818      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d020      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c86:	d113      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f001 fd26 	bl	80046e0 <RCCEx_PLL2_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002c9a:	e014      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ca0:	3330      	adds	r3, #48	@ 0x30
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 fdb4 	bl	8004810 <RCCEx_PLL3_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002cb6:	e006      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cb8:	bf00      	nop
 8002cba:	e004      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cbc:	bf00      	nop
 8002cbe:	e002      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cc0:	bf00      	nop
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002cce:	4b57      	ldr	r3, [pc, #348]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002cd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002cd4:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002cd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cde:	4a53      	ldr	r2, [pc, #332]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002ce6:	e003      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002cec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002cf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002cfc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002d06:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	d053      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002d10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d16:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d1a:	d031      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002d1c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d20:	d82a      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d26:	d02d      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002d28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d2c:	d824      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d2e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d32:	d029      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002d34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d38:	d81e      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d3a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d3e:	d011      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002d40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d44:	d818      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d020      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002d4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d4e:	d113      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d54:	3308      	adds	r3, #8
 8002d56:	4618      	mov	r0, r3
 8002d58:	f001 fcc2 	bl	80046e0 <RCCEx_PLL2_Config>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002d62:	e014      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d68:	3330      	adds	r3, #48	@ 0x30
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f001 fd50 	bl	8004810 <RCCEx_PLL3_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002d76:	e00a      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002d7e:	e006      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d80:	bf00      	nop
 8002d82:	e004      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d84:	bf00      	nop
 8002d86:	e002      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d88:	bf00      	nop
 8002d8a:	e000      	b.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8002d96:	4b25      	ldr	r3, [pc, #148]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002d98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d9c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8002da0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002da6:	4a21      	ldr	r2, [pc, #132]	@ (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002da8:	430b      	orrs	r3, r1
 8002daa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002dae:	e003      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002db4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002db8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002dc4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002dce:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	d055      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8002dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ddc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dde:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002de2:	d033      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8002de4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002de8:	d82c      	bhi.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002dea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dee:	d02f      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8002df0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002df4:	d826      	bhi.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002df6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002dfa:	d02b      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002dfc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e00:	d820      	bhi.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002e02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e06:	d013      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002e08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e0c:	d81a      	bhi.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d022      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002e12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e16:	d115      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e1c:	3308      	adds	r3, #8
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f001 fc5e 	bl	80046e0 <RCCEx_PLL2_Config>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002e2a:	e016      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002e2c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e34:	3330      	adds	r3, #48	@ 0x30
 8002e36:	4618      	mov	r0, r3
 8002e38:	f001 fcea 	bl	8004810 <RCCEx_PLL3_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002e42:	e00a      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002e4a:	e006      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e4c:	bf00      	nop
 8002e4e:	e004      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e50:	bf00      	nop
 8002e52:	e002      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e54:	bf00      	nop
 8002e56:	e000      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002e62:	4bbb      	ldr	r3, [pc, #748]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e68:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002e6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e72:	4ab7      	ldr	r2, [pc, #732]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e74:	430b      	orrs	r3, r1
 8002e76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002e7a:	e003      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002e84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002e90:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002e94:	2300      	movs	r3, #0
 8002e96:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002e9a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	d053      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ea8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002eaa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002eae:	d031      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002eb0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002eb4:	d82a      	bhi.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002eb6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002eba:	d02d      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002ebc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ec0:	d824      	bhi.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ec2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ec6:	d029      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002ec8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ecc:	d81e      	bhi.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ece:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ed2:	d011      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002ed4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ed8:	d818      	bhi.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d020      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002ede:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ee2:	d113      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ee4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ee8:	3308      	adds	r3, #8
 8002eea:	4618      	mov	r0, r3
 8002eec:	f001 fbf8 	bl	80046e0 <RCCEx_PLL2_Config>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002ef6:	e014      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ef8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002efc:	3330      	adds	r3, #48	@ 0x30
 8002efe:	4618      	mov	r0, r3
 8002f00:	f001 fc86 	bl	8004810 <RCCEx_PLL3_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002f12:	e006      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f14:	bf00      	nop
 8002f16:	e004      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f18:	bf00      	nop
 8002f1a:	e002      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f1c:	bf00      	nop
 8002f1e:	e000      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002f2a:	4b89      	ldr	r3, [pc, #548]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002f30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f3a:	4a85      	ldr	r2, [pc, #532]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002f42:	e003      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f48:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002f4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f54:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002f58:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002f62:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002f66:	460b      	mov	r3, r1
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	d055      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002f6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f74:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002f78:	d031      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002f7a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002f7e:	d82a      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f84:	d02d      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002f86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f8a:	d824      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002f8c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002f90:	d029      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002f92:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002f96:	d81e      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002f98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f9c:	d011      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002f9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fa2:	d818      	bhi.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d020      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002fa8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fac:	d113      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fb2:	3308      	adds	r3, #8
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f001 fb93 	bl	80046e0 <RCCEx_PLL2_Config>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002fc0:	e014      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002fc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fc6:	3330      	adds	r3, #48	@ 0x30
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f001 fc21 	bl	8004810 <RCCEx_PLL3_Config>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002fd4:	e00a      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002fdc:	e006      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002fde:	bf00      	nop
 8002fe0:	e004      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002fe2:	bf00      	nop
 8002fe4:	e002      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002fe6:	bf00      	nop
 8002fe8:	e000      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10d      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8002ff4:	4b56      	ldr	r3, [pc, #344]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002ff6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002ffa:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8002ffe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003006:	4a52      	ldr	r2, [pc, #328]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8003008:	430b      	orrs	r3, r1
 800300a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800300e:	e003      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003010:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003014:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8003018:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800301c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003020:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003024:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003028:	2300      	movs	r3, #0
 800302a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800302e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003032:	460b      	mov	r3, r1
 8003034:	4313      	orrs	r3, r2
 8003036:	d044      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8003038:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800303c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003040:	2b05      	cmp	r3, #5
 8003042:	d823      	bhi.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8003044:	a201      	add	r2, pc, #4	@ (adr r2, 800304c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304a:	bf00      	nop
 800304c:	08003095 	.word	0x08003095
 8003050:	08003065 	.word	0x08003065
 8003054:	08003079 	.word	0x08003079
 8003058:	08003095 	.word	0x08003095
 800305c:	08003095 	.word	0x08003095
 8003060:	08003095 	.word	0x08003095
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003064:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003068:	3308      	adds	r3, #8
 800306a:	4618      	mov	r0, r3
 800306c:	f001 fb38 	bl	80046e0 <RCCEx_PLL2_Config>
 8003070:	4603      	mov	r3, r0
 8003072:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8003076:	e00e      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800307c:	3330      	adds	r3, #48	@ 0x30
 800307e:	4618      	mov	r0, r3
 8003080:	f001 fbc6 	bl	8004810 <RCCEx_PLL3_Config>
 8003084:	4603      	mov	r3, r0
 8003086:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800308a:	e004      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003092:	e000      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8003094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003096:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10d      	bne.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800309e:	4b2c      	ldr	r3, [pc, #176]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80030a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80030a4:	f023 0107 	bic.w	r1, r3, #7
 80030a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030b0:	4a27      	ldr	r2, [pc, #156]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80030b2:	430b      	orrs	r3, r1
 80030b4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80030b8:	e003      	b.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80030c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ca:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80030ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80030d2:	2300      	movs	r3, #0
 80030d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80030d8:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80030dc:	460b      	mov	r3, r1
 80030de:	4313      	orrs	r3, r2
 80030e0:	d04f      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80030e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ea:	2b50      	cmp	r3, #80	@ 0x50
 80030ec:	d029      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x976>
 80030ee:	2b50      	cmp	r3, #80	@ 0x50
 80030f0:	d823      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80030f2:	2b40      	cmp	r3, #64	@ 0x40
 80030f4:	d027      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80030f6:	2b40      	cmp	r3, #64	@ 0x40
 80030f8:	d81f      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80030fa:	2b30      	cmp	r3, #48	@ 0x30
 80030fc:	d025      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80030fe:	2b30      	cmp	r3, #48	@ 0x30
 8003100:	d81b      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003102:	2b20      	cmp	r3, #32
 8003104:	d00f      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8003106:	2b20      	cmp	r3, #32
 8003108:	d817      	bhi.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d022      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800310e:	2b10      	cmp	r3, #16
 8003110:	d113      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003112:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003116:	3308      	adds	r3, #8
 8003118:	4618      	mov	r0, r3
 800311a:	f001 fae1 	bl	80046e0 <RCCEx_PLL2_Config>
 800311e:	4603      	mov	r3, r0
 8003120:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8003124:	e017      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003126:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800312a:	3330      	adds	r3, #48	@ 0x30
 800312c:	4618      	mov	r0, r3
 800312e:	f001 fb6f 	bl	8004810 <RCCEx_PLL3_Config>
 8003132:	4603      	mov	r3, r0
 8003134:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8003138:	e00d      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003140:	e009      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003142:	bf00      	nop
 8003144:	e007      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003146:	bf00      	nop
 8003148:	e005      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800314a:	bf00      	nop
 800314c:	e003      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800314e:	bf00      	nop
 8003150:	44020c00 	.word	0x44020c00
        break;
 8003154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003156:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10d      	bne.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800315e:	4baf      	ldr	r3, [pc, #700]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003160:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003164:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003168:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800316c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003170:	4aaa      	ldr	r2, [pc, #680]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003172:	430b      	orrs	r3, r1
 8003174:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003178:	e003      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800317a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800317e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003182:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800318e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003192:	2300      	movs	r3, #0
 8003194:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003198:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800319c:	460b      	mov	r3, r1
 800319e:	4313      	orrs	r3, r2
 80031a0:	d055      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80031a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031aa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80031ae:	d031      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 80031b0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80031b4:	d82a      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ba:	d02d      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80031bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031c0:	d824      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031c6:	d029      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80031c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031cc:	d81e      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031d2:	d011      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80031d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031d8:	d818      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80031de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031e2:	d113      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031e8:	3308      	adds	r3, #8
 80031ea:	4618      	mov	r0, r3
 80031ec:	f001 fa78 	bl	80046e0 <RCCEx_PLL2_Config>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80031f6:	e014      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031fc:	3330      	adds	r3, #48	@ 0x30
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 fb06 	bl	8004810 <RCCEx_PLL3_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800320a:	e00a      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003212:	e006      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003214:	bf00      	nop
 8003216:	e004      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003218:	bf00      	nop
 800321a:	e002      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800321c:	bf00      	nop
 800321e:	e000      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003222:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10d      	bne.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800322a:	4b7c      	ldr	r3, [pc, #496]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800322c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003230:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800323c:	4a77      	ldr	r2, [pc, #476]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800323e:	430b      	orrs	r3, r1
 8003240:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003244:	e003      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003246:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800324a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800324e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003256:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800325a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800325e:	2300      	movs	r3, #0
 8003260:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003264:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003268:	460b      	mov	r3, r1
 800326a:	4313      	orrs	r3, r2
 800326c:	d03d      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800326e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003276:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800327a:	d01b      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800327c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003280:	d814      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003282:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003286:	d017      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003288:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800328c:	d80e      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800328e:	2b00      	cmp	r3, #0
 8003290:	d014      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8003292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003296:	d109      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003298:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800329c:	3330      	adds	r3, #48	@ 0x30
 800329e:	4618      	mov	r0, r3
 80032a0:	f001 fab6 	bl	8004810 <RCCEx_PLL3_Config>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80032aa:	e008      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80032b2:	e004      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032b4:	bf00      	nop
 80032b6:	e002      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032b8:	bf00      	nop
 80032ba:	e000      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10d      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80032c6:	4b55      	ldr	r3, [pc, #340]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80032c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80032cc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80032d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d8:	4a50      	ldr	r2, [pc, #320]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80032da:	430b      	orrs	r3, r1
 80032dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80032e0:	e003      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032e6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80032f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032fa:	2300      	movs	r3, #0
 80032fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003300:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003304:	460b      	mov	r3, r1
 8003306:	4313      	orrs	r3, r2
 8003308:	d03d      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800330a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003312:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003316:	d01b      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8003318:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800331c:	d814      	bhi.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800331e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003322:	d017      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8003324:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003328:	d80e      	bhi.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d014      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800332e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003332:	d109      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003334:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003338:	3330      	adds	r3, #48	@ 0x30
 800333a:	4618      	mov	r0, r3
 800333c:	f001 fa68 	bl	8004810 <RCCEx_PLL3_Config>
 8003340:	4603      	mov	r3, r0
 8003342:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003346:	e008      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800334e:	e004      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003350:	bf00      	nop
 8003352:	e002      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003354:	bf00      	nop
 8003356:	e000      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800335a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10d      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003362:	4b2e      	ldr	r3, [pc, #184]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003364:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003368:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800336c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003374:	4a29      	ldr	r2, [pc, #164]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003376:	430b      	orrs	r3, r1
 8003378:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800337c:	e003      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800337e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003382:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003386:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800338a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003396:	2300      	movs	r3, #0
 8003398:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800339c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033a0:	460b      	mov	r3, r1
 80033a2:	4313      	orrs	r3, r2
 80033a4:	d040      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80033a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033b2:	d01b      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80033b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033b8:	d814      	bhi.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80033ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033be:	d017      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80033c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033c4:	d80e      	bhi.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d014      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80033ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033ce:	d109      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80033d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033d4:	3330      	adds	r3, #48	@ 0x30
 80033d6:	4618      	mov	r0, r3
 80033d8:	f001 fa1a 	bl	8004810 <RCCEx_PLL3_Config>
 80033dc:	4603      	mov	r3, r0
 80033de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80033e2:	e008      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80033ea:	e004      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80033ec:	bf00      	nop
 80033ee:	e002      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80033f0:	bf00      	nop
 80033f2:	e000      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80033f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d110      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80033fe:	4b07      	ldr	r3, [pc, #28]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003400:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003404:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800340c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003410:	4a02      	ldr	r2, [pc, #8]	@ (800341c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003412:	430b      	orrs	r3, r1
 8003414:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003418:	e006      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800341a:	bf00      	nop
 800341c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003420:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003424:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800342c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003430:	2100      	movs	r1, #0
 8003432:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8003436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800343e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003442:	460b      	mov	r3, r1
 8003444:	4313      	orrs	r3, r2
 8003446:	d03d      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8003448:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800344c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003450:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003454:	d01b      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8003456:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800345a:	d814      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800345c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003460:	d017      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8003462:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003466:	d80e      	bhi.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003468:	2b00      	cmp	r3, #0
 800346a:	d014      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800346c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003470:	d109      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003472:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003476:	3330      	adds	r3, #48	@ 0x30
 8003478:	4618      	mov	r0, r3
 800347a:	f001 f9c9 	bl	8004810 <RCCEx_PLL3_Config>
 800347e:	4603      	mov	r3, r0
 8003480:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003484:	e008      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800348c:	e004      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800348e:	bf00      	nop
 8003490:	e002      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003492:	bf00      	nop
 8003494:	e000      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003496:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003498:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10d      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80034a0:	4bbe      	ldr	r3, [pc, #760]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034a6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80034aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034b2:	4aba      	ldr	r2, [pc, #744]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034b4:	430b      	orrs	r3, r1
 80034b6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80034ba:	e003      	b.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80034c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034cc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80034d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034d4:	2300      	movs	r3, #0
 80034d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034da:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80034de:	460b      	mov	r3, r1
 80034e0:	4313      	orrs	r3, r2
 80034e2:	d035      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80034e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80034ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034f0:	d015      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80034f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034f6:	d80e      	bhi.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80034fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003500:	d109      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003502:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003506:	3330      	adds	r3, #48	@ 0x30
 8003508:	4618      	mov	r0, r3
 800350a:	f001 f981 	bl	8004810 <RCCEx_PLL3_Config>
 800350e:	4603      	mov	r3, r0
 8003510:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003514:	e006      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800351c:	e002      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800351e:	bf00      	nop
 8003520:	e000      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003522:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003524:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10d      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800352c:	4b9b      	ldr	r3, [pc, #620]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800352e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003532:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003536:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800353a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800353e:	4a97      	ldr	r2, [pc, #604]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003540:	430b      	orrs	r3, r1
 8003542:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003546:	e003      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003548:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800354c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003550:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003558:	2100      	movs	r1, #0
 800355a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800355e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003562:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003566:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800356a:	460b      	mov	r3, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	d00e      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003570:	4b8a      	ldr	r3, [pc, #552]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	4a89      	ldr	r2, [pc, #548]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003576:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800357a:	61d3      	str	r3, [r2, #28]
 800357c:	4b87      	ldr	r3, [pc, #540]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800357e:	69d9      	ldr	r1, [r3, #28]
 8003580:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003584:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003588:	4a84      	ldr	r2, [pc, #528]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800358a:	430b      	orrs	r3, r1
 800358c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800358e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003596:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800359a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800359e:	2300      	movs	r3, #0
 80035a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80035a4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80035a8:	460b      	mov	r3, r1
 80035aa:	4313      	orrs	r3, r2
 80035ac:	d055      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80035ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035ba:	d031      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80035bc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035c0:	d82a      	bhi.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c6:	d02d      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80035c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035cc:	d824      	bhi.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035d2:	d029      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80035d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035d8:	d81e      	bhi.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035de:	d011      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80035e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035e4:	d818      	bhi.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d020      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80035ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ee:	d113      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035f4:	3308      	adds	r3, #8
 80035f6:	4618      	mov	r0, r3
 80035f8:	f001 f872 	bl	80046e0 <RCCEx_PLL2_Config>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003602:	e014      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003604:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003608:	3330      	adds	r3, #48	@ 0x30
 800360a:	4618      	mov	r0, r3
 800360c:	f001 f900 	bl	8004810 <RCCEx_PLL3_Config>
 8003610:	4603      	mov	r3, r0
 8003612:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003616:	e00a      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800361e:	e006      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003620:	bf00      	nop
 8003622:	e004      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003624:	bf00      	nop
 8003626:	e002      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003628:	bf00      	nop
 800362a:	e000      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800362c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800362e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10d      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003636:	4b59      	ldr	r3, [pc, #356]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003638:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800363c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003640:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003644:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003648:	4a54      	ldr	r2, [pc, #336]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800364a:	430b      	orrs	r3, r1
 800364c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003650:	e003      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003652:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003656:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800365a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800365e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003662:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003666:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800366a:	2300      	movs	r3, #0
 800366c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003670:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003674:	460b      	mov	r3, r1
 8003676:	4313      	orrs	r3, r2
 8003678:	d055      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800367a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800367e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003682:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003686:	d031      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8003688:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800368c:	d82a      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800368e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003692:	d02d      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8003694:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003698:	d824      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800369a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800369e:	d029      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80036a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036a4:	d81e      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036aa:	d011      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80036ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036b0:	d818      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d020      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80036b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ba:	d113      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036c0:	3308      	adds	r3, #8
 80036c2:	4618      	mov	r0, r3
 80036c4:	f001 f80c 	bl	80046e0 <RCCEx_PLL2_Config>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80036ce:	e014      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036d4:	3330      	adds	r3, #48	@ 0x30
 80036d6:	4618      	mov	r0, r3
 80036d8:	f001 f89a 	bl	8004810 <RCCEx_PLL3_Config>
 80036dc:	4603      	mov	r3, r0
 80036de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80036e2:	e00a      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80036ea:	e006      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80036ec:	bf00      	nop
 80036ee:	e004      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80036f0:	bf00      	nop
 80036f2:	e002      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80036f4:	bf00      	nop
 80036f6:	e000      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80036f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10d      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003702:	4b26      	ldr	r3, [pc, #152]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003704:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003708:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800370c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003710:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003714:	4a21      	ldr	r2, [pc, #132]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003716:	430b      	orrs	r3, r1
 8003718:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800371c:	e003      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003722:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8003726:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800372a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372e:	2100      	movs	r1, #0
 8003730:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800373c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003740:	460b      	mov	r3, r1
 8003742:	4313      	orrs	r3, r2
 8003744:	d057      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8003746:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800374a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800374e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003752:	d033      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8003754:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003758:	d82c      	bhi.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800375a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800375e:	d02f      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8003760:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003764:	d826      	bhi.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003766:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800376a:	d02b      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800376c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003770:	d820      	bhi.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003776:	d013      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800377c:	d81a      	bhi.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800377e:	2b00      	cmp	r3, #0
 8003780:	d022      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8003782:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003786:	d115      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003788:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800378c:	3308      	adds	r3, #8
 800378e:	4618      	mov	r0, r3
 8003790:	f000 ffa6 	bl	80046e0 <RCCEx_PLL2_Config>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800379a:	e016      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800379c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037a4:	3330      	adds	r3, #48	@ 0x30
 80037a6:	4618      	mov	r0, r3
 80037a8:	f001 f832 	bl	8004810 <RCCEx_PLL3_Config>
 80037ac:	4603      	mov	r3, r0
 80037ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80037b2:	e00a      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80037ba:	e006      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037bc:	bf00      	nop
 80037be:	e004      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037c0:	bf00      	nop
 80037c2:	e002      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037c4:	bf00      	nop
 80037c6:	e000      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10d      	bne.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80037d2:	4bbb      	ldr	r3, [pc, #748]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80037dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037e4:	4ab6      	ldr	r2, [pc, #728]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037e6:	430b      	orrs	r3, r1
 80037e8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80037ec:	e003      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037f2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80037f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fe:	2100      	movs	r1, #0
 8003800:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003808:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800380c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003810:	460b      	mov	r3, r1
 8003812:	4313      	orrs	r3, r2
 8003814:	d055      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8003816:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800381a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800381e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003822:	d031      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003824:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003828:	d82a      	bhi.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800382a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800382e:	d02d      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8003830:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003834:	d824      	bhi.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003836:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800383a:	d029      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800383c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003840:	d81e      	bhi.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003842:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003846:	d011      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8003848:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800384c:	d818      	bhi.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d020      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8003852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003856:	d113      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003858:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800385c:	3308      	adds	r3, #8
 800385e:	4618      	mov	r0, r3
 8003860:	f000 ff3e 	bl	80046e0 <RCCEx_PLL2_Config>
 8003864:	4603      	mov	r3, r0
 8003866:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800386a:	e014      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800386c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003870:	3330      	adds	r3, #48	@ 0x30
 8003872:	4618      	mov	r0, r3
 8003874:	f000 ffcc 	bl	8004810 <RCCEx_PLL3_Config>
 8003878:	4603      	mov	r3, r0
 800387a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800387e:	e00a      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003886:	e006      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003888:	bf00      	nop
 800388a:	e004      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800388c:	bf00      	nop
 800388e:	e002      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003890:	bf00      	nop
 8003892:	e000      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003896:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10d      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800389e:	4b88      	ldr	r3, [pc, #544]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038a4:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80038a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038b0:	4a83      	ldr	r2, [pc, #524]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038b2:	430b      	orrs	r3, r1
 80038b4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80038b8:	e003      	b.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038be:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80038c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ca:	2100      	movs	r1, #0
 80038cc:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80038d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038d8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80038dc:	460b      	mov	r3, r1
 80038de:	4313      	orrs	r3, r2
 80038e0:	d055      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80038e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038ea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80038ee:	d031      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80038f0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80038f4:	d82a      	bhi.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80038f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038fa:	d02d      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80038fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003900:	d824      	bhi.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003902:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003906:	d029      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8003908:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800390c:	d81e      	bhi.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800390e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003912:	d011      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003914:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003918:	d818      	bhi.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d020      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800391e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003922:	d113      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003928:	3308      	adds	r3, #8
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fed8 	bl	80046e0 <RCCEx_PLL2_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8003936:	e014      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003938:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800393c:	3330      	adds	r3, #48	@ 0x30
 800393e:	4618      	mov	r0, r3
 8003940:	f000 ff66 	bl	8004810 <RCCEx_PLL3_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800394a:	e00a      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003952:	e006      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003954:	bf00      	nop
 8003956:	e004      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003958:	bf00      	nop
 800395a:	e002      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800395c:	bf00      	nop
 800395e:	e000      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003962:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10d      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800396a:	4b55      	ldr	r3, [pc, #340]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800396c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003970:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003974:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003978:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800397c:	4a50      	ldr	r2, [pc, #320]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800397e:	430b      	orrs	r3, r1
 8003980:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003984:	e003      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003986:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800398a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800398e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003996:	2100      	movs	r1, #0
 8003998:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800399c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039a4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80039a8:	460b      	mov	r3, r1
 80039aa:	4313      	orrs	r3, r2
 80039ac:	d055      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80039ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80039b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039ba:	d031      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80039bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039c0:	d82a      	bhi.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c6:	d02d      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80039c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039cc:	d824      	bhi.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039d2:	d029      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80039d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039d8:	d81e      	bhi.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039de:	d011      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80039e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039e4:	d818      	bhi.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d020      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80039ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ee:	d113      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80039f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039f4:	3308      	adds	r3, #8
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fe72 	bl	80046e0 <RCCEx_PLL2_Config>
 80039fc:	4603      	mov	r3, r0
 80039fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003a02:	e014      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a08:	3330      	adds	r3, #48	@ 0x30
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 ff00 	bl	8004810 <RCCEx_PLL3_Config>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003a16:	e00a      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a1e:	e006      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a20:	bf00      	nop
 8003a22:	e004      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a24:	bf00      	nop
 8003a26:	e002      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a28:	bf00      	nop
 8003a2a:	e000      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a2e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10d      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8003a36:	4b22      	ldr	r3, [pc, #136]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003a38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a3c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a48:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003a4a:	430b      	orrs	r3, r1
 8003a4c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003a50:	e003      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a52:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a56:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a62:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003a66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a74:	460b      	mov	r3, r1
 8003a76:	4313      	orrs	r3, r2
 8003a78:	d055      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003a7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003a82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a86:	d035      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8003a88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a8c:	d82e      	bhi.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003a8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a92:	d031      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003a94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a98:	d828      	bhi.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a9e:	d01b      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8003aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aa4:	d822      	bhi.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8003aaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aae:	d009      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8003ab0:	e01c      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab2:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	4a02      	ldr	r2, [pc, #8]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003abc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003abe:	e01c      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8003ac0:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ac4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ac8:	3308      	adds	r3, #8
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 fe08 	bl	80046e0 <RCCEx_PLL2_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ad6:	e010      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003adc:	3330      	adds	r3, #48	@ 0x30
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fe96 	bl	8004810 <RCCEx_PLL3_Config>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003aea:	e006      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003af2:	e002      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003af4:	bf00      	nop
 8003af6:	e000      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003af8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003afa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10d      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003b02:	4bc3      	ldr	r3, [pc, #780]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b08:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b10:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b14:	4abe      	ldr	r2, [pc, #760]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b16:	430b      	orrs	r3, r1
 8003b18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003b1c:	e003      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b22:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8003b26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003b32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b36:	2300      	movs	r3, #0
 8003b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b3c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003b40:	460b      	mov	r3, r1
 8003b42:	4313      	orrs	r3, r2
 8003b44:	d051      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8003b46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b4a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003b4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b52:	d033      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003b54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b58:	d82c      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b5a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b5e:	d02d      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003b60:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b64:	d826      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b6a:	d019      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8003b6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b70:	d820      	bhi.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8003b76:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003b7a:	d007      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8003b7c:	e01a      	b.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b7e:	4ba4      	ldr	r3, [pc, #656]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b82:	4aa3      	ldr	r2, [pc, #652]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b88:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003b8a:	e018      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b90:	3308      	adds	r3, #8
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 fda4 	bl	80046e0 <RCCEx_PLL2_Config>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003b9e:	e00e      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ba0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ba4:	3330      	adds	r3, #48	@ 0x30
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 fe32 	bl	8004810 <RCCEx_PLL3_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003bb2:	e004      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003bba:	e000      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8003bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10d      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003bc6:	4b92      	ldr	r3, [pc, #584]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003bcc:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8003bd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bd4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003bd8:	4a8d      	ldr	r2, [pc, #564]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bda:	430b      	orrs	r3, r1
 8003bdc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003be0:	e003      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003be6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003bea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003bf6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003bfc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003c00:	460b      	mov	r3, r1
 8003c02:	4313      	orrs	r3, r2
 8003c04:	d032      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003c06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c0a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003c0e:	2b05      	cmp	r3, #5
 8003c10:	d80f      	bhi.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8003c12:	2b03      	cmp	r3, #3
 8003c14:	d211      	bcs.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d911      	bls.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8003c1a:	2b02      	cmp	r3, #2
 8003c1c:	d109      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c22:	3308      	adds	r3, #8
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 fd5b 	bl	80046e0 <RCCEx_PLL2_Config>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c30:	e006      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c38:	e002      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003c3a:	bf00      	nop
 8003c3c:	e000      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c40:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10d      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003c48:	4b71      	ldr	r3, [pc, #452]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c4e:	f023 0107 	bic.w	r1, r3, #7
 8003c52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003c5a:	4a6d      	ldr	r2, [pc, #436]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c5c:	430b      	orrs	r3, r1
 8003c5e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c62:	e003      	b.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c64:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c68:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003c6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c74:	2100      	movs	r1, #0
 8003c76:	6739      	str	r1, [r7, #112]	@ 0x70
 8003c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c7e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003c82:	460b      	mov	r3, r1
 8003c84:	4313      	orrs	r3, r2
 8003c86:	d024      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003c88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d005      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c9e:	e002      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003ca0:	bf00      	nop
 8003ca2:	e000      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ca6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10d      	bne.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003cae:	4b58      	ldr	r3, [pc, #352]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003cb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cb4:	f023 0108 	bic.w	r1, r3, #8
 8003cb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cc0:	4a53      	ldr	r2, [pc, #332]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cc8:	e003      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cda:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ce4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f000 80b9 	beq.w	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003cf0:	4b48      	ldr	r3, [pc, #288]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	4a47      	ldr	r2, [pc, #284]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003cf6:	f043 0301 	orr.w	r3, r3, #1
 8003cfa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cfc:	f7fc ff50 	bl	8000ba0 <HAL_GetTick>
 8003d00:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d04:	e00b      	b.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d06:	f7fc ff4b 	bl	8000ba0 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d903      	bls.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d1c:	e005      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0ed      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8003d2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f040 8093 	bne.w	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d34:	4b36      	ldr	r3, [pc, #216]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d3e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003d42:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d023      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8003d4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d4e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8003d52:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d01b      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d64:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d68:	4b29      	ldr	r3, [pc, #164]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d6e:	4a28      	ldr	r2, [pc, #160]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d78:	4b25      	ldr	r3, [pc, #148]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d7e:	4a24      	ldr	r2, [pc, #144]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d88:	4a21      	ldr	r2, [pc, #132]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d8a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d019      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fc feff 	bl	8000ba0 <HAL_GetTick>
 8003da2:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da6:	e00d      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da8:	f7fc fefa 	bl	8000ba0 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003db2:	1ad2      	subs	r2, r2, r3
 8003db4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d903      	bls.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8003dc2:	e006      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc4:	4b12      	ldr	r3, [pc, #72]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0ea      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8003dd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d13a      	bne.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003dda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dde:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dea:	d115      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8003dec:	4b08      	ldr	r3, [pc, #32]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003df4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003df8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003e02:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003e06:	4a02      	ldr	r2, [pc, #8]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	61d3      	str	r3, [r2, #28]
 8003e0c:	e00a      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003e0e:	bf00      	nop
 8003e10:	44020c00 	.word	0x44020c00
 8003e14:	44020800 	.word	0x44020800
 8003e18:	4b9f      	ldr	r3, [pc, #636]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e1a:	69db      	ldr	r3, [r3, #28]
 8003e1c:	4a9e      	ldr	r2, [pc, #632]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e1e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e22:	61d3      	str	r3, [r2, #28]
 8003e24:	4b9c      	ldr	r3, [pc, #624]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e2a:	4a9b      	ldr	r2, [pc, #620]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e34:	4b98      	ldr	r3, [pc, #608]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e36:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003e3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e3e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003e42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e46:	4a94      	ldr	r2, [pc, #592]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e4e:	e008      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e50:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e54:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8003e58:	e003      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e5e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003e6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e70:	2300      	movs	r3, #0
 8003e72:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e74:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003e78:	460b      	mov	r3, r1
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	d035      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003e7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e82:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003e86:	2b30      	cmp	r3, #48	@ 0x30
 8003e88:	d014      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003e8a:	2b30      	cmp	r3, #48	@ 0x30
 8003e8c:	d80e      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003e8e:	2b20      	cmp	r3, #32
 8003e90:	d012      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	d80a      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d010      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003e9a:	2b10      	cmp	r3, #16
 8003e9c:	d106      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e9e:	4b7e      	ldr	r3, [pc, #504]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea2:	4a7d      	ldr	r2, [pc, #500]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003eaa:	e008      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003eb2:	e004      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003eb4:	bf00      	nop
 8003eb6:	e002      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003eb8:	bf00      	nop
 8003eba:	e000      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ebe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10d      	bne.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003ec6:	4b74      	ldr	r3, [pc, #464]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ec8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ecc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ed0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ed4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003ed8:	4a6f      	ldr	r2, [pc, #444]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003eda:	430b      	orrs	r3, r1
 8003edc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ee0:	e003      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ee6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003eea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ef8:	2300      	movs	r3, #0
 8003efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003efc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f00:	460b      	mov	r3, r1
 8003f02:	4313      	orrs	r3, r2
 8003f04:	d033      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003f06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f0a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003f12:	2b40      	cmp	r3, #64	@ 0x40
 8003f14:	d007      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003f16:	e010      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f18:	4b5f      	ldr	r3, [pc, #380]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	4a5e      	ldr	r2, [pc, #376]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f22:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003f24:	e00d      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 fbd7 	bl	80046e0 <RCCEx_PLL2_Config>
 8003f32:	4603      	mov	r3, r0
 8003f34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003f38:	e003      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10d      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003f4a:	4b53      	ldr	r3, [pc, #332]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f50:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003f54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f58:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003f5c:	4a4e      	ldr	r2, [pc, #312]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003f64:	e003      	b.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003f6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003f7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f80:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003f84:	460b      	mov	r3, r1
 8003f86:	4313      	orrs	r3, r2
 8003f88:	d033      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003f8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f8e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003f96:	2b80      	cmp	r3, #128	@ 0x80
 8003f98:	d007      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003f9a:	e010      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f9c:	4b3e      	ldr	r3, [pc, #248]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa0:	4a3d      	ldr	r2, [pc, #244]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fa6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003fa8:	e00d      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fae:	3308      	adds	r3, #8
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 fb95 	bl	80046e0 <RCCEx_PLL2_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003fbc:	e003      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003fc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10d      	bne.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003fce:	4b32      	ldr	r3, [pc, #200]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fd4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003fd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fdc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fe2:	430b      	orrs	r3, r1
 8003fe4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003fe8:	e003      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003ff2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffa:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004000:	2300      	movs	r3, #0
 8004002:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004004:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004008:	460b      	mov	r3, r1
 800400a:	4313      	orrs	r3, r2
 800400c:	d04a      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800400e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004016:	2b04      	cmp	r3, #4
 8004018:	d827      	bhi.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800401a:	a201      	add	r2, pc, #4	@ (adr r2, 8004020 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800401c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004020:	08004035 	.word	0x08004035
 8004024:	08004043 	.word	0x08004043
 8004028:	08004057 	.word	0x08004057
 800402c:	08004073 	.word	0x08004073
 8004030:	08004073 	.word	0x08004073
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004034:	4b18      	ldr	r3, [pc, #96]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004038:	4a17      	ldr	r2, [pc, #92]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800403a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800403e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004040:	e018      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004046:	3308      	adds	r3, #8
 8004048:	4618      	mov	r0, r3
 800404a:	f000 fb49 	bl	80046e0 <RCCEx_PLL2_Config>
 800404e:	4603      	mov	r3, r0
 8004050:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004054:	e00e      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004056:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800405a:	3330      	adds	r3, #48	@ 0x30
 800405c:	4618      	mov	r0, r3
 800405e:	f000 fbd7 	bl	8004810 <RCCEx_PLL3_Config>
 8004062:	4603      	mov	r3, r0
 8004064:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004068:	e004      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004070:	e000      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8004072:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004074:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10f      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800407c:	4b06      	ldr	r3, [pc, #24]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800407e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004082:	f023 0107 	bic.w	r1, r3, #7
 8004086:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800408a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800408e:	4a02      	ldr	r2, [pc, #8]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004090:	430b      	orrs	r3, r1
 8004092:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004096:	e005      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8004098:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80040a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80040b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80040b2:	2300      	movs	r3, #0
 80040b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040b6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80040ba:	460b      	mov	r3, r1
 80040bc:	4313      	orrs	r3, r2
 80040be:	f000 8081 	beq.w	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80040c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	d85f      	bhi.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 80040ce:	a201      	add	r2, pc, #4	@ (adr r2, 80040d4 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 80040d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d4:	08004159 	.word	0x08004159
 80040d8:	0800418f 	.word	0x0800418f
 80040dc:	0800418f 	.word	0x0800418f
 80040e0:	0800418f 	.word	0x0800418f
 80040e4:	0800418f 	.word	0x0800418f
 80040e8:	0800418f 	.word	0x0800418f
 80040ec:	0800418f 	.word	0x0800418f
 80040f0:	0800418f 	.word	0x0800418f
 80040f4:	08004167 	.word	0x08004167
 80040f8:	0800418f 	.word	0x0800418f
 80040fc:	0800418f 	.word	0x0800418f
 8004100:	0800418f 	.word	0x0800418f
 8004104:	0800418f 	.word	0x0800418f
 8004108:	0800418f 	.word	0x0800418f
 800410c:	0800418f 	.word	0x0800418f
 8004110:	0800418f 	.word	0x0800418f
 8004114:	0800417b 	.word	0x0800417b
 8004118:	0800418f 	.word	0x0800418f
 800411c:	0800418f 	.word	0x0800418f
 8004120:	0800418f 	.word	0x0800418f
 8004124:	0800418f 	.word	0x0800418f
 8004128:	0800418f 	.word	0x0800418f
 800412c:	0800418f 	.word	0x0800418f
 8004130:	0800418f 	.word	0x0800418f
 8004134:	08004197 	.word	0x08004197
 8004138:	0800418f 	.word	0x0800418f
 800413c:	0800418f 	.word	0x0800418f
 8004140:	0800418f 	.word	0x0800418f
 8004144:	0800418f 	.word	0x0800418f
 8004148:	0800418f 	.word	0x0800418f
 800414c:	0800418f 	.word	0x0800418f
 8004150:	0800418f 	.word	0x0800418f
 8004154:	08004197 	.word	0x08004197
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004158:	4bab      	ldr	r3, [pc, #684]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800415a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415c:	4aaa      	ldr	r2, [pc, #680]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800415e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004162:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004164:	e018      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004166:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800416a:	3308      	adds	r3, #8
 800416c:	4618      	mov	r0, r3
 800416e:	f000 fab7 	bl	80046e0 <RCCEx_PLL2_Config>
 8004172:	4603      	mov	r3, r0
 8004174:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004178:	e00e      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800417a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800417e:	3330      	adds	r3, #48	@ 0x30
 8004180:	4618      	mov	r0, r3
 8004182:	f000 fb45 	bl	8004810 <RCCEx_PLL3_Config>
 8004186:	4603      	mov	r3, r0
 8004188:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800418c:	e004      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004194:	e000      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8004196:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004198:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10d      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80041a0:	4b99      	ldr	r3, [pc, #612]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80041aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041b2:	4a95      	ldr	r2, [pc, #596]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041b4:	430b      	orrs	r3, r1
 80041b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041ba:	e003      	b.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80041c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80041d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041d2:	2300      	movs	r3, #0
 80041d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041d6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80041da:	460b      	mov	r3, r1
 80041dc:	4313      	orrs	r3, r2
 80041de:	d04e      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80041e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ec:	d02e      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80041ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f2:	d827      	bhi.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80041f4:	2bc0      	cmp	r3, #192	@ 0xc0
 80041f6:	d02b      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 80041f8:	2bc0      	cmp	r3, #192	@ 0xc0
 80041fa:	d823      	bhi.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80041fc:	2b80      	cmp	r3, #128	@ 0x80
 80041fe:	d017      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8004200:	2b80      	cmp	r3, #128	@ 0x80
 8004202:	d81f      	bhi.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8004208:	2b40      	cmp	r3, #64	@ 0x40
 800420a:	d007      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800420c:	e01a      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800420e:	4b7e      	ldr	r3, [pc, #504]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004212:	4a7d      	ldr	r2, [pc, #500]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004218:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800421a:	e01a      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800421c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004220:	3308      	adds	r3, #8
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fa5c 	bl	80046e0 <RCCEx_PLL2_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800422e:	e010      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004230:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004234:	3330      	adds	r3, #48	@ 0x30
 8004236:	4618      	mov	r0, r3
 8004238:	f000 faea 	bl	8004810 <RCCEx_PLL3_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004242:	e006      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800424a:	e002      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800424c:	bf00      	nop
 800424e:	e000      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004252:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10d      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800425a:	4b6b      	ldr	r3, [pc, #428]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800425c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004260:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004268:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800426c:	4a66      	ldr	r2, [pc, #408]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800426e:	430b      	orrs	r3, r1
 8004270:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004274:	e003      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004276:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800427a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800427e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004286:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800428a:	633b      	str	r3, [r7, #48]	@ 0x30
 800428c:	2300      	movs	r3, #0
 800428e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004290:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004294:	460b      	mov	r3, r1
 8004296:	4313      	orrs	r3, r2
 8004298:	d055      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800429a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800429e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80042a2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80042a6:	d031      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80042a8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80042ac:	d82a      	bhi.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042b2:	d02d      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80042b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042b8:	d824      	bhi.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042ba:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042be:	d029      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80042c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042c4:	d81e      	bhi.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ca:	d011      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80042cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042d0:	d818      	bhi.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d020      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80042d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042da:	d113      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042e0:	3308      	adds	r3, #8
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 f9fc 	bl	80046e0 <RCCEx_PLL2_Config>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80042ee:	e014      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80042f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042f4:	3330      	adds	r3, #48	@ 0x30
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fa8a 	bl	8004810 <RCCEx_PLL3_Config>
 80042fc:	4603      	mov	r3, r0
 80042fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004302:	e00a      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800430a:	e006      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800430c:	bf00      	nop
 800430e:	e004      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004310:	bf00      	nop
 8004312:	e002      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004314:	bf00      	nop
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800431a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10d      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004322:	4b39      	ldr	r3, [pc, #228]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004328:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800432c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004330:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004334:	4a34      	ldr	r2, [pc, #208]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004336:	430b      	orrs	r3, r1
 8004338:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800433c:	e003      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004342:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8004346:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800434a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004352:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004354:	2300      	movs	r3, #0
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004358:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800435c:	460b      	mov	r3, r1
 800435e:	4313      	orrs	r3, r2
 8004360:	d058      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8004362:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004366:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800436a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800436e:	d031      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8004370:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004374:	d82a      	bhi.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004376:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800437a:	d02d      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800437c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004380:	d824      	bhi.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004382:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004386:	d029      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8004388:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800438c:	d81e      	bhi.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800438e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004392:	d011      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8004394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004398:	d818      	bhi.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800439a:	2b00      	cmp	r3, #0
 800439c:	d020      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800439e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a2:	d113      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043a8:	3308      	adds	r3, #8
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 f998 	bl	80046e0 <RCCEx_PLL2_Config>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80043b6:	e014      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043bc:	3330      	adds	r3, #48	@ 0x30
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fa26 	bl	8004810 <RCCEx_PLL3_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80043ca:	e00a      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043d2:	e006      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043d4:	bf00      	nop
 80043d6:	e004      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043d8:	bf00      	nop
 80043da:	e002      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043dc:	bf00      	nop
 80043de:	e000      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d110      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80043ea:	4b07      	ldr	r3, [pc, #28]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80043ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043f0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80043f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043fc:	4902      	ldr	r1, [pc, #8]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004404:	e006      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8004406:	bf00      	nop
 8004408:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004410:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004414:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	2100      	movs	r1, #0
 800441e:	6239      	str	r1, [r7, #32]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
 8004426:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800442a:	460b      	mov	r3, r1
 800442c:	4313      	orrs	r3, r2
 800442e:	d055      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8004430:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004434:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004438:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800443c:	d031      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800443e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004442:	d82a      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004448:	d02d      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800444a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800444e:	d824      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004450:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004454:	d029      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8004456:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800445a:	d81e      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800445c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004460:	d011      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8004462:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004466:	d818      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004468:	2b00      	cmp	r3, #0
 800446a:	d020      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800446c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004470:	d113      	bne.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004472:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004476:	3308      	adds	r3, #8
 8004478:	4618      	mov	r0, r3
 800447a:	f000 f931 	bl	80046e0 <RCCEx_PLL2_Config>
 800447e:	4603      	mov	r3, r0
 8004480:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004484:	e014      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004486:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800448a:	3330      	adds	r3, #48	@ 0x30
 800448c:	4618      	mov	r0, r3
 800448e:	f000 f9bf 	bl	8004810 <RCCEx_PLL3_Config>
 8004492:	4603      	mov	r3, r0
 8004494:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004498:	e00a      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044a0:	e006      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044a2:	bf00      	nop
 80044a4:	e004      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044a6:	bf00      	nop
 80044a8:	e002      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044aa:	bf00      	nop
 80044ac:	e000      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10d      	bne.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80044b8:	4b88      	ldr	r3, [pc, #544]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044be:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80044c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044ca:	4984      	ldr	r1, [pc, #528]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80044d2:	e003      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044d8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80044dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	2100      	movs	r1, #0
 80044e6:	61b9      	str	r1, [r7, #24]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	61fb      	str	r3, [r7, #28]
 80044ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80044f2:	460b      	mov	r3, r1
 80044f4:	4313      	orrs	r3, r2
 80044f6:	d03d      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80044f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004500:	2b03      	cmp	r3, #3
 8004502:	d81c      	bhi.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004504:	a201      	add	r2, pc, #4	@ (adr r2, 800450c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8004506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450a:	bf00      	nop
 800450c:	08004547 	.word	0x08004547
 8004510:	0800451d 	.word	0x0800451d
 8004514:	0800452b 	.word	0x0800452b
 8004518:	08004547 	.word	0x08004547
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800451c:	4b6f      	ldr	r3, [pc, #444]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800451e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004520:	4a6e      	ldr	r2, [pc, #440]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004522:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004526:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004528:	e00e      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800452a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800452e:	3308      	adds	r3, #8
 8004530:	4618      	mov	r0, r3
 8004532:	f000 f8d5 	bl	80046e0 <RCCEx_PLL2_Config>
 8004536:	4603      	mov	r3, r0
 8004538:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800453c:	e004      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004544:	e000      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8004546:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004548:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10d      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004550:	4b62      	ldr	r3, [pc, #392]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004552:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004556:	f023 0203 	bic.w	r2, r3, #3
 800455a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800455e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004562:	495e      	ldr	r1, [pc, #376]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800456a:	e003      	b.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004570:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004574:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457c:	2100      	movs	r1, #0
 800457e:	6139      	str	r1, [r7, #16]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800458a:	460b      	mov	r3, r1
 800458c:	4313      	orrs	r3, r2
 800458e:	d03a      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004594:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800459c:	d00e      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800459e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045a2:	d815      	bhi.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d017      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80045a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ac:	d110      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ae:	4b4b      	ldr	r3, [pc, #300]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b2:	4a4a      	ldr	r2, [pc, #296]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045b8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80045ba:	e00e      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045c0:	3308      	adds	r3, #8
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f88c 	bl	80046e0 <RCCEx_PLL2_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80045ce:	e004      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80045d6:	e000      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80045d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10d      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80045e2:	4b3e      	ldr	r3, [pc, #248]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045f0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045f4:	4939      	ldr	r1, [pc, #228]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80045fc:	e003      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004602:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004606:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	2100      	movs	r1, #0
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800461c:	460b      	mov	r3, r1
 800461e:	4313      	orrs	r3, r2
 8004620:	d038      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004622:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004626:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800462a:	2b30      	cmp	r3, #48	@ 0x30
 800462c:	d01b      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800462e:	2b30      	cmp	r3, #48	@ 0x30
 8004630:	d815      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8004632:	2b10      	cmp	r3, #16
 8004634:	d002      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8004636:	2b20      	cmp	r3, #32
 8004638:	d007      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800463a:	e010      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800463c:	4b27      	ldr	r3, [pc, #156]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800463e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004640:	4a26      	ldr	r2, [pc, #152]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004646:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004648:	e00e      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800464a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800464e:	3330      	adds	r3, #48	@ 0x30
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f8dd 	bl	8004810 <RCCEx_PLL3_Config>
 8004656:	4603      	mov	r3, r0
 8004658:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800465c:	e004      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004664:	e000      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8004666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004668:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10d      	bne.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004670:	4b1a      	ldr	r3, [pc, #104]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004672:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004676:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800467a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800467e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004682:	4916      	ldr	r1, [pc, #88]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800468a:	e003      	b.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800468c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004690:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004694:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469c:	2100      	movs	r1, #0
 800469e:	6039      	str	r1, [r7, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	607b      	str	r3, [r7, #4]
 80046a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046aa:	460b      	mov	r3, r1
 80046ac:	4313      	orrs	r3, r2
 80046ae:	d00c      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80046b0:	4b0a      	ldr	r3, [pc, #40]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80046b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046be:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80046c2:	4906      	ldr	r1, [pc, #24]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80046ca:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80046d4:	46bd      	mov	sp, r7
 80046d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046da:	bf00      	nop
 80046dc:	44020c00 	.word	0x44020c00

080046e0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80046e8:	4b48      	ldr	r3, [pc, #288]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a47      	ldr	r2, [pc, #284]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80046ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046f2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80046f4:	f7fc fa54 	bl	8000ba0 <HAL_GetTick>
 80046f8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046fa:	e008      	b.n	800470e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80046fc:	f7fc fa50 	bl	8000ba0 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e07a      	b.n	8004804 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800470e:	4b3f      	ldr	r3, [pc, #252]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f0      	bne.n	80046fc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800471a:	4b3c      	ldr	r3, [pc, #240]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 800471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004722:	f023 0303 	bic.w	r3, r3, #3
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6811      	ldr	r1, [r2, #0]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6852      	ldr	r2, [r2, #4]
 800472e:	0212      	lsls	r2, r2, #8
 8004730:	430a      	orrs	r2, r1
 8004732:	4936      	ldr	r1, [pc, #216]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 8004734:	4313      	orrs	r3, r2
 8004736:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	3b01      	subs	r3, #1
 800473e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	3b01      	subs	r3, #1
 8004748:	025b      	lsls	r3, r3, #9
 800474a:	b29b      	uxth	r3, r3
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	3b01      	subs	r3, #1
 8004754:	041b      	lsls	r3, r3, #16
 8004756:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	3b01      	subs	r3, #1
 8004762:	061b      	lsls	r3, r3, #24
 8004764:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004768:	4928      	ldr	r1, [pc, #160]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 800476a:	4313      	orrs	r3, r2
 800476c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800476e:	4b27      	ldr	r3, [pc, #156]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 8004770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004772:	f023 020c 	bic.w	r2, r3, #12
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	4924      	ldr	r1, [pc, #144]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 800477c:	4313      	orrs	r3, r2
 800477e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004780:	4b22      	ldr	r3, [pc, #136]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	f023 0220 	bic.w	r2, r3, #32
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	491f      	ldr	r1, [pc, #124]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 800478e:	4313      	orrs	r3, r2
 8004790:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004792:	4b1e      	ldr	r3, [pc, #120]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 8004794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479a:	491c      	ldr	r1, [pc, #112]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80047a0:	4b1a      	ldr	r3, [pc, #104]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a4:	4a19      	ldr	r2, [pc, #100]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047a6:	f023 0310 	bic.w	r3, r3, #16
 80047aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80047ac:	4b17      	ldr	r3, [pc, #92]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047b4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6a12      	ldr	r2, [r2, #32]
 80047bc:	00d2      	lsls	r2, r2, #3
 80047be:	4913      	ldr	r1, [pc, #76]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80047c4:	4b11      	ldr	r3, [pc, #68]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	4a10      	ldr	r2, [pc, #64]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047ca:	f043 0310 	orr.w	r3, r3, #16
 80047ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80047d0:	4b0e      	ldr	r3, [pc, #56]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a0d      	ldr	r2, [pc, #52]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80047dc:	f7fc f9e0 	bl	8000ba0 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047e2:	e008      	b.n	80047f6 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80047e4:	f7fc f9dc 	bl	8000ba0 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e006      	b.n	8004804 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047f6:	4b05      	ldr	r3, [pc, #20]	@ (800480c <RCCEx_PLL2_Config+0x12c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004802:	2300      	movs	r3, #0

}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	44020c00 	.word	0x44020c00

08004810 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8004818:	4b48      	ldr	r3, [pc, #288]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a47      	ldr	r2, [pc, #284]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 800481e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004822:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004824:	f7fc f9bc 	bl	8000ba0 <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800482a:	e008      	b.n	800483e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800482c:	f7fc f9b8 	bl	8000ba0 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e07a      	b.n	8004934 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800483e:	4b3f      	ldr	r3, [pc, #252]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1f0      	bne.n	800482c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800484a:	4b3c      	ldr	r3, [pc, #240]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 800484c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004852:	f023 0303 	bic.w	r3, r3, #3
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6811      	ldr	r1, [r2, #0]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6852      	ldr	r2, [r2, #4]
 800485e:	0212      	lsls	r2, r2, #8
 8004860:	430a      	orrs	r2, r1
 8004862:	4936      	ldr	r1, [pc, #216]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 8004864:	4313      	orrs	r3, r2
 8004866:	630b      	str	r3, [r1, #48]	@ 0x30
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	3b01      	subs	r3, #1
 800486e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	3b01      	subs	r3, #1
 8004878:	025b      	lsls	r3, r3, #9
 800487a:	b29b      	uxth	r3, r3
 800487c:	431a      	orrs	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	3b01      	subs	r3, #1
 8004884:	041b      	lsls	r3, r3, #16
 8004886:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	3b01      	subs	r3, #1
 8004892:	061b      	lsls	r3, r3, #24
 8004894:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004898:	4928      	ldr	r1, [pc, #160]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800489e:	4b27      	ldr	r3, [pc, #156]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a2:	f023 020c 	bic.w	r2, r3, #12
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	4924      	ldr	r1, [pc, #144]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80048b0:	4b22      	ldr	r3, [pc, #136]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b4:	f023 0220 	bic.w	r2, r3, #32
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69db      	ldr	r3, [r3, #28]
 80048bc:	491f      	ldr	r1, [pc, #124]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80048c2:	4b1e      	ldr	r3, [pc, #120]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	491c      	ldr	r1, [pc, #112]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80048d0:	4b1a      	ldr	r3, [pc, #104]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d4:	4a19      	ldr	r2, [pc, #100]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048d6:	f023 0310 	bic.w	r3, r3, #16
 80048da:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80048dc:	4b17      	ldr	r3, [pc, #92]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048e4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6a12      	ldr	r2, [r2, #32]
 80048ec:	00d2      	lsls	r2, r2, #3
 80048ee:	4913      	ldr	r1, [pc, #76]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80048f4:	4b11      	ldr	r3, [pc, #68]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f8:	4a10      	ldr	r2, [pc, #64]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 80048fa:	f043 0310 	orr.w	r3, r3, #16
 80048fe:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8004900:	4b0e      	ldr	r3, [pc, #56]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a0d      	ldr	r2, [pc, #52]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 8004906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800490a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800490c:	f7fc f948 	bl	8000ba0 <HAL_GetTick>
 8004910:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004912:	e008      	b.n	8004926 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004914:	f7fc f944 	bl	8000ba0 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e006      	b.n	8004934 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004926:	4b05      	ldr	r3, [pc, #20]	@ (800493c <RCCEx_PLL3_Config+0x12c>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d0f0      	beq.n	8004914 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	44020c00 	.word	0x44020c00

08004940 <__NVIC_SetPriority>:
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	6039      	str	r1, [r7, #0]
 800494a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800494c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004950:	2b00      	cmp	r3, #0
 8004952:	db0a      	blt.n	800496a <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	b2da      	uxtb	r2, r3
 8004958:	490c      	ldr	r1, [pc, #48]	@ (800498c <__NVIC_SetPriority+0x4c>)
 800495a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800495e:	0112      	lsls	r2, r2, #4
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	440b      	add	r3, r1
 8004964:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004968:	e00a      	b.n	8004980 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	b2da      	uxtb	r2, r3
 800496e:	4908      	ldr	r1, [pc, #32]	@ (8004990 <__NVIC_SetPriority+0x50>)
 8004970:	88fb      	ldrh	r3, [r7, #6]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	3b04      	subs	r3, #4
 8004978:	0112      	lsls	r2, r2, #4
 800497a:	b2d2      	uxtb	r2, r2
 800497c:	440b      	add	r3, r1
 800497e:	761a      	strb	r2, [r3, #24]
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	e000e100 	.word	0xe000e100
 8004990:	e000ed00 	.word	0xe000ed00

08004994 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8004998:	4b05      	ldr	r3, [pc, #20]	@ (80049b0 <SysTick_Handler+0x1c>)
 800499a:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800499c:	f001 ff68 	bl	8006870 <xTaskGetSchedulerState>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d001      	beq.n	80049aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80049a6:	f002 fb9b 	bl	80070e0 <xPortSysTickHandler>
  }
}
 80049aa:	bf00      	nop
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	e000e010 	.word	0xe000e010

080049b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 80049b8:	2100      	movs	r1, #0
 80049ba:	f06f 0004 	mvn.w	r0, #4
 80049be:	f7ff ffbf 	bl	8004940 <__NVIC_SetPriority>
#endif
}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b086      	sub	sp, #24
 80049ca:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049d0:	f3ef 8305 	mrs	r3, IPSR
 80049d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80049d6:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 80049dc:	2301      	movs	r3, #1
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	e013      	b.n	8004a0a <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 80049e2:	f001 ff45 	bl	8006870 <xTaskGetSchedulerState>
 80049e6:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d00d      	beq.n	8004a0a <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80049ee:	f3ef 8310 	mrs	r3, PRIMASK
 80049f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80049f4:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d105      	bne.n	8004a06 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80049fa:	f3ef 8311 	mrs	r3, BASEPRI
 80049fe:	607b      	str	r3, [r7, #4]
  return(result);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8004a06:	2301      	movs	r3, #1
 8004a08:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8004a0a:	697b      	ldr	r3, [r7, #20]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8004a1a:	f7ff ffd4 	bl	80049c6 <IRQ_Context>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <osKernelInitialize+0x18>
    stat = osErrorISR;
 8004a24:	f06f 0305 	mvn.w	r3, #5
 8004a28:	607b      	str	r3, [r7, #4]
 8004a2a:	e012      	b.n	8004a52 <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8004a2c:	f001 ff20 	bl	8006870 <xTaskGetSchedulerState>
 8004a30:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d109      	bne.n	8004a4c <osKernelInitialize+0x38>
 8004a38:	4b08      	ldr	r3, [pc, #32]	@ (8004a5c <osKernelInitialize+0x48>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d105      	bne.n	8004a4c <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a40:	4b06      	ldr	r3, [pc, #24]	@ (8004a5c <osKernelInitialize+0x48>)
 8004a42:	2201      	movs	r2, #1
 8004a44:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	607b      	str	r3, [r7, #4]
 8004a4a:	e002      	b.n	8004a52 <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8004a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a50:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8004a52:	687b      	ldr	r3, [r7, #4]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	200000c0 	.word	0x200000c0

08004a60 <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8004a66:	f7ff ffae 	bl	80049c6 <IRQ_Context>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d003      	beq.n	8004a78 <osKernelStart+0x18>
    stat = osErrorISR;
 8004a70:	f06f 0305 	mvn.w	r3, #5
 8004a74:	607b      	str	r3, [r7, #4]
 8004a76:	e016      	b.n	8004aa6 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8004a78:	f001 fefa 	bl	8006870 <xTaskGetSchedulerState>
 8004a7c:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d10d      	bne.n	8004aa0 <osKernelStart+0x40>
 8004a84:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab0 <osKernelStart+0x50>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d109      	bne.n	8004aa0 <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004a8c:	f7ff ff92 	bl	80049b4 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8004a90:	4b07      	ldr	r3, [pc, #28]	@ (8004ab0 <osKernelStart+0x50>)
 8004a92:	2202      	movs	r2, #2
 8004a94:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004a96:	f001 f9ad 	bl	8005df4 <vTaskStartScheduler>
      stat = osOK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	607b      	str	r3, [r7, #4]
 8004a9e:	e002      	b.n	8004aa6 <osKernelStart+0x46>
    } else {
      stat = osError;
 8004aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa4:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8004aa6:	687b      	ldr	r3, [r7, #4]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	200000c0 	.word	0x200000c0

08004ab4 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b08e      	sub	sp, #56	@ 0x38
 8004ab8:	af04      	add	r7, sp, #16
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8004ac4:	f7ff ff7f 	bl	80049c6 <IRQ_Context>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d17e      	bne.n	8004bcc <osThreadNew+0x118>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d07b      	beq.n	8004bcc <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8004ad4:	2380      	movs	r3, #128	@ 0x80
 8004ad6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004ad8:	2318      	movs	r3, #24
 8004ada:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d045      	beq.n	8004b78 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <osThreadNew+0x46>
        name = attr->name;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d008      	beq.n	8004b20 <osThreadNew+0x6c>
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	2b38      	cmp	r3, #56	@ 0x38
 8004b12:	d805      	bhi.n	8004b20 <osThreadNew+0x6c>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8004b20:	2300      	movs	r3, #0
 8004b22:	e054      	b.n	8004bce <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	089b      	lsrs	r3, r3, #2
 8004b32:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00e      	beq.n	8004b5a <osThreadNew+0xa6>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2b5b      	cmp	r3, #91	@ 0x5b
 8004b42:	d90a      	bls.n	8004b5a <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d006      	beq.n	8004b5a <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 8004b54:	2301      	movs	r3, #1
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	e010      	b.n	8004b7c <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10c      	bne.n	8004b7c <osThreadNew+0xc8>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d108      	bne.n	8004b7c <osThreadNew+0xc8>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d104      	bne.n	8004b7c <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8004b72:	2300      	movs	r3, #0
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	e001      	b.n	8004b7c <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d110      	bne.n	8004ba4 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b8a:	9202      	str	r2, [sp, #8]
 8004b8c:	9301      	str	r3, [sp, #4]
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	6a3a      	ldr	r2, [r7, #32]
 8004b96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 ff5b 	bl	8005a54 <xTaskCreateStatic>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	617b      	str	r3, [r7, #20]
 8004ba2:	e013      	b.n	8004bcc <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d110      	bne.n	8004bcc <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	f107 0314 	add.w	r3, r7, #20
 8004bb2:	9301      	str	r3, [sp, #4]
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 ff96 	bl	8005aee <xTaskCreate>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d001      	beq.n	8004bcc <osThreadNew+0x118>
            hTask = NULL;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8004bcc:	697b      	ldr	r3, [r7, #20]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3728      	adds	r7, #40	@ 0x28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b084      	sub	sp, #16
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 8004bde:	f7ff fef2 	bl	80049c6 <IRQ_Context>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <osDelay+0x1a>
    stat = osErrorISR;
 8004be8:	f06f 0305 	mvn.w	r3, #5
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	e007      	b.n	8004c00 <osDelay+0x2a>
  }
  else {
    stat = osOK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <osDelay+0x2a>
      vTaskDelay(ticks);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f001 f8d4 	bl	8005da8 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 8004c00:	68fb      	ldr	r3, [r7, #12]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <osMessageQueueNew>:

  Limitations:
  - The memory for control block and and message data must be provided in the
    osThreadAttr_t structure in order to allocate object statically.
*/
osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b088      	sub	sp, #32
 8004c0e:	af02      	add	r7, sp, #8
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
  QueueHandle_t hQueue;
  int32_t mem;

  hQueue = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (msg_count > 0U) && (msg_size > 0U)) {
 8004c1a:	f7ff fed4 	bl	80049c6 <IRQ_Context>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d15f      	bne.n	8004ce4 <osMessageQueueNew+0xda>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d05c      	beq.n	8004ce4 <osMessageQueueNew+0xda>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d059      	beq.n	8004ce4 <osMessageQueueNew+0xda>
    mem = -1;
 8004c30:	f04f 33ff 	mov.w	r3, #4294967295
 8004c34:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d029      	beq.n	8004c90 <osMessageQueueNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d012      	beq.n	8004c6a <osMessageQueueNew+0x60>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	2b4f      	cmp	r3, #79	@ 0x4f
 8004c4a:	d90e      	bls.n	8004c6a <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	695a      	ldr	r2, [r3, #20]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	fb01 f303 	mul.w	r3, r1, r3
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d302      	bcc.n	8004c6a <osMessageQueueNew+0x60>
        /* The memory for control block and message data is provided, use static object */
        mem = 1;
 8004c64:	2301      	movs	r3, #1
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e014      	b.n	8004c94 <osMessageQueueNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d110      	bne.n	8004c94 <osMessageQueueNew+0x8a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10c      	bne.n	8004c94 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d108      	bne.n	8004c94 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d104      	bne.n	8004c94 <osMessageQueueNew+0x8a>
          /* Control block will be allocated from the dynamic pool */
          mem = 0;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	e001      	b.n	8004c94 <osMessageQueueNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d10b      	bne.n	8004cb2 <osMessageQueueNew+0xa8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691a      	ldr	r2, [r3, #16]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	9100      	str	r1, [sp, #0]
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 fa10 	bl	80050ce <xQueueGenericCreateStatic>
 8004cae:	6178      	str	r0, [r7, #20]
 8004cb0:	e008      	b.n	8004cc4 <osMessageQueueNew+0xba>
      #endif
    }
    else {
      if (mem == 0) {
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d105      	bne.n	8004cc4 <osMessageQueueNew+0xba>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004cb8:	2200      	movs	r2, #0
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 fa4f 	bl	8005160 <xQueueGenericCreate>
 8004cc2:	6178      	str	r0, [r7, #20]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00c      	beq.n	8004ce4 <osMessageQueueNew+0xda>
      if ((attr != NULL) && (attr->name != NULL)) {
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d009      	beq.n	8004ce4 <osMessageQueueNew+0xda>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d005      	beq.n	8004ce4 <osMessageQueueNew+0xda>
        /* Only non-NULL name objects are added to the Queue Registry */
        vQueueAddToRegistry (hQueue, attr->name);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	6978      	ldr	r0, [r7, #20]
 8004ce0:	f000 fe3e 	bl	8005960 <vQueueAddToRegistry>
    #endif

  }

  /* Return message queue ID */
  return ((osMessageQueueId_t)hQueue);
 8004ce4:	697b      	ldr	r3, [r7, #20]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
	...

08004cf0 <osMessageQueuePut>:
  Put a Message into a Queue or timeout if Queue is full.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b088      	sub	sp, #32
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8004d08:	f7ff fe5d 	bl	80049c6 <IRQ_Context>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d024      	beq.n	8004d5c <osMessageQueuePut+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <osMessageQueuePut+0x34>
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d002      	beq.n	8004d24 <osMessageQueuePut+0x34>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <osMessageQueuePut+0x3c>
      stat = osErrorParameter;
 8004d24:	f06f 0303 	mvn.w	r3, #3
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	e034      	b.n	8004d96 <osMessageQueuePut+0xa6>
    }
    else {
      yield = pdFALSE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004d30:	f107 0214 	add.w	r2, r7, #20
 8004d34:	2300      	movs	r3, #0
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	69b8      	ldr	r0, [r7, #24]
 8004d3a:	f000 fb4c 	bl	80053d6 <xQueueGenericSendFromISR>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d003      	beq.n	8004d4c <osMessageQueuePut+0x5c>
        stat = osErrorResource;
 8004d44:	f06f 0302 	mvn.w	r3, #2
 8004d48:	61fb      	str	r3, [r7, #28]
 8004d4a:	e024      	b.n	8004d96 <osMessageQueuePut+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d021      	beq.n	8004d96 <osMessageQueuePut+0xa6>
 8004d52:	4b13      	ldr	r3, [pc, #76]	@ (8004da0 <osMessageQueuePut+0xb0>)
 8004d54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e01c      	b.n	8004d96 <osMessageQueuePut+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <osMessageQueuePut+0x78>
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d103      	bne.n	8004d70 <osMessageQueuePut+0x80>
      stat = osErrorParameter;
 8004d68:	f06f 0303 	mvn.w	r3, #3
 8004d6c:	61fb      	str	r3, [r7, #28]
 8004d6e:	e012      	b.n	8004d96 <osMessageQueuePut+0xa6>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004d70:	2300      	movs	r3, #0
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	69b8      	ldr	r0, [r7, #24]
 8004d78:	f000 fa60 	bl	800523c <xQueueGenericSend>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d009      	beq.n	8004d96 <osMessageQueuePut+0xa6>
        if (timeout != 0U) {
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d003      	beq.n	8004d90 <osMessageQueuePut+0xa0>
          stat = osErrorTimeout;
 8004d88:	f06f 0301 	mvn.w	r3, #1
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	e002      	b.n	8004d96 <osMessageQueuePut+0xa6>
        } else {
          stat = osErrorResource;
 8004d90:	f06f 0302 	mvn.w	r3, #2
 8004d94:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8004d96:	69fb      	ldr	r3, [r7, #28]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3720      	adds	r7, #32
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	e000ed04 	.word	0xe000ed04

08004da4 <osMessageQueueGet>:
  Get a Message from a Queue or timeout if Queue is empty.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
 8004db0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004db6:	2300      	movs	r3, #0
 8004db8:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8004dba:	f7ff fe04 	bl	80049c6 <IRQ_Context>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d024      	beq.n	8004e0e <osMessageQueueGet+0x6a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <osMessageQueueGet+0x32>
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <osMessageQueueGet+0x32>
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8004dd6:	f06f 0303 	mvn.w	r3, #3
 8004dda:	61fb      	str	r3, [r7, #28]
 8004ddc:	e033      	b.n	8004e46 <osMessageQueueGet+0xa2>
    }
    else {
      yield = pdFALSE;
 8004dde:	2300      	movs	r3, #0
 8004de0:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004de2:	f107 0314 	add.w	r3, r7, #20
 8004de6:	461a      	mov	r2, r3
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	69b8      	ldr	r0, [r7, #24]
 8004dec:	f000 fc35 	bl	800565a <xQueueReceiveFromISR>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d003      	beq.n	8004dfe <osMessageQueueGet+0x5a>
        stat = osErrorResource;
 8004df6:	f06f 0302 	mvn.w	r3, #2
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	e023      	b.n	8004e46 <osMessageQueueGet+0xa2>
      } else {
        portYIELD_FROM_ISR (yield);
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d020      	beq.n	8004e46 <osMessageQueueGet+0xa2>
 8004e04:	4b12      	ldr	r3, [pc, #72]	@ (8004e50 <osMessageQueueGet+0xac>)
 8004e06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e01b      	b.n	8004e46 <osMessageQueueGet+0xa2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <osMessageQueueGet+0x76>
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <osMessageQueueGet+0x7e>
      stat = osErrorParameter;
 8004e1a:	f06f 0303 	mvn.w	r3, #3
 8004e1e:	61fb      	str	r3, [r7, #28]
 8004e20:	e011      	b.n	8004e46 <osMessageQueueGet+0xa2>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	68b9      	ldr	r1, [r7, #8]
 8004e26:	69b8      	ldr	r0, [r7, #24]
 8004e28:	f000 fb5b 	bl	80054e2 <xQueueReceive>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d009      	beq.n	8004e46 <osMessageQueueGet+0xa2>
        if (timeout != 0U) {
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <osMessageQueueGet+0x9c>
          stat = osErrorTimeout;
 8004e38:	f06f 0301 	mvn.w	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	e002      	b.n	8004e46 <osMessageQueueGet+0xa2>
        } else {
          stat = osErrorResource;
 8004e40:	f06f 0302 	mvn.w	r3, #2
 8004e44:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8004e46:	69fb      	ldr	r3, [r7, #28]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3720      	adds	r7, #32
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	e000ed04 	.word	0xe000ed04

08004e54 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4a07      	ldr	r2, [pc, #28]	@ (8004e80 <vApplicationGetIdleTaskMemory+0x2c>)
 8004e64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	4a06      	ldr	r2, [pc, #24]	@ (8004e84 <vApplicationGetIdleTaskMemory+0x30>)
 8004e6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2280      	movs	r2, #128	@ 0x80
 8004e70:	601a      	str	r2, [r3, #0]
}
 8004e72:	bf00      	nop
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	200000c4 	.word	0x200000c4
 8004e84:	20000120 	.word	0x20000120

08004e88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4a07      	ldr	r2, [pc, #28]	@ (8004eb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8004e98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	4a06      	ldr	r2, [pc, #24]	@ (8004eb8 <vApplicationGetTimerTaskMemory+0x30>)
 8004e9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2280      	movs	r2, #128	@ 0x80
 8004ea4:	601a      	str	r2, [r3, #0]
}
 8004ea6:	bf00      	nop
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop
 8004eb4:	20000320 	.word	0x20000320
 8004eb8:	2000037c 	.word	0x2000037c

08004ebc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f103 0208 	add.w	r2, r3, #8
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ed4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f103 0208 	add.w	r2, r3, #8
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f103 0208 	add.w	r2, r3, #8
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004f16:	b480      	push	{r7}
 8004f18:	b085      	sub	sp, #20
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2c:	d103      	bne.n	8004f36 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	60fb      	str	r3, [r7, #12]
 8004f34:	e00c      	b.n	8004f50 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	3308      	adds	r3, #8
 8004f3a:	60fb      	str	r3, [r7, #12]
 8004f3c:	e002      	b.n	8004f44 <vListInsert+0x2e>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d2f6      	bcs.n	8004f3e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	1c5a      	adds	r2, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	601a      	str	r2, [r3, #0]
}
 8004f7c:	bf00      	nop
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6892      	ldr	r2, [r2, #8]
 8004f9e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6852      	ldr	r2, [r2, #4]
 8004fa8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d103      	bne.n	8004fbc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	1e5a      	subs	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d103      	bne.n	8004ffc <xQueueGenericReset+0x20>
 8004ff4:	f002 fa10 	bl	8007418 <ulSetInterruptMask>
 8004ff8:	bf00      	nop
 8004ffa:	e7fd      	b.n	8004ff8 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d057      	beq.n	80050b2 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8005006:	2b00      	cmp	r3, #0
 8005008:	d053      	beq.n	80050b2 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005012:	2100      	movs	r1, #0
 8005014:	fba3 2302 	umull	r2, r3, r3, r2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d000      	beq.n	800501e <xQueueGenericReset+0x42>
 800501c:	2101      	movs	r1, #1
 800501e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005020:	2b00      	cmp	r3, #0
 8005022:	d146      	bne.n	80050b2 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8005024:	f002 f830 	bl	8007088 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005034:	fb01 f303 	mul.w	r3, r1, r3
 8005038:	441a      	add	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2200      	movs	r2, #0
 8005042:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005054:	3b01      	subs	r3, #1
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800505a:	fb01 f303 	mul.w	r3, r1, r3
 800505e:	441a      	add	r2, r3
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	22ff      	movs	r2, #255	@ 0xff
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	22ff      	movs	r2, #255	@ 0xff
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10e      	bne.n	8005098 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d014      	beq.n	80050ac <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	3310      	adds	r3, #16
 8005086:	4618      	mov	r0, r3
 8005088:	f001 f9e8 	bl	800645c <xTaskRemoveFromEventList>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00c      	beq.n	80050ac <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005092:	f001 ffe7 	bl	8007064 <vPortYield>
 8005096:	e009      	b.n	80050ac <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	3310      	adds	r3, #16
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff ff0d 	bl	8004ebc <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	3324      	adds	r3, #36	@ 0x24
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff ff08 	bl	8004ebc <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80050ac:	f001 fffe 	bl	80070ac <vPortExitCritical>
 80050b0:	e001      	b.n	80050b6 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d103      	bne.n	80050c4 <xQueueGenericReset+0xe8>
 80050bc:	f002 f9ac 	bl	8007418 <ulSetInterruptMask>
 80050c0:	bf00      	nop
 80050c2:	e7fd      	b.n	80050c0 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80050c4:	68fb      	ldr	r3, [r7, #12]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b088      	sub	sp, #32
 80050d2:	af02      	add	r7, sp, #8
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	607a      	str	r2, [r7, #4]
 80050da:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d103      	bne.n	80050ee <xQueueGenericCreateStatic+0x20>
 80050e6:	f002 f997 	bl	8007418 <ulSetInterruptMask>
 80050ea:	bf00      	nop
 80050ec:	e7fd      	b.n	80050ea <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d029      	beq.n	8005148 <xQueueGenericCreateStatic+0x7a>
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d026      	beq.n	8005148 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d002      	beq.n	8005106 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d020      	beq.n	8005148 <xQueueGenericCreateStatic+0x7a>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d11a      	bne.n	8005148 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005112:	2350      	movs	r3, #80	@ 0x50
 8005114:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	2b50      	cmp	r3, #80	@ 0x50
 800511a:	d003      	beq.n	8005124 <xQueueGenericCreateStatic+0x56>
 800511c:	f002 f97c 	bl	8007418 <ulSetInterruptMask>
 8005120:	bf00      	nop
 8005122:	e7fd      	b.n	8005120 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8005124:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005132:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f858 	bl	80051f6 <prvInitialiseNewQueue>
 8005146:	e006      	b.n	8005156 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d103      	bne.n	8005156 <xQueueGenericCreateStatic+0x88>
 800514e:	f002 f963 	bl	8007418 <ulSetInterruptMask>
 8005152:	bf00      	nop
 8005154:	e7fd      	b.n	8005152 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005156:	697b      	ldr	r3, [r7, #20]
    }
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005160:	b580      	push	{r7, lr}
 8005162:	b08a      	sub	sp, #40	@ 0x28
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d032      	beq.n	80051de <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005178:	2100      	movs	r1, #0
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	fba3 2302 	umull	r2, r3, r3, r2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d000      	beq.n	8005188 <xQueueGenericCreate+0x28>
 8005186:	2101      	movs	r1, #1
 8005188:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800518a:	2b00      	cmp	r3, #0
 800518c:	d127      	bne.n	80051de <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005196:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800519a:	d820      	bhi.n	80051de <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	fb02 f303 	mul.w	r3, r2, r3
 80051a4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	3350      	adds	r3, #80	@ 0x50
 80051aa:	4618      	mov	r0, r3
 80051ac:	f002 f994 	bl	80074d8 <pvPortMalloc>
 80051b0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d019      	beq.n	80051ec <xQueueGenericCreate+0x8c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	3350      	adds	r3, #80	@ 0x50
 80051c0:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051ca:	79fa      	ldrb	r2, [r7, #7]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	4613      	mov	r3, r2
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 f80d 	bl	80051f6 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80051dc:	e006      	b.n	80051ec <xQueueGenericCreate+0x8c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d103      	bne.n	80051ec <xQueueGenericCreate+0x8c>
 80051e4:	f002 f918 	bl	8007418 <ulSetInterruptMask>
 80051e8:	bf00      	nop
 80051ea:	e7fd      	b.n	80051e8 <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80051ec:	69fb      	ldr	r3, [r7, #28]
    }
 80051ee:	4618      	mov	r0, r3
 80051f0:	3720      	adds	r7, #32
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b084      	sub	sp, #16
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	60f8      	str	r0, [r7, #12]
 80051fe:	60b9      	str	r1, [r7, #8]
 8005200:	607a      	str	r2, [r7, #4]
 8005202:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d103      	bne.n	8005212 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	e002      	b.n	8005218 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005224:	2101      	movs	r1, #1
 8005226:	69b8      	ldr	r0, [r7, #24]
 8005228:	f7ff fed8 	bl	8004fdc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	78fa      	ldrb	r2, [r7, #3]
 8005230:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005234:	bf00      	nop
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08a      	sub	sp, #40	@ 0x28
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800524a:	2300      	movs	r3, #0
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d103      	bne.n	8005260 <xQueueGenericSend+0x24>
 8005258:	f002 f8de 	bl	8007418 <ulSetInterruptMask>
 800525c:	bf00      	nop
 800525e:	e7fd      	b.n	800525c <xQueueGenericSend+0x20>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d103      	bne.n	800526e <xQueueGenericSend+0x32>
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <xQueueGenericSend+0x36>
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <xQueueGenericSend+0x38>
 8005272:	2300      	movs	r3, #0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d103      	bne.n	8005280 <xQueueGenericSend+0x44>
 8005278:	f002 f8ce 	bl	8007418 <ulSetInterruptMask>
 800527c:	bf00      	nop
 800527e:	e7fd      	b.n	800527c <xQueueGenericSend+0x40>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b02      	cmp	r3, #2
 8005284:	d103      	bne.n	800528e <xQueueGenericSend+0x52>
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <xQueueGenericSend+0x56>
 800528e:	2301      	movs	r3, #1
 8005290:	e000      	b.n	8005294 <xQueueGenericSend+0x58>
 8005292:	2300      	movs	r3, #0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d103      	bne.n	80052a0 <xQueueGenericSend+0x64>
 8005298:	f002 f8be 	bl	8007418 <ulSetInterruptMask>
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <xQueueGenericSend+0x60>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052a0:	f001 fae6 	bl	8006870 <xTaskGetSchedulerState>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d102      	bne.n	80052b0 <xQueueGenericSend+0x74>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <xQueueGenericSend+0x78>
 80052b0:	2301      	movs	r3, #1
 80052b2:	e000      	b.n	80052b6 <xQueueGenericSend+0x7a>
 80052b4:	2300      	movs	r3, #0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d103      	bne.n	80052c2 <xQueueGenericSend+0x86>
 80052ba:	f002 f8ad 	bl	8007418 <ulSetInterruptMask>
 80052be:	bf00      	nop
 80052c0:	e7fd      	b.n	80052be <xQueueGenericSend+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80052c2:	f001 fee1 	bl	8007088 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d302      	bcc.n	80052d8 <xQueueGenericSend+0x9c>
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d11d      	bne.n	8005314 <xQueueGenericSend+0xd8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	6a38      	ldr	r0, [r7, #32]
 80052de:	f000 fa2e 	bl	800573e <prvCopyDataToQueue>
 80052e2:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e4:	6a3b      	ldr	r3, [r7, #32]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00a      	beq.n	8005302 <xQueueGenericSend+0xc6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052ec:	6a3b      	ldr	r3, [r7, #32]
 80052ee:	3324      	adds	r3, #36	@ 0x24
 80052f0:	4618      	mov	r0, r3
 80052f2:	f001 f8b3 	bl	800645c <xTaskRemoveFromEventList>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <xQueueGenericSend+0xd0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80052fc:	f001 feb2 	bl	8007064 <vPortYield>
 8005300:	e004      	b.n	800530c <xQueueGenericSend+0xd0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <xQueueGenericSend+0xd0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005308:	f001 feac 	bl	8007064 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800530c:	f001 fece 	bl	80070ac <vPortExitCritical>
                return pdPASS;
 8005310:	2301      	movs	r3, #1
 8005312:	e05c      	b.n	80053ce <xQueueGenericSend+0x192>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d103      	bne.n	8005322 <xQueueGenericSend+0xe6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800531a:	f001 fec7 	bl	80070ac <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800531e:	2300      	movs	r3, #0
 8005320:	e055      	b.n	80053ce <xQueueGenericSend+0x192>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	2b00      	cmp	r3, #0
 8005326:	d106      	bne.n	8005336 <xQueueGenericSend+0xfa>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005328:	f107 0314 	add.w	r3, r7, #20
 800532c:	4618      	mov	r0, r3
 800532e:	f001 f963 	bl	80065f8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005332:	2301      	movs	r3, #1
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005336:	f001 feb9 	bl	80070ac <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800533a:	f000 fdb7 	bl	8005eac <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800533e:	f001 fea3 	bl	8007088 <vPortEnterCritical>
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005348:	b25b      	sxtb	r3, r3
 800534a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534e:	d103      	bne.n	8005358 <xQueueGenericSend+0x11c>
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800535e:	b25b      	sxtb	r3, r3
 8005360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005364:	d103      	bne.n	800536e <xQueueGenericSend+0x132>
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800536e:	f001 fe9d 	bl	80070ac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005372:	1d3a      	adds	r2, r7, #4
 8005374:	f107 0314 	add.w	r3, r7, #20
 8005378:	4611      	mov	r1, r2
 800537a:	4618      	mov	r0, r3
 800537c:	f001 f952 	bl	8006624 <xTaskCheckForTimeOut>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d11d      	bne.n	80053c2 <xQueueGenericSend+0x186>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005386:	6a38      	ldr	r0, [r7, #32]
 8005388:	f000 fad1 	bl	800592e <prvIsQueueFull>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d011      	beq.n	80053b6 <xQueueGenericSend+0x17a>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	3310      	adds	r3, #16
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	4611      	mov	r1, r2
 800539a:	4618      	mov	r0, r3
 800539c:	f001 f802 	bl	80063a4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80053a0:	6a38      	ldr	r0, [r7, #32]
 80053a2:	f000 fa5c 	bl	800585e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80053a6:	f000 fd8f 	bl	8005ec8 <xTaskResumeAll>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d188      	bne.n	80052c2 <xQueueGenericSend+0x86>
                {
                    portYIELD_WITHIN_API();
 80053b0:	f001 fe58 	bl	8007064 <vPortYield>
 80053b4:	e785      	b.n	80052c2 <xQueueGenericSend+0x86>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80053b6:	6a38      	ldr	r0, [r7, #32]
 80053b8:	f000 fa51 	bl	800585e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80053bc:	f000 fd84 	bl	8005ec8 <xTaskResumeAll>
 80053c0:	e77f      	b.n	80052c2 <xQueueGenericSend+0x86>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80053c2:	6a38      	ldr	r0, [r7, #32]
 80053c4:	f000 fa4b 	bl	800585e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80053c8:	f000 fd7e 	bl	8005ec8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80053cc:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3728      	adds	r7, #40	@ 0x28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b08a      	sub	sp, #40	@ 0x28
 80053da:	af00      	add	r7, sp, #0
 80053dc:	60f8      	str	r0, [r7, #12]
 80053de:	60b9      	str	r1, [r7, #8]
 80053e0:	607a      	str	r2, [r7, #4]
 80053e2:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 80053e8:	6a3b      	ldr	r3, [r7, #32]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d103      	bne.n	80053f6 <xQueueGenericSendFromISR+0x20>
 80053ee:	f002 f813 	bl	8007418 <ulSetInterruptMask>
 80053f2:	bf00      	nop
 80053f4:	e7fd      	b.n	80053f2 <xQueueGenericSendFromISR+0x1c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d103      	bne.n	8005404 <xQueueGenericSendFromISR+0x2e>
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <xQueueGenericSendFromISR+0x32>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <xQueueGenericSendFromISR+0x34>
 8005408:	2300      	movs	r3, #0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d103      	bne.n	8005416 <xQueueGenericSendFromISR+0x40>
 800540e:	f002 f803 	bl	8007418 <ulSetInterruptMask>
 8005412:	bf00      	nop
 8005414:	e7fd      	b.n	8005412 <xQueueGenericSendFromISR+0x3c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d103      	bne.n	8005424 <xQueueGenericSendFromISR+0x4e>
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <xQueueGenericSendFromISR+0x52>
 8005424:	2301      	movs	r3, #1
 8005426:	e000      	b.n	800542a <xQueueGenericSendFromISR+0x54>
 8005428:	2300      	movs	r3, #0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d103      	bne.n	8005436 <xQueueGenericSendFromISR+0x60>
 800542e:	f001 fff3 	bl	8007418 <ulSetInterruptMask>
 8005432:	bf00      	nop
 8005434:	e7fd      	b.n	8005432 <xQueueGenericSendFromISR+0x5c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005436:	f001 ff89 	bl	800734c <vPortValidateInterruptPriority>
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800543a:	f001 ffed 	bl	8007418 <ulSetInterruptMask>
 800543e:	61f8      	str	r0, [r7, #28]
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	429a      	cmp	r2, r3
 800544a:	d302      	bcc.n	8005452 <xQueueGenericSendFromISR+0x7c>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b02      	cmp	r3, #2
 8005450:	d13d      	bne.n	80054ce <xQueueGenericSendFromISR+0xf8>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005458:	76fb      	strb	r3, [r7, #27]
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	617b      	str	r3, [r7, #20]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	6a38      	ldr	r0, [r7, #32]
 8005466:	f000 f96a 	bl	800573e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800546a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800546e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005472:	d112      	bne.n	800549a <xQueueGenericSendFromISR+0xc4>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	2b00      	cmp	r3, #0
 800547a:	d025      	beq.n	80054c8 <xQueueGenericSendFromISR+0xf2>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	3324      	adds	r3, #36	@ 0x24
 8005480:	4618      	mov	r0, r3
 8005482:	f000 ffeb 	bl	800645c <xTaskRemoveFromEventList>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d01d      	beq.n	80054c8 <xQueueGenericSendFromISR+0xf2>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d01a      	beq.n	80054c8 <xQueueGenericSendFromISR+0xf2>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	e016      	b.n	80054c8 <xQueueGenericSendFromISR+0xf2>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800549a:	f000 fe13 	bl	80060c4 <uxTaskGetNumberOfTasks>
 800549e:	6138      	str	r0, [r7, #16]
 80054a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d90e      	bls.n	80054c8 <xQueueGenericSendFromISR+0xf2>
 80054aa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80054ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80054b0:	d103      	bne.n	80054ba <xQueueGenericSendFromISR+0xe4>
 80054b2:	f001 ffb1 	bl	8007418 <ulSetInterruptMask>
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <xQueueGenericSendFromISR+0xe0>
 80054ba:	7efb      	ldrb	r3, [r7, #27]
 80054bc:	3301      	adds	r3, #1
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	b25a      	sxtb	r2, r3
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80054c8:	2301      	movs	r3, #1
 80054ca:	627b      	str	r3, [r7, #36]	@ 0x24
        {
 80054cc:	e001      	b.n	80054d2 <xQueueGenericSendFromISR+0xfc>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80054d2:	69f8      	ldr	r0, [r7, #28]
 80054d4:	f001 ffad 	bl	8007432 <vClearInterruptMask>

    return xReturn;
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3728      	adds	r7, #40	@ 0x28
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b08a      	sub	sp, #40	@ 0x28
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80054ee:	2300      	movs	r3, #0
 80054f0:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d103      	bne.n	8005504 <xQueueReceive+0x22>
 80054fc:	f001 ff8c 	bl	8007418 <ulSetInterruptMask>
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <xQueueReceive+0x30>
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <xQueueReceive+0x34>
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <xQueueReceive+0x36>
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d103      	bne.n	8005524 <xQueueReceive+0x42>
 800551c:	f001 ff7c 	bl	8007418 <ulSetInterruptMask>
 8005520:	bf00      	nop
 8005522:	e7fd      	b.n	8005520 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005524:	f001 f9a4 	bl	8006870 <xTaskGetSchedulerState>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d102      	bne.n	8005534 <xQueueReceive+0x52>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <xQueueReceive+0x56>
 8005534:	2301      	movs	r3, #1
 8005536:	e000      	b.n	800553a <xQueueReceive+0x58>
 8005538:	2300      	movs	r3, #0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d103      	bne.n	8005546 <xQueueReceive+0x64>
 800553e:	f001 ff6b 	bl	8007418 <ulSetInterruptMask>
 8005542:	bf00      	nop
 8005544:	e7fd      	b.n	8005542 <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005546:	f001 fd9f 	bl	8007088 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554e:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d019      	beq.n	800558a <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	6a38      	ldr	r0, [r7, #32]
 800555a:	f000 f95a 	bl	8005812 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	1e5a      	subs	r2, r3, #1
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d009      	beq.n	8005582 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800556e:	6a3b      	ldr	r3, [r7, #32]
 8005570:	3310      	adds	r3, #16
 8005572:	4618      	mov	r0, r3
 8005574:	f000 ff72 	bl	800645c <xTaskRemoveFromEventList>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800557e:	f001 fd71 	bl	8007064 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005582:	f001 fd93 	bl	80070ac <vPortExitCritical>
                return pdPASS;
 8005586:	2301      	movs	r3, #1
 8005588:	e063      	b.n	8005652 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d103      	bne.n	8005598 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005590:	f001 fd8c 	bl	80070ac <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8005594:	2300      	movs	r3, #0
 8005596:	e05c      	b.n	8005652 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	2b00      	cmp	r3, #0
 800559c:	d106      	bne.n	80055ac <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800559e:	f107 0314 	add.w	r3, r7, #20
 80055a2:	4618      	mov	r0, r3
 80055a4:	f001 f828 	bl	80065f8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80055a8:	2301      	movs	r3, #1
 80055aa:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80055ac:	f001 fd7e 	bl	80070ac <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80055b0:	f000 fc7c 	bl	8005eac <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80055b4:	f001 fd68 	bl	8007088 <vPortEnterCritical>
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055be:	b25b      	sxtb	r3, r3
 80055c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c4:	d103      	bne.n	80055ce <xQueueReceive+0xec>
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055d4:	b25b      	sxtb	r3, r3
 80055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055da:	d103      	bne.n	80055e4 <xQueueReceive+0x102>
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055e4:	f001 fd62 	bl	80070ac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055e8:	1d3a      	adds	r2, r7, #4
 80055ea:	f107 0314 	add.w	r3, r7, #20
 80055ee:	4611      	mov	r1, r2
 80055f0:	4618      	mov	r0, r3
 80055f2:	f001 f817 	bl	8006624 <xTaskCheckForTimeOut>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d11d      	bne.n	8005638 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055fc:	6a38      	ldr	r0, [r7, #32]
 80055fe:	f000 f980 	bl	8005902 <prvIsQueueEmpty>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d011      	beq.n	800562c <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	3324      	adds	r3, #36	@ 0x24
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	4611      	mov	r1, r2
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fec7 	bl	80063a4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005616:	6a38      	ldr	r0, [r7, #32]
 8005618:	f000 f921 	bl	800585e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800561c:	f000 fc54 	bl	8005ec8 <xTaskResumeAll>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d18f      	bne.n	8005546 <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 8005626:	f001 fd1d 	bl	8007064 <vPortYield>
 800562a:	e78c      	b.n	8005546 <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800562c:	6a38      	ldr	r0, [r7, #32]
 800562e:	f000 f916 	bl	800585e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005632:	f000 fc49 	bl	8005ec8 <xTaskResumeAll>
 8005636:	e786      	b.n	8005546 <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005638:	6a38      	ldr	r0, [r7, #32]
 800563a:	f000 f910 	bl	800585e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800563e:	f000 fc43 	bl	8005ec8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005642:	6a38      	ldr	r0, [r7, #32]
 8005644:	f000 f95d 	bl	8005902 <prvIsQueueEmpty>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	f43f af7b 	beq.w	8005546 <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8005650:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8005652:	4618      	mov	r0, r3
 8005654:	3728      	adds	r7, #40	@ 0x28
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b08a      	sub	sp, #40	@ 0x28
 800565e:	af00      	add	r7, sp, #0
 8005660:	60f8      	str	r0, [r7, #12]
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <xQueueReceiveFromISR+0x1e>
 8005670:	f001 fed2 	bl	8007418 <ulSetInterruptMask>
 8005674:	bf00      	nop
 8005676:	e7fd      	b.n	8005674 <xQueueReceiveFromISR+0x1a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d103      	bne.n	8005686 <xQueueReceiveFromISR+0x2c>
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <xQueueReceiveFromISR+0x30>
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <xQueueReceiveFromISR+0x32>
 800568a:	2300      	movs	r3, #0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d103      	bne.n	8005698 <xQueueReceiveFromISR+0x3e>
 8005690:	f001 fec2 	bl	8007418 <ulSetInterruptMask>
 8005694:	bf00      	nop
 8005696:	e7fd      	b.n	8005694 <xQueueReceiveFromISR+0x3a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005698:	f001 fe58 	bl	800734c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800569c:	f001 febc 	bl	8007418 <ulSetInterruptMask>
 80056a0:	61f8      	str	r0, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056a2:	6a3b      	ldr	r3, [r7, #32]
 80056a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a6:	61bb      	str	r3, [r7, #24]

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d03d      	beq.n	800572a <xQueueReceiveFromISR+0xd0>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056b4:	75fb      	strb	r3, [r7, #23]

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056b6:	68b9      	ldr	r1, [r7, #8]
 80056b8:	6a38      	ldr	r0, [r7, #32]
 80056ba:	f000 f8aa 	bl	8005812 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	1e5a      	subs	r2, r3, #1
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80056c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ce:	d112      	bne.n	80056f6 <xQueueReceiveFromISR+0x9c>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d025      	beq.n	8005724 <xQueueReceiveFromISR+0xca>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	3310      	adds	r3, #16
 80056dc:	4618      	mov	r0, r3
 80056de:	f000 febd 	bl	800645c <xTaskRemoveFromEventList>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01d      	beq.n	8005724 <xQueueReceiveFromISR+0xca>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d01a      	beq.n	8005724 <xQueueReceiveFromISR+0xca>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	e016      	b.n	8005724 <xQueueReceiveFromISR+0xca>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 80056f6:	f000 fce5 	bl	80060c4 <uxTaskGetNumberOfTasks>
 80056fa:	6138      	str	r0, [r7, #16]
 80056fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	429a      	cmp	r2, r3
 8005704:	d90e      	bls.n	8005724 <xQueueReceiveFromISR+0xca>
 8005706:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800570a:	2b7f      	cmp	r3, #127	@ 0x7f
 800570c:	d103      	bne.n	8005716 <xQueueReceiveFromISR+0xbc>
 800570e:	f001 fe83 	bl	8007418 <ulSetInterruptMask>
 8005712:	bf00      	nop
 8005714:	e7fd      	b.n	8005712 <xQueueReceiveFromISR+0xb8>
 8005716:	7dfb      	ldrb	r3, [r7, #23]
 8005718:	3301      	adds	r3, #1
 800571a:	b2db      	uxtb	r3, r3
 800571c:	b25a      	sxtb	r2, r3
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8005724:	2301      	movs	r3, #1
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
 8005728:	e001      	b.n	800572e <xQueueReceiveFromISR+0xd4>
        }
        else
        {
            xReturn = pdFAIL;
 800572a:	2300      	movs	r3, #0
 800572c:	627b      	str	r3, [r7, #36]	@ 0x24
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800572e:	69f8      	ldr	r0, [r7, #28]
 8005730:	f001 fe7f 	bl	8007432 <vClearInterruptMask>

    return xReturn;
 8005734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005736:	4618      	mov	r0, r3
 8005738:	3728      	adds	r7, #40	@ 0x28
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800573e:	b580      	push	{r7, lr}
 8005740:	b086      	sub	sp, #24
 8005742:	af00      	add	r7, sp, #0
 8005744:	60f8      	str	r0, [r7, #12]
 8005746:	60b9      	str	r1, [r7, #8]
 8005748:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005752:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	2b00      	cmp	r3, #0
 800575a:	d10d      	bne.n	8005778 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d14d      	bne.n	8005800 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4618      	mov	r0, r3
 800576a:	f001 f89f 	bl	80068ac <xTaskPriorityDisinherit>
 800576e:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	609a      	str	r2, [r3, #8]
 8005776:	e043      	b.n	8005800 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d119      	bne.n	80057b2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6858      	ldr	r0, [r3, #4]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005786:	461a      	mov	r2, r3
 8005788:	68b9      	ldr	r1, [r7, #8]
 800578a:	f001 ff33 	bl	80075f4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	441a      	add	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d32b      	bcc.n	8005800 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	605a      	str	r2, [r3, #4]
 80057b0:	e026      	b.n	8005800 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	68d8      	ldr	r0, [r3, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ba:	461a      	mov	r2, r3
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	f001 ff19 	bl	80075f4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	425b      	negs	r3, r3
 80057cc:	441a      	add	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d207      	bcs.n	80057ee <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	689a      	ldr	r2, [r3, #8]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e6:	425b      	negs	r3, r3
 80057e8:	441a      	add	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d105      	bne.n	8005800 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	3b01      	subs	r3, #1
 80057fe:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	1c5a      	adds	r2, r3, #1
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005808:	697b      	ldr	r3, [r7, #20]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b082      	sub	sp, #8
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005820:	2b00      	cmp	r3, #0
 8005822:	d018      	beq.n	8005856 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582c:	441a      	add	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68da      	ldr	r2, [r3, #12]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	429a      	cmp	r2, r3
 800583c:	d303      	bcc.n	8005846 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68d9      	ldr	r1, [r3, #12]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584e:	461a      	mov	r2, r3
 8005850:	6838      	ldr	r0, [r7, #0]
 8005852:	f001 fecf 	bl	80075f4 <memcpy>
    }
}
 8005856:	bf00      	nop
 8005858:	3708      	adds	r7, #8
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005866:	f001 fc0f 	bl	8007088 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005870:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005872:	e011      	b.n	8005898 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005878:	2b00      	cmp	r3, #0
 800587a:	d012      	beq.n	80058a2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3324      	adds	r3, #36	@ 0x24
 8005880:	4618      	mov	r0, r3
 8005882:	f000 fdeb 	bl	800645c <xTaskRemoveFromEventList>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800588c:	f000 ff22 	bl	80066d4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005890:	7bfb      	ldrb	r3, [r7, #15]
 8005892:	3b01      	subs	r3, #1
 8005894:	b2db      	uxtb	r3, r3
 8005896:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005898:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800589c:	2b00      	cmp	r3, #0
 800589e:	dce9      	bgt.n	8005874 <prvUnlockQueue+0x16>
 80058a0:	e000      	b.n	80058a4 <prvUnlockQueue+0x46>
                    break;
 80058a2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	22ff      	movs	r2, #255	@ 0xff
 80058a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80058ac:	f001 fbfe 	bl	80070ac <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80058b0:	f001 fbea 	bl	8007088 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058ba:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80058bc:	e011      	b.n	80058e2 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d012      	beq.n	80058ec <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	3310      	adds	r3, #16
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fdc6 	bl	800645c <xTaskRemoveFromEventList>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80058d6:	f000 fefd 	bl	80066d4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80058da:	7bbb      	ldrb	r3, [r7, #14]
 80058dc:	3b01      	subs	r3, #1
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80058e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	dce9      	bgt.n	80058be <prvUnlockQueue+0x60>
 80058ea:	e000      	b.n	80058ee <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80058ec:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	22ff      	movs	r2, #255	@ 0xff
 80058f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80058f6:	f001 fbd9 	bl	80070ac <vPortExitCritical>
}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800590a:	f001 fbbd 	bl	8007088 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005912:	2b00      	cmp	r3, #0
 8005914:	d102      	bne.n	800591c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005916:	2301      	movs	r3, #1
 8005918:	60fb      	str	r3, [r7, #12]
 800591a:	e001      	b.n	8005920 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005920:	f001 fbc4 	bl	80070ac <vPortExitCritical>

    return xReturn;
 8005924:	68fb      	ldr	r3, [r7, #12]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005936:	f001 fba7 	bl	8007088 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005942:	429a      	cmp	r2, r3
 8005944:	d102      	bne.n	800594c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8005946:	2301      	movs	r3, #1
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	e001      	b.n	8005950 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800594c:	2300      	movs	r3, #0
 800594e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005950:	f001 fbac 	bl	80070ac <vPortExitCritical>

    return xReturn;
 8005954:	68fb      	ldr	r3, [r7, #12]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
	...

08005960 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800596a:	2300      	movs	r3, #0
 800596c:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d103      	bne.n	800597c <vQueueAddToRegistry+0x1c>
 8005974:	f001 fd50 	bl	8007418 <ulSetInterruptMask>
 8005978:	bf00      	nop
 800597a:	e7fd      	b.n	8005978 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d024      	beq.n	80059cc <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	e01e      	b.n	80059c6 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005988:	4a17      	ldr	r2, [pc, #92]	@ (80059e8 <vQueueAddToRegistry+0x88>)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	4413      	add	r3, r2
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	429a      	cmp	r2, r3
 8005996:	d105      	bne.n	80059a4 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	4a12      	ldr	r2, [pc, #72]	@ (80059e8 <vQueueAddToRegistry+0x88>)
 800599e:	4413      	add	r3, r2
 80059a0:	60bb      	str	r3, [r7, #8]
                    break;
 80059a2:	e013      	b.n	80059cc <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10a      	bne.n	80059c0 <vQueueAddToRegistry+0x60>
 80059aa:	4a0f      	ldr	r2, [pc, #60]	@ (80059e8 <vQueueAddToRegistry+0x88>)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d104      	bne.n	80059c0 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	00db      	lsls	r3, r3, #3
 80059ba:	4a0b      	ldr	r2, [pc, #44]	@ (80059e8 <vQueueAddToRegistry+0x88>)
 80059bc:	4413      	add	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3301      	adds	r3, #1
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b07      	cmp	r3, #7
 80059ca:	d9dd      	bls.n	8005988 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d005      	beq.n	80059de <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 80059de:	bf00      	nop
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	2000057c 	.word	0x2000057c

080059ec <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80059fc:	f001 fb44 	bl	8007088 <vPortEnterCritical>
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a06:	b25b      	sxtb	r3, r3
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0c:	d103      	bne.n	8005a16 <vQueueWaitForMessageRestricted+0x2a>
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a1c:	b25b      	sxtb	r3, r3
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d103      	bne.n	8005a2c <vQueueWaitForMessageRestricted+0x40>
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a2c:	f001 fb3e 	bl	80070ac <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d106      	bne.n	8005a46 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	3324      	adds	r3, #36	@ 0x24
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fccd 	bl	80063e0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005a46:	6978      	ldr	r0, [r7, #20]
 8005a48:	f7ff ff09 	bl	800585e <prvUnlockQueue>
    }
 8005a4c:	bf00      	nop
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08c      	sub	sp, #48	@ 0x30
 8005a58:	af04      	add	r7, sp, #16
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
 8005a60:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8005a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d103      	bne.n	8005a70 <xTaskCreateStatic+0x1c>
 8005a68:	f001 fcd6 	bl	8007418 <ulSetInterruptMask>
 8005a6c:	bf00      	nop
 8005a6e:	e7fd      	b.n	8005a6c <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d103      	bne.n	8005a7e <xTaskCreateStatic+0x2a>
 8005a76:	f001 fccf 	bl	8007418 <ulSetInterruptMask>
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8005a7e:	235c      	movs	r3, #92	@ 0x5c
 8005a80:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2b5c      	cmp	r3, #92	@ 0x5c
 8005a86:	d003      	beq.n	8005a90 <xTaskCreateStatic+0x3c>
 8005a88:	f001 fcc6 	bl	8007418 <ulSetInterruptMask>
 8005a8c:	bf00      	nop
 8005a8e:	e7fd      	b.n	8005a8c <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a90:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d023      	beq.n	8005ae0 <xTaskCreateStatic+0x8c>
 8005a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d020      	beq.n	8005ae0 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa0:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005aa2:	225c      	movs	r2, #92	@ 0x5c
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	69f8      	ldr	r0, [r7, #28]
 8005aa8:	f001 fd77 	bl	800759a <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ab0:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aba:	2300      	movs	r3, #0
 8005abc:	9303      	str	r3, [sp, #12]
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	9302      	str	r3, [sp, #8]
 8005ac2:	f107 0318 	add.w	r3, r7, #24
 8005ac6:	9301      	str	r3, [sp, #4]
 8005ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	68b9      	ldr	r1, [r7, #8]
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 f855 	bl	8005b82 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005ad8:	69f8      	ldr	r0, [r7, #28]
 8005ada:	f000 f8d5 	bl	8005c88 <prvAddNewTaskToReadyList>
 8005ade:	e001      	b.n	8005ae4 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005ae4:	69bb      	ldr	r3, [r7, #24]
    }
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3720      	adds	r7, #32
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b08c      	sub	sp, #48	@ 0x30
 8005af2:	af04      	add	r7, sp, #16
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	603b      	str	r3, [r7, #0]
 8005afa:	4613      	mov	r3, r2
 8005afc:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005afe:	88fb      	ldrh	r3, [r7, #6]
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4618      	mov	r0, r3
 8005b04:	f001 fce8 	bl	80074d8 <pvPortMalloc>
 8005b08:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d013      	beq.n	8005b38 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b10:	205c      	movs	r0, #92	@ 0x5c
 8005b12:	f001 fce1 	bl	80074d8 <pvPortMalloc>
 8005b16:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d008      	beq.n	8005b30 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005b1e:	225c      	movs	r2, #92	@ 0x5c
 8005b20:	2100      	movs	r1, #0
 8005b22:	69f8      	ldr	r0, [r7, #28]
 8005b24:	f001 fd39 	bl	800759a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b2e:	e005      	b.n	8005b3c <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005b30:	6978      	ldr	r0, [r7, #20]
 8005b32:	f001 fd23 	bl	800757c <vPortFree>
 8005b36:	e001      	b.n	8005b3c <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d017      	beq.n	8005b72 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b4a:	88fa      	ldrh	r2, [r7, #6]
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	9303      	str	r3, [sp, #12]
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	9302      	str	r3, [sp, #8]
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 f80e 	bl	8005b82 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005b66:	69f8      	ldr	r0, [r7, #28]
 8005b68:	f000 f88e 	bl	8005c88 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	61bb      	str	r3, [r7, #24]
 8005b70:	e002      	b.n	8005b78 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b72:	f04f 33ff 	mov.w	r3, #4294967295
 8005b76:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005b78:	69bb      	ldr	r3, [r7, #24]
    }
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3720      	adds	r7, #32
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b086      	sub	sp, #24
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	60f8      	str	r0, [r7, #12]
 8005b8a:	60b9      	str	r1, [r7, #8]
 8005b8c:	607a      	str	r2, [r7, #4]
 8005b8e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	461a      	mov	r2, r3
 8005b9a:	21a5      	movs	r1, #165	@ 0xa5
 8005b9c:	f001 fcfd 	bl	800759a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005baa:	3b01      	subs	r3, #1
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f023 0307 	bic.w	r3, r3, #7
 8005bb8:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d003      	beq.n	8005bcc <prvInitialiseNewTask+0x4a>
 8005bc4:	f001 fc28 	bl	8007418 <ulSetInterruptMask>
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d01e      	beq.n	8005c10 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	617b      	str	r3, [r7, #20]
 8005bd6:	e012      	b.n	8005bfe <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	4413      	add	r3, r2
 8005bde:	7819      	ldrb	r1, [r3, #0]
 8005be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	4413      	add	r3, r2
 8005be6:	3334      	adds	r3, #52	@ 0x34
 8005be8:	460a      	mov	r2, r1
 8005bea:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d006      	beq.n	8005c06 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2b0f      	cmp	r3, #15
 8005c02:	d9e9      	bls.n	8005bd8 <prvInitialiseNewTask+0x56>
 8005c04:	e000      	b.n	8005c08 <prvInitialiseNewTask+0x86>
            {
                break;
 8005c06:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005c10:	6a3b      	ldr	r3, [r7, #32]
 8005c12:	2b37      	cmp	r3, #55	@ 0x37
 8005c14:	d903      	bls.n	8005c1e <prvInitialiseNewTask+0x9c>
 8005c16:	f001 fbff 	bl	8007418 <ulSetInterruptMask>
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	2b37      	cmp	r3, #55	@ 0x37
 8005c22:	d901      	bls.n	8005c28 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c24:	2337      	movs	r3, #55	@ 0x37
 8005c26:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	6a3a      	ldr	r2, [r7, #32]
 8005c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c30:	6a3a      	ldr	r2, [r7, #32]
 8005c32:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c36:	3304      	adds	r3, #4
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f7ff f95f 	bl	8004efc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c40:	3318      	adds	r3, #24
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7ff f95a 	bl	8004efc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c4c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c5c:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	6938      	ldr	r0, [r7, #16]
 8005c68:	f001 fa6c 	bl	8007144 <pxPortInitialiseStack>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c70:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005c7e:	bf00      	nop
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005c90:	f001 f9fa 	bl	8007088 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005c94:	4b3e      	ldr	r3, [pc, #248]	@ (8005d90 <prvAddNewTaskToReadyList+0x108>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	4a3d      	ldr	r2, [pc, #244]	@ (8005d90 <prvAddNewTaskToReadyList+0x108>)
 8005c9c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d94 <prvAddNewTaskToReadyList+0x10c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d109      	bne.n	8005cba <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005ca6:	4a3b      	ldr	r2, [pc, #236]	@ (8005d94 <prvAddNewTaskToReadyList+0x10c>)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cac:	4b38      	ldr	r3, [pc, #224]	@ (8005d90 <prvAddNewTaskToReadyList+0x108>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d110      	bne.n	8005cd6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005cb4:	f000 fd2a 	bl	800670c <prvInitialiseTaskLists>
 8005cb8:	e00d      	b.n	8005cd6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005cba:	4b37      	ldr	r3, [pc, #220]	@ (8005d98 <prvAddNewTaskToReadyList+0x110>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d109      	bne.n	8005cd6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005cc2:	4b34      	ldr	r3, [pc, #208]	@ (8005d94 <prvAddNewTaskToReadyList+0x10c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d802      	bhi.n	8005cd6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8005cd0:	4a30      	ldr	r2, [pc, #192]	@ (8005d94 <prvAddNewTaskToReadyList+0x10c>)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005cd6:	4b31      	ldr	r3, [pc, #196]	@ (8005d9c <prvAddNewTaskToReadyList+0x114>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8005d9c <prvAddNewTaskToReadyList+0x114>)
 8005cde:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8005d9c <prvAddNewTaskToReadyList+0x114>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cec:	4b2c      	ldr	r3, [pc, #176]	@ (8005da0 <prvAddNewTaskToReadyList+0x118>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d903      	bls.n	8005cfc <prvAddNewTaskToReadyList+0x74>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf8:	4a29      	ldr	r2, [pc, #164]	@ (8005da0 <prvAddNewTaskToReadyList+0x118>)
 8005cfa:	6013      	str	r3, [r2, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d00:	4928      	ldr	r1, [pc, #160]	@ (8005da4 <prvAddNewTaskToReadyList+0x11c>)
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	440b      	add	r3, r1
 8005d0c:	3304      	adds	r3, #4
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	609a      	str	r2, [r3, #8]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689a      	ldr	r2, [r3, #8]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	60da      	str	r2, [r3, #12]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	3204      	adds	r2, #4
 8005d28:	605a      	str	r2, [r3, #4]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	1d1a      	adds	r2, r3, #4
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	609a      	str	r2, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d36:	4613      	mov	r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4a19      	ldr	r2, [pc, #100]	@ (8005da4 <prvAddNewTaskToReadyList+0x11c>)
 8005d40:	441a      	add	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	615a      	str	r2, [r3, #20]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d4a:	4916      	ldr	r1, [pc, #88]	@ (8005da4 <prvAddNewTaskToReadyList+0x11c>)
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	440b      	add	r3, r1
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	1c59      	adds	r1, r3, #1
 8005d5a:	4812      	ldr	r0, [pc, #72]	@ (8005da4 <prvAddNewTaskToReadyList+0x11c>)
 8005d5c:	4613      	mov	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	4413      	add	r3, r2
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4403      	add	r3, r0
 8005d66:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8005d68:	f001 f9a0 	bl	80070ac <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8005d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <prvAddNewTaskToReadyList+0x110>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d008      	beq.n	8005d86 <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d74:	4b07      	ldr	r3, [pc, #28]	@ (8005d94 <prvAddNewTaskToReadyList+0x10c>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d201      	bcs.n	8005d86 <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8005d82:	f001 f96f 	bl	8007064 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005d86:	bf00      	nop
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	20000a90 	.word	0x20000a90
 8005d94:	200005bc 	.word	0x200005bc
 8005d98:	20000a9c 	.word	0x20000a9c
 8005d9c:	20000aac 	.word	0x20000aac
 8005da0:	20000a98 	.word	0x20000a98
 8005da4:	200005c0 	.word	0x200005c0

08005da8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8005db0:	2300      	movs	r3, #0
 8005db2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d010      	beq.n	8005ddc <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8005dba:	4b0d      	ldr	r3, [pc, #52]	@ (8005df0 <vTaskDelay+0x48>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <vTaskDelay+0x22>
 8005dc2:	f001 fb29 	bl	8007418 <ulSetInterruptMask>
 8005dc6:	bf00      	nop
 8005dc8:	e7fd      	b.n	8005dc6 <vTaskDelay+0x1e>
            vTaskSuspendAll();
 8005dca:	f000 f86f 	bl	8005eac <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005dce:	2100      	movs	r1, #0
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 fdf3 	bl	80069bc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8005dd6:	f000 f877 	bl	8005ec8 <xTaskResumeAll>
 8005dda:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8005de2:	f001 f93f 	bl	8007064 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005de6:	bf00      	nop
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20000ab8 	.word	0x20000ab8

08005df4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e02:	463a      	mov	r2, r7
 8005e04:	1d39      	adds	r1, r7, #4
 8005e06:	f107 0308 	add.w	r3, r7, #8
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7ff f822 	bl	8004e54 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	9202      	str	r2, [sp, #8]
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	460a      	mov	r2, r1
 8005e22:	491b      	ldr	r1, [pc, #108]	@ (8005e90 <vTaskStartScheduler+0x9c>)
 8005e24:	481b      	ldr	r0, [pc, #108]	@ (8005e94 <vTaskStartScheduler+0xa0>)
 8005e26:	f7ff fe15 	bl	8005a54 <xTaskCreateStatic>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8005e98 <vTaskStartScheduler+0xa4>)
 8005e2e:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8005e30:	4b19      	ldr	r3, [pc, #100]	@ (8005e98 <vTaskStartScheduler+0xa4>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d002      	beq.n	8005e3e <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	e001      	b.n	8005e42 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d102      	bne.n	8005e4e <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8005e48:	f000 fe26 	bl	8006a98 <xTimerCreateTimerTask>
 8005e4c:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d10e      	bne.n	8005e72 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8005e54:	f001 fae0 	bl	8007418 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005e58:	4b10      	ldr	r3, [pc, #64]	@ (8005e9c <vTaskStartScheduler+0xa8>)
 8005e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005e60:	4b0f      	ldr	r3, [pc, #60]	@ (8005ea0 <vTaskStartScheduler+0xac>)
 8005e62:	2201      	movs	r2, #1
 8005e64:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e66:	4b0f      	ldr	r3, [pc, #60]	@ (8005ea4 <vTaskStartScheduler+0xb0>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8005e6c:	f001 f9f4 	bl	8007258 <xPortStartScheduler>
 8005e70:	e007      	b.n	8005e82 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e78:	d103      	bne.n	8005e82 <vTaskStartScheduler+0x8e>
 8005e7a:	f001 facd 	bl	8007418 <ulSetInterruptMask>
 8005e7e:	bf00      	nop
 8005e80:	e7fd      	b.n	8005e7e <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005e82:	4b09      	ldr	r3, [pc, #36]	@ (8005ea8 <vTaskStartScheduler+0xb4>)
 8005e84:	681b      	ldr	r3, [r3, #0]
}
 8005e86:	bf00      	nop
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	080076a0 	.word	0x080076a0
 8005e94:	080066ed 	.word	0x080066ed
 8005e98:	20000ab4 	.word	0x20000ab4
 8005e9c:	20000ab0 	.word	0x20000ab0
 8005ea0:	20000a9c 	.word	0x20000a9c
 8005ea4:	20000a94 	.word	0x20000a94
 8005ea8:	080077a4 	.word	0x080077a4

08005eac <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005eb0:	4b04      	ldr	r3, [pc, #16]	@ (8005ec4 <vTaskSuspendAll+0x18>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	4a03      	ldr	r2, [pc, #12]	@ (8005ec4 <vTaskSuspendAll+0x18>)
 8005eb8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8005eba:	bf00      	nop
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	20000ab8 	.word	0x20000ab8

08005ec8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8005ed6:	4b6b      	ldr	r3, [pc, #428]	@ (8006084 <xTaskResumeAll+0x1bc>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d103      	bne.n	8005ee6 <xTaskResumeAll+0x1e>
 8005ede:	f001 fa9b 	bl	8007418 <ulSetInterruptMask>
 8005ee2:	bf00      	nop
 8005ee4:	e7fd      	b.n	8005ee2 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8005ee6:	f001 f8cf 	bl	8007088 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8005eea:	4b66      	ldr	r3, [pc, #408]	@ (8006084 <xTaskResumeAll+0x1bc>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	4a64      	ldr	r2, [pc, #400]	@ (8006084 <xTaskResumeAll+0x1bc>)
 8005ef2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005ef4:	4b63      	ldr	r3, [pc, #396]	@ (8006084 <xTaskResumeAll+0x1bc>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f040 80bb 	bne.w	8006074 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005efe:	4b62      	ldr	r3, [pc, #392]	@ (8006088 <xTaskResumeAll+0x1c0>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 80b6 	beq.w	8006074 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f08:	e08b      	b.n	8006022 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f0a:	4b60      	ldr	r3, [pc, #384]	@ (800608c <xTaskResumeAll+0x1c4>)
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f16:	60bb      	str	r3, [r7, #8]
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	6a12      	ldr	r2, [r2, #32]
 8005f20:	609a      	str	r2, [r3, #8]
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	69d2      	ldr	r2, [r2, #28]
 8005f2a:	605a      	str	r2, [r3, #4]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	3318      	adds	r3, #24
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d103      	bne.n	8005f40 <xTaskResumeAll+0x78>
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	6a1a      	ldr	r2, [r3, #32]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	605a      	str	r2, [r3, #4]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2200      	movs	r2, #0
 8005f44:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	1e5a      	subs	r2, r3, #1
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	695b      	ldr	r3, [r3, #20]
 8005f54:	607b      	str	r3, [r7, #4]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	68d2      	ldr	r2, [r2, #12]
 8005f5e:	609a      	str	r2, [r3, #8]
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	6892      	ldr	r2, [r2, #8]
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	3304      	adds	r3, #4
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d103      	bne.n	8005f7e <xTaskResumeAll+0xb6>
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	605a      	str	r2, [r3, #4]
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2200      	movs	r2, #0
 8005f82:	615a      	str	r2, [r3, #20]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	1e5a      	subs	r2, r3, #1
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f92:	4b3f      	ldr	r3, [pc, #252]	@ (8006090 <xTaskResumeAll+0x1c8>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d903      	bls.n	8005fa2 <xTaskResumeAll+0xda>
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f9e:	4a3c      	ldr	r2, [pc, #240]	@ (8006090 <xTaskResumeAll+0x1c8>)
 8005fa0:	6013      	str	r3, [r2, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa6:	493b      	ldr	r1, [pc, #236]	@ (8006094 <xTaskResumeAll+0x1cc>)
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	609a      	str	r2, [r3, #8]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	689a      	ldr	r2, [r3, #8]
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	60da      	str	r2, [r3, #12]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	3204      	adds	r2, #4
 8005fce:	605a      	str	r2, [r3, #4]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	1d1a      	adds	r2, r3, #4
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	609a      	str	r2, [r3, #8]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fdc:	4613      	mov	r3, r2
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8006094 <xTaskResumeAll+0x1cc>)
 8005fe6:	441a      	add	r2, r3
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	615a      	str	r2, [r3, #20]
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff0:	4928      	ldr	r1, [pc, #160]	@ (8006094 <xTaskResumeAll+0x1cc>)
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	440b      	add	r3, r1
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	1c59      	adds	r1, r3, #1
 8006000:	4824      	ldr	r0, [pc, #144]	@ (8006094 <xTaskResumeAll+0x1cc>)
 8006002:	4613      	mov	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	4413      	add	r3, r2
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	4403      	add	r3, r0
 800600c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006012:	4b21      	ldr	r3, [pc, #132]	@ (8006098 <xTaskResumeAll+0x1d0>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006018:	429a      	cmp	r2, r3
 800601a:	d902      	bls.n	8006022 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 800601c:	4b1f      	ldr	r3, [pc, #124]	@ (800609c <xTaskResumeAll+0x1d4>)
 800601e:	2201      	movs	r2, #1
 8006020:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006022:	4b1a      	ldr	r3, [pc, #104]	@ (800608c <xTaskResumeAll+0x1c4>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	f47f af6f 	bne.w	8005f0a <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8006032:	f000 fc01 	bl	8006838 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006036:	4b1a      	ldr	r3, [pc, #104]	@ (80060a0 <xTaskResumeAll+0x1d8>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d010      	beq.n	8006064 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006042:	f000 f84b 	bl	80060dc <xTaskIncrementTick>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 800604c:	4b13      	ldr	r3, [pc, #76]	@ (800609c <xTaskResumeAll+0x1d4>)
 800604e:	2201      	movs	r2, #1
 8006050:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	3b01      	subs	r3, #1
 8006056:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1f1      	bne.n	8006042 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 800605e:	4b10      	ldr	r3, [pc, #64]	@ (80060a0 <xTaskResumeAll+0x1d8>)
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8006064:	4b0d      	ldr	r3, [pc, #52]	@ (800609c <xTaskResumeAll+0x1d4>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800606c:	2301      	movs	r3, #1
 800606e:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006070:	f000 fff8 	bl	8007064 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006074:	f001 f81a 	bl	80070ac <vPortExitCritical>

    return xAlreadyYielded;
 8006078:	693b      	ldr	r3, [r7, #16]
}
 800607a:	4618      	mov	r0, r3
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	20000ab8 	.word	0x20000ab8
 8006088:	20000a90 	.word	0x20000a90
 800608c:	20000a50 	.word	0x20000a50
 8006090:	20000a98 	.word	0x20000a98
 8006094:	200005c0 	.word	0x200005c0
 8006098:	200005bc 	.word	0x200005bc
 800609c:	20000aa4 	.word	0x20000aa4
 80060a0:	20000aa0 	.word	0x20000aa0

080060a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80060aa:	4b05      	ldr	r3, [pc, #20]	@ (80060c0 <xTaskGetTickCount+0x1c>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80060b0:	687b      	ldr	r3, [r7, #4]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	20000a94 	.word	0x20000a94

080060c4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80060c8:	4b03      	ldr	r3, [pc, #12]	@ (80060d8 <uxTaskGetNumberOfTasks+0x14>)
 80060ca:	681b      	ldr	r3, [r3, #0]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	20000a90 	.word	0x20000a90

080060dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b088      	sub	sp, #32
 80060e0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80060e6:	4b7a      	ldr	r3, [pc, #488]	@ (80062d0 <xTaskIncrementTick+0x1f4>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f040 80e6 	bne.w	80062bc <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060f0:	4b78      	ldr	r3, [pc, #480]	@ (80062d4 <xTaskIncrementTick+0x1f8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	3301      	adds	r3, #1
 80060f6:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80060f8:	4a76      	ldr	r2, [pc, #472]	@ (80062d4 <xTaskIncrementTick+0x1f8>)
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d119      	bne.n	8006138 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8006104:	4b74      	ldr	r3, [pc, #464]	@ (80062d8 <xTaskIncrementTick+0x1fc>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <xTaskIncrementTick+0x3a>
 800610e:	f001 f983 	bl	8007418 <ulSetInterruptMask>
 8006112:	bf00      	nop
 8006114:	e7fd      	b.n	8006112 <xTaskIncrementTick+0x36>
 8006116:	4b70      	ldr	r3, [pc, #448]	@ (80062d8 <xTaskIncrementTick+0x1fc>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	4b6f      	ldr	r3, [pc, #444]	@ (80062dc <xTaskIncrementTick+0x200>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a6d      	ldr	r2, [pc, #436]	@ (80062d8 <xTaskIncrementTick+0x1fc>)
 8006122:	6013      	str	r3, [r2, #0]
 8006124:	4a6d      	ldr	r2, [pc, #436]	@ (80062dc <xTaskIncrementTick+0x200>)
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	4b6d      	ldr	r3, [pc, #436]	@ (80062e0 <xTaskIncrementTick+0x204>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3301      	adds	r3, #1
 8006130:	4a6b      	ldr	r2, [pc, #428]	@ (80062e0 <xTaskIncrementTick+0x204>)
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	f000 fb80 	bl	8006838 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006138:	4b6a      	ldr	r3, [pc, #424]	@ (80062e4 <xTaskIncrementTick+0x208>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	429a      	cmp	r2, r3
 8006140:	f0c0 80a7 	bcc.w	8006292 <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006144:	4b64      	ldr	r3, [pc, #400]	@ (80062d8 <xTaskIncrementTick+0x1fc>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d104      	bne.n	8006158 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800614e:	4b65      	ldr	r3, [pc, #404]	@ (80062e4 <xTaskIncrementTick+0x208>)
 8006150:	f04f 32ff 	mov.w	r2, #4294967295
 8006154:	601a      	str	r2, [r3, #0]
                    break;
 8006156:	e09c      	b.n	8006292 <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006158:	4b5f      	ldr	r3, [pc, #380]	@ (80062d8 <xTaskIncrementTick+0x1fc>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8006168:	69ba      	ldr	r2, [r7, #24]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	429a      	cmp	r2, r3
 800616e:	d203      	bcs.n	8006178 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006170:	4a5c      	ldr	r2, [pc, #368]	@ (80062e4 <xTaskIncrementTick+0x208>)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8006176:	e08c      	b.n	8006292 <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	60bb      	str	r3, [r7, #8]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	68d2      	ldr	r2, [r2, #12]
 8006186:	609a      	str	r2, [r3, #8]
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	6892      	ldr	r2, [r2, #8]
 8006190:	605a      	str	r2, [r3, #4]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	3304      	adds	r3, #4
 800619a:	429a      	cmp	r2, r3
 800619c:	d103      	bne.n	80061a6 <xTaskIncrementTick+0xca>
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	605a      	str	r2, [r3, #4]
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	2200      	movs	r2, #0
 80061aa:	615a      	str	r2, [r3, #20]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	1e5a      	subs	r2, r3, #1
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d01e      	beq.n	80061fc <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c2:	607b      	str	r3, [r7, #4]
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	6a12      	ldr	r2, [r2, #32]
 80061cc:	609a      	str	r2, [r3, #8]
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	69d2      	ldr	r2, [r2, #28]
 80061d6:	605a      	str	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	3318      	adds	r3, #24
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d103      	bne.n	80061ec <xTaskIncrementTick+0x110>
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	6a1a      	ldr	r2, [r3, #32]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	605a      	str	r2, [r3, #4]
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	2200      	movs	r2, #0
 80061f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	1e5a      	subs	r2, r3, #1
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006200:	4b39      	ldr	r3, [pc, #228]	@ (80062e8 <xTaskIncrementTick+0x20c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	d903      	bls.n	8006210 <xTaskIncrementTick+0x134>
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620c:	4a36      	ldr	r2, [pc, #216]	@ (80062e8 <xTaskIncrementTick+0x20c>)
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006214:	4935      	ldr	r1, [pc, #212]	@ (80062ec <xTaskIncrementTick+0x210>)
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	440b      	add	r3, r1
 8006220:	3304      	adds	r3, #4
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	603b      	str	r3, [r7, #0]
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	609a      	str	r2, [r3, #8]
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	60da      	str	r2, [r3, #12]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	3204      	adds	r2, #4
 800623c:	605a      	str	r2, [r3, #4]
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1d1a      	adds	r2, r3, #4
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	609a      	str	r2, [r3, #8]
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	4a26      	ldr	r2, [pc, #152]	@ (80062ec <xTaskIncrementTick+0x210>)
 8006254:	441a      	add	r2, r3
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	615a      	str	r2, [r3, #20]
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800625e:	4923      	ldr	r1, [pc, #140]	@ (80062ec <xTaskIncrementTick+0x210>)
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	440b      	add	r3, r1
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	1c59      	adds	r1, r3, #1
 800626e:	481f      	ldr	r0, [pc, #124]	@ (80062ec <xTaskIncrementTick+0x210>)
 8006270:	4613      	mov	r3, r2
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	4413      	add	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4403      	add	r3, r0
 800627a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006280:	4b1b      	ldr	r3, [pc, #108]	@ (80062f0 <xTaskIncrementTick+0x214>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006286:	429a      	cmp	r2, r3
 8006288:	f67f af5c 	bls.w	8006144 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 800628c:	2301      	movs	r3, #1
 800628e:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006290:	e758      	b.n	8006144 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006292:	4b17      	ldr	r3, [pc, #92]	@ (80062f0 <xTaskIncrementTick+0x214>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006298:	4914      	ldr	r1, [pc, #80]	@ (80062ec <xTaskIncrementTick+0x210>)
 800629a:	4613      	mov	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	440b      	add	r3, r1
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d901      	bls.n	80062ae <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 80062aa:	2301      	movs	r3, #1
 80062ac:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80062ae:	4b11      	ldr	r3, [pc, #68]	@ (80062f4 <xTaskIncrementTick+0x218>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d007      	beq.n	80062c6 <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	61fb      	str	r3, [r7, #28]
 80062ba:	e004      	b.n	80062c6 <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80062bc:	4b0e      	ldr	r3, [pc, #56]	@ (80062f8 <xTaskIncrementTick+0x21c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3301      	adds	r3, #1
 80062c2:	4a0d      	ldr	r2, [pc, #52]	@ (80062f8 <xTaskIncrementTick+0x21c>)
 80062c4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80062c6:	69fb      	ldr	r3, [r7, #28]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3720      	adds	r7, #32
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	20000ab8 	.word	0x20000ab8
 80062d4:	20000a94 	.word	0x20000a94
 80062d8:	20000a48 	.word	0x20000a48
 80062dc:	20000a4c 	.word	0x20000a4c
 80062e0:	20000aa8 	.word	0x20000aa8
 80062e4:	20000ab0 	.word	0x20000ab0
 80062e8:	20000a98 	.word	0x20000a98
 80062ec:	200005c0 	.word	0x200005c0
 80062f0:	200005bc 	.word	0x200005bc
 80062f4:	20000aa4 	.word	0x20000aa4
 80062f8:	20000aa0 	.word	0x20000aa0

080062fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8006302:	4b23      	ldr	r3, [pc, #140]	@ (8006390 <vTaskSwitchContext+0x94>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800630a:	4b22      	ldr	r3, [pc, #136]	@ (8006394 <vTaskSwitchContext+0x98>)
 800630c:	2201      	movs	r2, #1
 800630e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8006310:	e039      	b.n	8006386 <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8006312:	4b20      	ldr	r3, [pc, #128]	@ (8006394 <vTaskSwitchContext+0x98>)
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006318:	4b1f      	ldr	r3, [pc, #124]	@ (8006398 <vTaskSwitchContext+0x9c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	607b      	str	r3, [r7, #4]
 800631e:	e009      	b.n	8006334 <vTaskSwitchContext+0x38>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <vTaskSwitchContext+0x32>
 8006326:	f001 f877 	bl	8007418 <ulSetInterruptMask>
 800632a:	bf00      	nop
 800632c:	e7fd      	b.n	800632a <vTaskSwitchContext+0x2e>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	3b01      	subs	r3, #1
 8006332:	607b      	str	r3, [r7, #4]
 8006334:	4919      	ldr	r1, [pc, #100]	@ (800639c <vTaskSwitchContext+0xa0>)
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	4613      	mov	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4413      	add	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0eb      	beq.n	8006320 <vTaskSwitchContext+0x24>
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4a12      	ldr	r2, [pc, #72]	@ (800639c <vTaskSwitchContext+0xa0>)
 8006354:	4413      	add	r3, r2
 8006356:	603b      	str	r3, [r7, #0]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	605a      	str	r2, [r3, #4]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	3308      	adds	r3, #8
 800636a:	429a      	cmp	r2, r3
 800636c:	d103      	bne.n	8006376 <vTaskSwitchContext+0x7a>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	605a      	str	r2, [r3, #4]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	4a08      	ldr	r2, [pc, #32]	@ (80063a0 <vTaskSwitchContext+0xa4>)
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	4a05      	ldr	r2, [pc, #20]	@ (8006398 <vTaskSwitchContext+0x9c>)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6013      	str	r3, [r2, #0]
}
 8006386:	bf00      	nop
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	20000ab8 	.word	0x20000ab8
 8006394:	20000aa4 	.word	0x20000aa4
 8006398:	20000a98 	.word	0x20000a98
 800639c:	200005c0 	.word	0x200005c0
 80063a0:	200005bc 	.word	0x200005bc

080063a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d103      	bne.n	80063bc <vTaskPlaceOnEventList+0x18>
 80063b4:	f001 f830 	bl	8007418 <ulSetInterruptMask>
 80063b8:	bf00      	nop
 80063ba:	e7fd      	b.n	80063b8 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063bc:	4b07      	ldr	r3, [pc, #28]	@ (80063dc <vTaskPlaceOnEventList+0x38>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3318      	adds	r3, #24
 80063c2:	4619      	mov	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7fe fda6 	bl	8004f16 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063ca:	2101      	movs	r1, #1
 80063cc:	6838      	ldr	r0, [r7, #0]
 80063ce:	f000 faf5 	bl	80069bc <prvAddCurrentTaskToDelayedList>
}
 80063d2:	bf00      	nop
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	200005bc 	.word	0x200005bc

080063e0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d103      	bne.n	80063fa <vTaskPlaceOnEventListRestricted+0x1a>
 80063f2:	f001 f811 	bl	8007418 <ulSetInterruptMask>
 80063f6:	bf00      	nop
 80063f8:	e7fd      	b.n	80063f6 <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	617b      	str	r3, [r7, #20]
 8006400:	4b15      	ldr	r3, [pc, #84]	@ (8006458 <vTaskPlaceOnEventListRestricted+0x78>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	697a      	ldr	r2, [r7, #20]
 8006406:	61da      	str	r2, [r3, #28]
 8006408:	4b13      	ldr	r3, [pc, #76]	@ (8006458 <vTaskPlaceOnEventListRestricted+0x78>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	6892      	ldr	r2, [r2, #8]
 8006410:	621a      	str	r2, [r3, #32]
 8006412:	4b11      	ldr	r3, [pc, #68]	@ (8006458 <vTaskPlaceOnEventListRestricted+0x78>)
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	3218      	adds	r2, #24
 800641c:	605a      	str	r2, [r3, #4]
 800641e:	4b0e      	ldr	r3, [pc, #56]	@ (8006458 <vTaskPlaceOnEventListRestricted+0x78>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f103 0218 	add.w	r2, r3, #24
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	609a      	str	r2, [r3, #8]
 800642a:	4b0b      	ldr	r3, [pc, #44]	@ (8006458 <vTaskPlaceOnEventListRestricted+0x78>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	629a      	str	r2, [r3, #40]	@ 0x28
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	1c5a      	adds	r2, r3, #1
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 8006442:	f04f 33ff 	mov.w	r3, #4294967295
 8006446:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	68b8      	ldr	r0, [r7, #8]
 800644c:	f000 fab6 	bl	80069bc <prvAddCurrentTaskToDelayedList>
    }
 8006450:	bf00      	nop
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	200005bc 	.word	0x200005bc

0800645c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d103      	bne.n	800647a <xTaskRemoveFromEventList+0x1e>
 8006472:	f000 ffd1 	bl	8007418 <ulSetInterruptMask>
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647e:	617b      	str	r3, [r7, #20]
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	6a12      	ldr	r2, [r2, #32]
 8006488:	609a      	str	r2, [r3, #8]
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	69d2      	ldr	r2, [r2, #28]
 8006492:	605a      	str	r2, [r3, #4]
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	3318      	adds	r3, #24
 800649c:	429a      	cmp	r2, r3
 800649e:	d103      	bne.n	80064a8 <xTaskRemoveFromEventList+0x4c>
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	6a1a      	ldr	r2, [r3, #32]
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	605a      	str	r2, [r3, #4]
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	2200      	movs	r2, #0
 80064ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	1e5a      	subs	r2, r3, #1
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80064b8:	4b49      	ldr	r3, [pc, #292]	@ (80065e0 <xTaskRemoveFromEventList+0x184>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d15f      	bne.n	8006580 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	68d2      	ldr	r2, [r2, #12]
 80064ce:	609a      	str	r2, [r3, #8]
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	69ba      	ldr	r2, [r7, #24]
 80064d6:	6892      	ldr	r2, [r2, #8]
 80064d8:	605a      	str	r2, [r3, #4]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	685a      	ldr	r2, [r3, #4]
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	3304      	adds	r3, #4
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d103      	bne.n	80064ee <xTaskRemoveFromEventList+0x92>
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	605a      	str	r2, [r3, #4]
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	2200      	movs	r2, #0
 80064f2:	615a      	str	r2, [r3, #20]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	1e5a      	subs	r2, r3, #1
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006502:	4b38      	ldr	r3, [pc, #224]	@ (80065e4 <xTaskRemoveFromEventList+0x188>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	429a      	cmp	r2, r3
 8006508:	d903      	bls.n	8006512 <xTaskRemoveFromEventList+0xb6>
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650e:	4a35      	ldr	r2, [pc, #212]	@ (80065e4 <xTaskRemoveFromEventList+0x188>)
 8006510:	6013      	str	r3, [r2, #0]
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006516:	4934      	ldr	r1, [pc, #208]	@ (80065e8 <xTaskRemoveFromEventList+0x18c>)
 8006518:	4613      	mov	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	440b      	add	r3, r1
 8006522:	3304      	adds	r3, #4
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	60bb      	str	r3, [r7, #8]
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	609a      	str	r2, [r3, #8]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	60da      	str	r2, [r3, #12]
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	3204      	adds	r2, #4
 800653e:	605a      	str	r2, [r3, #4]
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	1d1a      	adds	r2, r3, #4
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	609a      	str	r2, [r3, #8]
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4a24      	ldr	r2, [pc, #144]	@ (80065e8 <xTaskRemoveFromEventList+0x18c>)
 8006556:	441a      	add	r2, r3
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	615a      	str	r2, [r3, #20]
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006560:	4921      	ldr	r1, [pc, #132]	@ (80065e8 <xTaskRemoveFromEventList+0x18c>)
 8006562:	4613      	mov	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	440b      	add	r3, r1
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	1c59      	adds	r1, r3, #1
 8006570:	481d      	ldr	r0, [pc, #116]	@ (80065e8 <xTaskRemoveFromEventList+0x18c>)
 8006572:	4613      	mov	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	4403      	add	r3, r0
 800657c:	6019      	str	r1, [r3, #0]
 800657e:	e01b      	b.n	80065b8 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006580:	4b1a      	ldr	r3, [pc, #104]	@ (80065ec <xTaskRemoveFromEventList+0x190>)
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	61da      	str	r2, [r3, #28]
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	621a      	str	r2, [r3, #32]
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	3218      	adds	r2, #24
 800659c:	605a      	str	r2, [r3, #4]
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	f103 0218 	add.w	r2, r3, #24
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	609a      	str	r2, [r3, #8]
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	4a10      	ldr	r2, [pc, #64]	@ (80065ec <xTaskRemoveFromEventList+0x190>)
 80065ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80065ae:	4b0f      	ldr	r3, [pc, #60]	@ (80065ec <xTaskRemoveFromEventList+0x190>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3301      	adds	r3, #1
 80065b4:	4a0d      	ldr	r2, [pc, #52]	@ (80065ec <xTaskRemoveFromEventList+0x190>)
 80065b6:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065bc:	4b0c      	ldr	r3, [pc, #48]	@ (80065f0 <xTaskRemoveFromEventList+0x194>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d905      	bls.n	80065d2 <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80065c6:	2301      	movs	r3, #1
 80065c8:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80065ca:	4b0a      	ldr	r3, [pc, #40]	@ (80065f4 <xTaskRemoveFromEventList+0x198>)
 80065cc:	2201      	movs	r2, #1
 80065ce:	601a      	str	r2, [r3, #0]
 80065d0:	e001      	b.n	80065d6 <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80065d6:	69fb      	ldr	r3, [r7, #28]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3720      	adds	r7, #32
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000ab8 	.word	0x20000ab8
 80065e4:	20000a98 	.word	0x20000a98
 80065e8:	200005c0 	.word	0x200005c0
 80065ec:	20000a50 	.word	0x20000a50
 80065f0:	200005bc 	.word	0x200005bc
 80065f4:	20000aa4 	.word	0x20000aa4

080065f8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006600:	4b06      	ldr	r3, [pc, #24]	@ (800661c <vTaskInternalSetTimeOutState+0x24>)
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006608:	4b05      	ldr	r3, [pc, #20]	@ (8006620 <vTaskInternalSetTimeOutState+0x28>)
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	605a      	str	r2, [r3, #4]
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	20000aa8 	.word	0x20000aa8
 8006620:	20000a94 	.word	0x20000a94

08006624 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d103      	bne.n	800663c <xTaskCheckForTimeOut+0x18>
 8006634:	f000 fef0 	bl	8007418 <ulSetInterruptMask>
 8006638:	bf00      	nop
 800663a:	e7fd      	b.n	8006638 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d103      	bne.n	800664a <xTaskCheckForTimeOut+0x26>
 8006642:	f000 fee9 	bl	8007418 <ulSetInterruptMask>
 8006646:	bf00      	nop
 8006648:	e7fd      	b.n	8006646 <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 800664a:	f000 fd1d 	bl	8007088 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800664e:	4b1f      	ldr	r3, [pc, #124]	@ (80066cc <xTaskCheckForTimeOut+0xa8>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006666:	d102      	bne.n	800666e <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006668:	2300      	movs	r3, #0
 800666a:	617b      	str	r3, [r7, #20]
 800666c:	e026      	b.n	80066bc <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	4b17      	ldr	r3, [pc, #92]	@ (80066d0 <xTaskCheckForTimeOut+0xac>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	429a      	cmp	r2, r3
 8006678:	d00a      	beq.n	8006690 <xTaskCheckForTimeOut+0x6c>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	429a      	cmp	r2, r3
 8006682:	d305      	bcc.n	8006690 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006684:	2301      	movs	r3, #1
 8006686:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]
 800668e:	e015      	b.n	80066bc <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	429a      	cmp	r2, r3
 8006698:	d20b      	bcs.n	80066b2 <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	1ad2      	subs	r2, r2, r3
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff ffa6 	bl	80065f8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80066ac:	2300      	movs	r3, #0
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e004      	b.n	80066bc <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2200      	movs	r2, #0
 80066b6:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80066b8:	2301      	movs	r3, #1
 80066ba:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80066bc:	f000 fcf6 	bl	80070ac <vPortExitCritical>

    return xReturn;
 80066c0:	697b      	ldr	r3, [r7, #20]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	20000a94 	.word	0x20000a94
 80066d0:	20000aa8 	.word	0x20000aa8

080066d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80066d4:	b480      	push	{r7}
 80066d6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80066d8:	4b03      	ldr	r3, [pc, #12]	@ (80066e8 <vTaskMissedYield+0x14>)
 80066da:	2201      	movs	r2, #1
 80066dc:	601a      	str	r2, [r3, #0]
}
 80066de:	bf00      	nop
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr
 80066e8:	20000aa4 	.word	0x20000aa4

080066ec <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80066f4:	f000 f84a 	bl	800678c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066f8:	4b03      	ldr	r3, [pc, #12]	@ (8006708 <prvIdleTask+0x1c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d9f9      	bls.n	80066f4 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006700:	f000 fcb0 	bl	8007064 <vPortYield>
        prvCheckTasksWaitingTermination();
 8006704:	e7f6      	b.n	80066f4 <prvIdleTask+0x8>
 8006706:	bf00      	nop
 8006708:	200005c0 	.word	0x200005c0

0800670c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006712:	2300      	movs	r3, #0
 8006714:	607b      	str	r3, [r7, #4]
 8006716:	e00c      	b.n	8006732 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4a12      	ldr	r2, [pc, #72]	@ (800676c <prvInitialiseTaskLists+0x60>)
 8006724:	4413      	add	r3, r2
 8006726:	4618      	mov	r0, r3
 8006728:	f7fe fbc8 	bl	8004ebc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	3301      	adds	r3, #1
 8006730:	607b      	str	r3, [r7, #4]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b37      	cmp	r3, #55	@ 0x37
 8006736:	d9ef      	bls.n	8006718 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006738:	480d      	ldr	r0, [pc, #52]	@ (8006770 <prvInitialiseTaskLists+0x64>)
 800673a:	f7fe fbbf 	bl	8004ebc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800673e:	480d      	ldr	r0, [pc, #52]	@ (8006774 <prvInitialiseTaskLists+0x68>)
 8006740:	f7fe fbbc 	bl	8004ebc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006744:	480c      	ldr	r0, [pc, #48]	@ (8006778 <prvInitialiseTaskLists+0x6c>)
 8006746:	f7fe fbb9 	bl	8004ebc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800674a:	480c      	ldr	r0, [pc, #48]	@ (800677c <prvInitialiseTaskLists+0x70>)
 800674c:	f7fe fbb6 	bl	8004ebc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8006750:	480b      	ldr	r0, [pc, #44]	@ (8006780 <prvInitialiseTaskLists+0x74>)
 8006752:	f7fe fbb3 	bl	8004ebc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006756:	4b0b      	ldr	r3, [pc, #44]	@ (8006784 <prvInitialiseTaskLists+0x78>)
 8006758:	4a05      	ldr	r2, [pc, #20]	@ (8006770 <prvInitialiseTaskLists+0x64>)
 800675a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800675c:	4b0a      	ldr	r3, [pc, #40]	@ (8006788 <prvInitialiseTaskLists+0x7c>)
 800675e:	4a05      	ldr	r2, [pc, #20]	@ (8006774 <prvInitialiseTaskLists+0x68>)
 8006760:	601a      	str	r2, [r3, #0]
}
 8006762:	bf00      	nop
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	200005c0 	.word	0x200005c0
 8006770:	20000a20 	.word	0x20000a20
 8006774:	20000a34 	.word	0x20000a34
 8006778:	20000a50 	.word	0x20000a50
 800677c:	20000a64 	.word	0x20000a64
 8006780:	20000a7c 	.word	0x20000a7c
 8006784:	20000a48 	.word	0x20000a48
 8006788:	20000a4c 	.word	0x20000a4c

0800678c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006792:	e019      	b.n	80067c8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8006794:	f000 fc78 	bl	8007088 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006798:	4b10      	ldr	r3, [pc, #64]	@ (80067dc <prvCheckTasksWaitingTermination+0x50>)
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7fe fbef 	bl	8004f88 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80067aa:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <prvCheckTasksWaitingTermination+0x54>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	4a0b      	ldr	r2, [pc, #44]	@ (80067e0 <prvCheckTasksWaitingTermination+0x54>)
 80067b2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80067b4:	4b0b      	ldr	r3, [pc, #44]	@ (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3b01      	subs	r3, #1
 80067ba:	4a0a      	ldr	r2, [pc, #40]	@ (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067bc:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80067be:	f000 fc75 	bl	80070ac <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f810 	bl	80067e8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067c8:	4b06      	ldr	r3, [pc, #24]	@ (80067e4 <prvCheckTasksWaitingTermination+0x58>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1e1      	bne.n	8006794 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	3708      	adds	r7, #8
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000a64 	.word	0x20000a64
 80067e0:	20000a90 	.word	0x20000a90
 80067e4:	20000a78 	.word	0x20000a78

080067e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d108      	bne.n	800680c <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 febc 	bl	800757c <vPortFree>
                vPortFree( pxTCB );
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 feb9 	bl	800757c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800680a:	e011      	b.n	8006830 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006812:	2b01      	cmp	r3, #1
 8006814:	d103      	bne.n	800681e <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 feb0 	bl	800757c <vPortFree>
    }
 800681c:	e008      	b.n	8006830 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006824:	2b02      	cmp	r3, #2
 8006826:	d003      	beq.n	8006830 <prvDeleteTCB+0x48>
 8006828:	f000 fdf6 	bl	8007418 <ulSetInterruptMask>
 800682c:	bf00      	nop
 800682e:	e7fd      	b.n	800682c <prvDeleteTCB+0x44>
    }
 8006830:	bf00      	nop
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006838:	b480      	push	{r7}
 800683a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800683c:	4b0a      	ldr	r3, [pc, #40]	@ (8006868 <prvResetNextTaskUnblockTime+0x30>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006846:	4b09      	ldr	r3, [pc, #36]	@ (800686c <prvResetNextTaskUnblockTime+0x34>)
 8006848:	f04f 32ff 	mov.w	r2, #4294967295
 800684c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800684e:	e005      	b.n	800685c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006850:	4b05      	ldr	r3, [pc, #20]	@ (8006868 <prvResetNextTaskUnblockTime+0x30>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a04      	ldr	r2, [pc, #16]	@ (800686c <prvResetNextTaskUnblockTime+0x34>)
 800685a:	6013      	str	r3, [r2, #0]
}
 800685c:	bf00      	nop
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	20000a48 	.word	0x20000a48
 800686c:	20000ab0 	.word	0x20000ab0

08006870 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8006876:	4b0b      	ldr	r3, [pc, #44]	@ (80068a4 <xTaskGetSchedulerState+0x34>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d102      	bne.n	8006884 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800687e:	2301      	movs	r3, #1
 8006880:	607b      	str	r3, [r7, #4]
 8006882:	e008      	b.n	8006896 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006884:	4b08      	ldr	r3, [pc, #32]	@ (80068a8 <xTaskGetSchedulerState+0x38>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d102      	bne.n	8006892 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800688c:	2302      	movs	r3, #2
 800688e:	607b      	str	r3, [r7, #4]
 8006890:	e001      	b.n	8006896 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8006892:	2300      	movs	r3, #0
 8006894:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8006896:	687b      	ldr	r3, [r7, #4]
    }
 8006898:	4618      	mov	r0, r3
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	20000a9c 	.word	0x20000a9c
 80068a8:	20000ab8 	.word	0x20000ab8

080068ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b086      	sub	sp, #24
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d070      	beq.n	80069a4 <xTaskPriorityDisinherit+0xf8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80068c2:	4b3b      	ldr	r3, [pc, #236]	@ (80069b0 <xTaskPriorityDisinherit+0x104>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d003      	beq.n	80068d4 <xTaskPriorityDisinherit+0x28>
 80068cc:	f000 fda4 	bl	8007418 <ulSetInterruptMask>
 80068d0:	bf00      	nop
 80068d2:	e7fd      	b.n	80068d0 <xTaskPriorityDisinherit+0x24>
            configASSERT( pxTCB->uxMutexesHeld );
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d103      	bne.n	80068e4 <xTaskPriorityDisinherit+0x38>
 80068dc:	f000 fd9c 	bl	8007418 <ulSetInterruptMask>
 80068e0:	bf00      	nop
 80068e2:	e7fd      	b.n	80068e0 <xTaskPriorityDisinherit+0x34>
            ( pxTCB->uxMutexesHeld )--;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068e8:	1e5a      	subs	r2, r3, #1
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d054      	beq.n	80069a4 <xTaskPriorityDisinherit+0xf8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d150      	bne.n	80069a4 <xTaskPriorityDisinherit+0xf8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	3304      	adds	r3, #4
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe fb3e 	bl	8004f88 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006918:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006924:	4b23      	ldr	r3, [pc, #140]	@ (80069b4 <xTaskPriorityDisinherit+0x108>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d903      	bls.n	8006934 <xTaskPriorityDisinherit+0x88>
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006930:	4a20      	ldr	r2, [pc, #128]	@ (80069b4 <xTaskPriorityDisinherit+0x108>)
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006938:	491f      	ldr	r1, [pc, #124]	@ (80069b8 <xTaskPriorityDisinherit+0x10c>)
 800693a:	4613      	mov	r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	4413      	add	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	3304      	adds	r3, #4
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	60fb      	str	r3, [r7, #12]
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	609a      	str	r2, [r3, #8]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689a      	ldr	r2, [r3, #8]
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	60da      	str	r2, [r3, #12]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	3204      	adds	r2, #4
 8006960:	605a      	str	r2, [r3, #4]
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1d1a      	adds	r2, r3, #4
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	609a      	str	r2, [r3, #8]
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800696e:	4613      	mov	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	4413      	add	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4a10      	ldr	r2, [pc, #64]	@ (80069b8 <xTaskPriorityDisinherit+0x10c>)
 8006978:	441a      	add	r2, r3
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	615a      	str	r2, [r3, #20]
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006982:	490d      	ldr	r1, [pc, #52]	@ (80069b8 <xTaskPriorityDisinherit+0x10c>)
 8006984:	4613      	mov	r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	440b      	add	r3, r1
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	1c59      	adds	r1, r3, #1
 8006992:	4809      	ldr	r0, [pc, #36]	@ (80069b8 <xTaskPriorityDisinherit+0x10c>)
 8006994:	4613      	mov	r3, r2
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	4403      	add	r3, r0
 800699e:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80069a0:	2301      	movs	r3, #1
 80069a2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80069a4:	697b      	ldr	r3, [r7, #20]
    }
 80069a6:	4618      	mov	r0, r3
 80069a8:	3718      	adds	r7, #24
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	200005bc 	.word	0x200005bc
 80069b4:	20000a98 	.word	0x20000a98
 80069b8:	200005c0 	.word	0x200005c0

080069bc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80069c6:	4b2e      	ldr	r3, [pc, #184]	@ (8006a80 <prvAddCurrentTaskToDelayedList+0xc4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069cc:	4b2d      	ldr	r3, [pc, #180]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	3304      	adds	r3, #4
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fe fad8 	bl	8004f88 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069de:	d124      	bne.n	8006a2a <prvAddCurrentTaskToDelayedList+0x6e>
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d021      	beq.n	8006a2a <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069e6:	4b28      	ldr	r3, [pc, #160]	@ (8006a88 <prvAddCurrentTaskToDelayedList+0xcc>)
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	613b      	str	r3, [r7, #16]
 80069ec:	4b25      	ldr	r3, [pc, #148]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	609a      	str	r2, [r3, #8]
 80069f4:	4b23      	ldr	r3, [pc, #140]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	6892      	ldr	r2, [r2, #8]
 80069fc:	60da      	str	r2, [r3, #12]
 80069fe:	4b21      	ldr	r3, [pc, #132]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	3204      	adds	r2, #4
 8006a08:	605a      	str	r2, [r3, #4]
 8006a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	1d1a      	adds	r2, r3, #4
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	609a      	str	r2, [r3, #8]
 8006a14:	4b1b      	ldr	r3, [pc, #108]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1b      	ldr	r2, [pc, #108]	@ (8006a88 <prvAddCurrentTaskToDelayedList+0xcc>)
 8006a1a:	615a      	str	r2, [r3, #20]
 8006a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006a88 <prvAddCurrentTaskToDelayedList+0xcc>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	3301      	adds	r3, #1
 8006a22:	4a19      	ldr	r2, [pc, #100]	@ (8006a88 <prvAddCurrentTaskToDelayedList+0xcc>)
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006a28:	e026      	b.n	8006a78 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4413      	add	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a32:	4b14      	ldr	r3, [pc, #80]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d209      	bcs.n	8006a56 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a42:	4b12      	ldr	r3, [pc, #72]	@ (8006a8c <prvAddCurrentTaskToDelayedList+0xd0>)
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	4b0f      	ldr	r3, [pc, #60]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	3304      	adds	r3, #4
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	4610      	mov	r0, r2
 8006a50:	f7fe fa61 	bl	8004f16 <vListInsert>
}
 8006a54:	e010      	b.n	8006a78 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a56:	4b0e      	ldr	r3, [pc, #56]	@ (8006a90 <prvAddCurrentTaskToDelayedList+0xd4>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	4619      	mov	r1, r3
 8006a62:	4610      	mov	r0, r2
 8006a64:	f7fe fa57 	bl	8004f16 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8006a68:	4b0a      	ldr	r3, [pc, #40]	@ (8006a94 <prvAddCurrentTaskToDelayedList+0xd8>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d202      	bcs.n	8006a78 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8006a72:	4a08      	ldr	r2, [pc, #32]	@ (8006a94 <prvAddCurrentTaskToDelayedList+0xd8>)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6013      	str	r3, [r2, #0]
}
 8006a78:	bf00      	nop
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	20000a94 	.word	0x20000a94
 8006a84:	200005bc 	.word	0x200005bc
 8006a88:	20000a7c 	.word	0x20000a7c
 8006a8c:	20000a4c 	.word	0x20000a4c
 8006a90:	20000a48 	.word	0x20000a48
 8006a94:	20000ab0 	.word	0x20000ab0

08006a98 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b088      	sub	sp, #32
 8006a9c:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8006aa2:	f000 fa5f 	bl	8006f64 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8006aa6:	4b18      	ldr	r3, [pc, #96]	@ (8006b08 <xTimerCreateTimerTask+0x70>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d020      	beq.n	8006af0 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006ab6:	463a      	mov	r2, r7
 8006ab8:	1d39      	adds	r1, r7, #4
 8006aba:	f107 0308 	add.w	r3, r7, #8
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7fe f9e2 	bl	8004e88 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	9202      	str	r2, [sp, #8]
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	2302      	movs	r3, #2
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	460a      	mov	r2, r1
 8006ad6:	490d      	ldr	r1, [pc, #52]	@ (8006b0c <xTimerCreateTimerTask+0x74>)
 8006ad8:	480d      	ldr	r0, [pc, #52]	@ (8006b10 <xTimerCreateTimerTask+0x78>)
 8006ada:	f7fe ffbb 	bl	8005a54 <xTaskCreateStatic>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8006b14 <xTimerCreateTimerTask+0x7c>)
 8006ae2:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b14 <xTimerCreateTimerTask+0x7c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8006aec:	2301      	movs	r3, #1
 8006aee:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d103      	bne.n	8006afe <xTimerCreateTimerTask+0x66>
 8006af6:	f000 fc8f 	bl	8007418 <ulSetInterruptMask>
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <xTimerCreateTimerTask+0x62>
        return xReturn;
 8006afe:	68fb      	ldr	r3, [r7, #12]
    }
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	20000aec 	.word	0x20000aec
 8006b0c:	080076a8 	.word	0x080076a8
 8006b10:	08006bbd 	.word	0x08006bbd
 8006b14:	20000af0 	.word	0x20000af0

08006b18 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006b24:	e008      	b.n	8006b38 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6a1b      	ldr	r3, [r3, #32]
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	699a      	ldr	r2, [r3, #24]
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	18d1      	adds	r1, r2, r3
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 f8d7 	bl	8006cf8 <prvInsertTimerInActiveList>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1ea      	bne.n	8006b26 <prvReloadTimer+0xe>
        }
    }
 8006b50:	bf00      	nop
 8006b52:	bf00      	nop
 8006b54:	3710      	adds	r7, #16
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
	...

08006b5c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b66:	4b14      	ldr	r3, [pc, #80]	@ (8006bb8 <prvProcessExpiredTimer+0x5c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	3304      	adds	r3, #4
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7fe fa07 	bl	8004f88 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b80:	f003 0304 	and.w	r3, r3, #4
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d005      	beq.n	8006b94 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	6879      	ldr	r1, [r7, #4]
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f7ff ffc3 	bl	8006b18 <prvReloadTimer>
 8006b92:	e008      	b.n	8006ba6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b9a:	f023 0301 	bic.w	r3, r3, #1
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	4798      	blx	r3
    }
 8006bae:	bf00      	nop
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	20000ae4 	.word	0x20000ae4

08006bbc <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bc4:	f107 0308 	add.w	r3, r7, #8
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 f851 	bl	8006c70 <prvGetNextExpireTime>
 8006bce:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 f805 	bl	8006be4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8006bda:	f000 f8cf 	bl	8006d7c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bde:	bf00      	nop
 8006be0:	e7f0      	b.n	8006bc4 <prvTimerTask+0x8>
	...

08006be4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006bee:	f7ff f95d 	bl	8005eac <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006bf2:	f107 0308 	add.w	r3, r7, #8
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f000 f85e 	bl	8006cb8 <prvSampleTimeNow>
 8006bfc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d12a      	bne.n	8006c5a <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d10a      	bne.n	8006c20 <prvProcessTimerOrBlockTask+0x3c>
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d806      	bhi.n	8006c20 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006c12:	f7ff f959 	bl	8005ec8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006c16:	68f9      	ldr	r1, [r7, #12]
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f7ff ff9f 	bl	8006b5c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006c1e:	e01e      	b.n	8006c5e <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d008      	beq.n	8006c38 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c26:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <prvProcessTimerOrBlockTask+0x84>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <prvProcessTimerOrBlockTask+0x50>
 8006c30:	2301      	movs	r3, #1
 8006c32:	e000      	b.n	8006c36 <prvProcessTimerOrBlockTask+0x52>
 8006c34:	2300      	movs	r3, #0
 8006c36:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c38:	4b0c      	ldr	r3, [pc, #48]	@ (8006c6c <prvProcessTimerOrBlockTask+0x88>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	683a      	ldr	r2, [r7, #0]
 8006c44:	4619      	mov	r1, r3
 8006c46:	f7fe fed1 	bl	80059ec <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006c4a:	f7ff f93d 	bl	8005ec8 <xTaskResumeAll>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d104      	bne.n	8006c5e <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8006c54:	f000 fa06 	bl	8007064 <vPortYield>
    }
 8006c58:	e001      	b.n	8006c5e <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8006c5a:	f7ff f935 	bl	8005ec8 <xTaskResumeAll>
    }
 8006c5e:	bf00      	nop
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	20000ae8 	.word	0x20000ae8
 8006c6c:	20000aec 	.word	0x20000aec

08006c70 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c78:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb4 <prvGetNextExpireTime+0x44>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <prvGetNextExpireTime+0x16>
 8006c82:	2201      	movs	r2, #1
 8006c84:	e000      	b.n	8006c88 <prvGetNextExpireTime+0x18>
 8006c86:	2200      	movs	r2, #0
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d105      	bne.n	8006ca0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c94:	4b07      	ldr	r3, [pc, #28]	@ (8006cb4 <prvGetNextExpireTime+0x44>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e001      	b.n	8006ca4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
    }
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	20000ae4 	.word	0x20000ae4

08006cb8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8006cc0:	f7ff f9f0 	bl	80060a4 <xTaskGetTickCount>
 8006cc4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <prvSampleTimeNow+0x3c>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d205      	bcs.n	8006cdc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006cd0:	f000 f922 	bl	8006f18 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]
 8006cda:	e002      	b.n	8006ce2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006ce2:	4a04      	ldr	r2, [pc, #16]	@ (8006cf4 <prvSampleTimeNow+0x3c>)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
    }
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	20000af4 	.word	0x20000af4

08006cf8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006d06:	2300      	movs	r3, #0
 8006d08:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d812      	bhi.n	8006d44 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	1ad2      	subs	r2, r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d302      	bcc.n	8006d32 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	617b      	str	r3, [r7, #20]
 8006d30:	e01b      	b.n	8006d6a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d32:	4b10      	ldr	r3, [pc, #64]	@ (8006d74 <prvInsertTimerInActiveList+0x7c>)
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	3304      	adds	r3, #4
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	4610      	mov	r0, r2
 8006d3e:	f7fe f8ea 	bl	8004f16 <vListInsert>
 8006d42:	e012      	b.n	8006d6a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d206      	bcs.n	8006d5a <prvInsertTimerInActiveList+0x62>
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d302      	bcc.n	8006d5a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006d54:	2301      	movs	r3, #1
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	e007      	b.n	8006d6a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d5a:	4b07      	ldr	r3, [pc, #28]	@ (8006d78 <prvInsertTimerInActiveList+0x80>)
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3304      	adds	r3, #4
 8006d62:	4619      	mov	r1, r3
 8006d64:	4610      	mov	r0, r2
 8006d66:	f7fe f8d6 	bl	8004f16 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006d6a:	697b      	ldr	r3, [r7, #20]
    }
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	20000ae8 	.word	0x20000ae8
 8006d78:	20000ae4 	.word	0x20000ae4

08006d7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b088      	sub	sp, #32
 8006d80:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d82:	e0b7      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	da11      	bge.n	8006dae <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d8a:	1d3b      	adds	r3, r7, #4
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d103      	bne.n	8006d9e <prvProcessReceivedCommands+0x22>
 8006d96:	f000 fb3f 	bl	8007418 <ulSetInterruptMask>
 8006d9a:	bf00      	nop
 8006d9c:	e7fd      	b.n	8006d9a <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	6850      	ldr	r0, [r2, #4]
 8006da6:	69fa      	ldr	r2, [r7, #28]
 8006da8:	6892      	ldr	r2, [r2, #8]
 8006daa:	4611      	mov	r1, r2
 8006dac:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f2c0 809f 	blt.w	8006ef4 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d004      	beq.n	8006dcc <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fe f8de 	bl	8004f88 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006dcc:	463b      	mov	r3, r7
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff ff72 	bl	8006cb8 <prvSampleTimeNow>
 8006dd4:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	2b08      	cmp	r3, #8
 8006ddc:	f200 8087 	bhi.w	8006eee <prvProcessReceivedCommands+0x172>
 8006de0:	a201      	add	r2, pc, #4	@ (adr r2, 8006de8 <prvProcessReceivedCommands+0x6c>)
 8006de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de6:	bf00      	nop
 8006de8:	08006e0d 	.word	0x08006e0d
 8006dec:	08006e0d 	.word	0x08006e0d
 8006df0:	08006e75 	.word	0x08006e75
 8006df4:	08006e89 	.word	0x08006e89
 8006df8:	08006ec5 	.word	0x08006ec5
 8006dfc:	08006e0d 	.word	0x08006e0d
 8006e00:	08006e0d 	.word	0x08006e0d
 8006e04:	08006e75 	.word	0x08006e75
 8006e08:	08006e89 	.word	0x08006e89
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e12:	f043 0301 	orr.w	r3, r3, #1
 8006e16:	b2da      	uxtb	r2, r3
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	18d1      	adds	r1, r2, r3
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	69b8      	ldr	r0, [r7, #24]
 8006e2c:	f7ff ff64 	bl	8006cf8 <prvInsertTimerInActiveList>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d05d      	beq.n	8006ef2 <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d009      	beq.n	8006e58 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	69b8      	ldr	r0, [r7, #24]
 8006e52:	f7ff fe61 	bl	8006b18 <prvReloadTimer>
 8006e56:	e008      	b.n	8006e6a <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e5e:	f023 0301 	bic.w	r3, r3, #1
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	69b8      	ldr	r0, [r7, #24]
 8006e70:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006e72:	e03e      	b.n	8006ef2 <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e7a:	f023 0301 	bic.w	r3, r3, #1
 8006e7e:	b2da      	uxtb	r2, r3
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006e86:	e035      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e8e:	f043 0301 	orr.w	r3, r3, #1
 8006e92:	b2da      	uxtb	r2, r3
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	69bb      	ldr	r3, [r7, #24]
 8006e9e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d103      	bne.n	8006eb0 <prvProcessReceivedCommands+0x134>
 8006ea8:	f000 fab6 	bl	8007418 <ulSetInterruptMask>
 8006eac:	bf00      	nop
 8006eae:	e7fd      	b.n	8006eac <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	699a      	ldr	r2, [r3, #24]
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	18d1      	adds	r1, r2, r3
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	69b8      	ldr	r0, [r7, #24]
 8006ebe:	f7ff ff1b 	bl	8006cf8 <prvInsertTimerInActiveList>
                        break;
 8006ec2:	e017      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d103      	bne.n	8006eda <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8006ed2:	69b8      	ldr	r0, [r7, #24]
 8006ed4:	f000 fb52 	bl	800757c <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006ed8:	e00c      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ee0:	f023 0301 	bic.w	r3, r3, #1
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006eec:	e002      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006eee:	bf00      	nop
 8006ef0:	e000      	b.n	8006ef4 <prvProcessReceivedCommands+0x178>
                        break;
 8006ef2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ef4:	4b07      	ldr	r3, [pc, #28]	@ (8006f14 <prvProcessReceivedCommands+0x198>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	1d39      	adds	r1, r7, #4
 8006efa:	2200      	movs	r2, #0
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fe faf0 	bl	80054e2 <xQueueReceive>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f47f af3d 	bne.w	8006d84 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8006f0a:	bf00      	nop
 8006f0c:	bf00      	nop
 8006f0e:	3720      	adds	r7, #32
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	20000aec 	.word	0x20000aec

08006f18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f1e:	e009      	b.n	8006f34 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f20:	4b0e      	ldr	r3, [pc, #56]	@ (8006f5c <prvSwitchTimerLists+0x44>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006f2a:	f04f 31ff 	mov.w	r1, #4294967295
 8006f2e:	6838      	ldr	r0, [r7, #0]
 8006f30:	f7ff fe14 	bl	8006b5c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f34:	4b09      	ldr	r3, [pc, #36]	@ (8006f5c <prvSwitchTimerLists+0x44>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1f0      	bne.n	8006f20 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006f3e:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <prvSwitchTimerLists+0x44>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006f44:	4b06      	ldr	r3, [pc, #24]	@ (8006f60 <prvSwitchTimerLists+0x48>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a04      	ldr	r2, [pc, #16]	@ (8006f5c <prvSwitchTimerLists+0x44>)
 8006f4a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006f4c:	4a04      	ldr	r2, [pc, #16]	@ (8006f60 <prvSwitchTimerLists+0x48>)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6013      	str	r3, [r2, #0]
    }
 8006f52:	bf00      	nop
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000ae4 	.word	0x20000ae4
 8006f60:	20000ae8 	.word	0x20000ae8

08006f64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006f6a:	f000 f88d 	bl	8007088 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006f6e:	4b15      	ldr	r3, [pc, #84]	@ (8006fc4 <prvCheckForValidListAndQueue+0x60>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d120      	bne.n	8006fb8 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8006f76:	4814      	ldr	r0, [pc, #80]	@ (8006fc8 <prvCheckForValidListAndQueue+0x64>)
 8006f78:	f7fd ffa0 	bl	8004ebc <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006f7c:	4813      	ldr	r0, [pc, #76]	@ (8006fcc <prvCheckForValidListAndQueue+0x68>)
 8006f7e:	f7fd ff9d 	bl	8004ebc <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006f82:	4b13      	ldr	r3, [pc, #76]	@ (8006fd0 <prvCheckForValidListAndQueue+0x6c>)
 8006f84:	4a10      	ldr	r2, [pc, #64]	@ (8006fc8 <prvCheckForValidListAndQueue+0x64>)
 8006f86:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006f88:	4b12      	ldr	r3, [pc, #72]	@ (8006fd4 <prvCheckForValidListAndQueue+0x70>)
 8006f8a:	4a10      	ldr	r2, [pc, #64]	@ (8006fcc <prvCheckForValidListAndQueue+0x68>)
 8006f8c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f8e:	2300      	movs	r3, #0
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	4b11      	ldr	r3, [pc, #68]	@ (8006fd8 <prvCheckForValidListAndQueue+0x74>)
 8006f94:	4a11      	ldr	r2, [pc, #68]	@ (8006fdc <prvCheckForValidListAndQueue+0x78>)
 8006f96:	2110      	movs	r1, #16
 8006f98:	200a      	movs	r0, #10
 8006f9a:	f7fe f898 	bl	80050ce <xQueueGenericCreateStatic>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	4a08      	ldr	r2, [pc, #32]	@ (8006fc4 <prvCheckForValidListAndQueue+0x60>)
 8006fa2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006fa4:	4b07      	ldr	r3, [pc, #28]	@ (8006fc4 <prvCheckForValidListAndQueue+0x60>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006fac:	4b05      	ldr	r3, [pc, #20]	@ (8006fc4 <prvCheckForValidListAndQueue+0x60>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	490b      	ldr	r1, [pc, #44]	@ (8006fe0 <prvCheckForValidListAndQueue+0x7c>)
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fe fcd4 	bl	8005960 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006fb8:	f000 f878 	bl	80070ac <vPortExitCritical>
    }
 8006fbc:	bf00      	nop
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	20000aec 	.word	0x20000aec
 8006fc8:	20000abc 	.word	0x20000abc
 8006fcc:	20000ad0 	.word	0x20000ad0
 8006fd0:	20000ae4 	.word	0x20000ae4
 8006fd4:	20000ae8 	.word	0x20000ae8
 8006fd8:	20000b98 	.word	0x20000b98
 8006fdc:	20000af8 	.word	0x20000af8
 8006fe0:	080076b0 	.word	0x080076b0

08006fe4 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8007018 <vPortSetupTimerInterrupt+0x34>)
 8006fea:	2200      	movs	r2, #0
 8006fec:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fee:	4b0b      	ldr	r3, [pc, #44]	@ (800701c <vPortSetupTimerInterrupt+0x38>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8007020 <vPortSetupTimerInterrupt+0x3c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8007024 <vPortSetupTimerInterrupt+0x40>)
 8006ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8006ffe:	099b      	lsrs	r3, r3, #6
 8007000:	4a09      	ldr	r2, [pc, #36]	@ (8007028 <vPortSetupTimerInterrupt+0x44>)
 8007002:	3b01      	subs	r3, #1
 8007004:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8007006:	4b04      	ldr	r3, [pc, #16]	@ (8007018 <vPortSetupTimerInterrupt+0x34>)
 8007008:	2207      	movs	r2, #7
 800700a:	601a      	str	r2, [r3, #0]
}
 800700c:	bf00      	nop
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	e000e010 	.word	0xe000e010
 800701c:	e000e018 	.word	0xe000e018
 8007020:	20000000 	.word	0x20000000
 8007024:	10624dd3 	.word	0x10624dd3
 8007028:	e000e014 	.word	0xe000e014

0800702c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8007032:	2300      	movs	r3, #0
 8007034:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8007036:	4b0a      	ldr	r3, [pc, #40]	@ (8007060 <prvTaskExitError+0x34>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703e:	d003      	beq.n	8007048 <prvTaskExitError+0x1c>
 8007040:	f000 f9ea 	bl	8007418 <ulSetInterruptMask>
 8007044:	bf00      	nop
 8007046:	e7fd      	b.n	8007044 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8007048:	f000 f9e6 	bl	8007418 <ulSetInterruptMask>

    while( ulDummy == 0 )
 800704c:	bf00      	nop
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d0fc      	beq.n	800704e <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	2000000c 	.word	0x2000000c

08007064 <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8007064:	b480      	push	{r7}
 8007066:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007068:	4b06      	ldr	r3, [pc, #24]	@ (8007084 <vPortYield+0x20>)
 800706a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800706e:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8007070:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8007074:	f3bf 8f6f 	isb	sy
}
 8007078:	bf00      	nop
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	e000ed04 	.word	0xe000ed04

08007088 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800708c:	f000 f9c4 	bl	8007418 <ulSetInterruptMask>
    ulCriticalNesting++;
 8007090:	4b05      	ldr	r3, [pc, #20]	@ (80070a8 <vPortEnterCritical+0x20>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	3301      	adds	r3, #1
 8007096:	4a04      	ldr	r2, [pc, #16]	@ (80070a8 <vPortEnterCritical+0x20>)
 8007098:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 800709a:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 800709e:	f3bf 8f6f 	isb	sy
}
 80070a2:	bf00      	nop
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	2000000c 	.word	0x2000000c

080070ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 80070b0:	4b0a      	ldr	r3, [pc, #40]	@ (80070dc <vPortExitCritical+0x30>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d103      	bne.n	80070c0 <vPortExitCritical+0x14>
 80070b8:	f000 f9ae 	bl	8007418 <ulSetInterruptMask>
 80070bc:	bf00      	nop
 80070be:	e7fd      	b.n	80070bc <vPortExitCritical+0x10>
    ulCriticalNesting--;
 80070c0:	4b06      	ldr	r3, [pc, #24]	@ (80070dc <vPortExitCritical+0x30>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	3b01      	subs	r3, #1
 80070c6:	4a05      	ldr	r2, [pc, #20]	@ (80070dc <vPortExitCritical+0x30>)
 80070c8:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 80070ca:	4b04      	ldr	r3, [pc, #16]	@ (80070dc <vPortExitCritical+0x30>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 80070d2:	2000      	movs	r0, #0
 80070d4:	f000 f9ad 	bl	8007432 <vClearInterruptMask>
    }
}
 80070d8:	bf00      	nop
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	2000000c 	.word	0x2000000c

080070e0 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80070e6:	f000 f997 	bl	8007418 <ulSetInterruptMask>
 80070ea:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80070ec:	f7fe fff6 	bl	80060dc <xTaskIncrementTick>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d003      	beq.n	80070fe <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80070f6:	4b05      	ldr	r3, [pc, #20]	@ (800710c <xPortSysTickHandler+0x2c>)
 80070f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070fc:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f997 	bl	8007432 <vClearInterruptMask>
}
 8007104:	bf00      	nop
 8007106:	3708      	adds	r7, #8
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	e000ed04 	.word	0xe000ed04

08007110 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	3b02      	subs	r3, #2
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8007126:	7afb      	ldrb	r3, [r7, #11]
 8007128:	2b66      	cmp	r3, #102	@ 0x66
 800712a:	d102      	bne.n	8007132 <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 800712c:	f000 f940 	bl	80073b0 <vRestoreContextOfFirstTask>
            break;
 8007130:	e003      	b.n	800713a <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8007132:	f000 f971 	bl	8007418 <ulSetInterruptMask>
 8007136:	bf00      	nop
 8007138:	e7fd      	b.n	8007136 <vPortSVCHandler_C+0x26>
    }
}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
	...

08007144 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	3b04      	subs	r3, #4
 8007156:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800715e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	3b04      	subs	r3, #4
 8007164:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	3b04      	subs	r3, #4
 8007170:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8007172:	4a38      	ldr	r2, [pc, #224]	@ (8007254 <pxPortInitialiseStack+0x110>)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	3b04      	subs	r3, #4
 800717c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8007184:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	3b04      	subs	r3, #4
 800718a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8007192:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	3b04      	subs	r3, #4
 8007198:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 80071a0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	3b04      	subs	r3, #4
 80071a6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80071ae:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	3b04      	subs	r3, #4
 80071b4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	3b04      	subs	r3, #4
 80071c0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 80071c8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	3b04      	subs	r3, #4
 80071ce:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 80071d6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3b04      	subs	r3, #4
 80071dc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 80071e4:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	3b04      	subs	r3, #4
 80071ea:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 80071f2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3b04      	subs	r3, #4
 80071f8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8007200:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	3b04      	subs	r3, #4
 8007206:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 800720e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	3b04      	subs	r3, #4
 8007214:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 800721c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3b04      	subs	r3, #4
 8007222:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 800722a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	3b04      	subs	r3, #4
 8007230:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8007238:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	3b04      	subs	r3, #4
 800723e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 8007246:	68fb      	ldr	r3, [r7, #12]
    }
 8007248:	4618      	mov	r0, r3
 800724a:	3714      	adds	r7, #20
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr
 8007254:	0800702d 	.word	0x0800702d

08007258 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800725e:	2300      	movs	r3, #0
 8007260:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 8007262:	4b35      	ldr	r3, [pc, #212]	@ (8007338 <xPortStartScheduler+0xe0>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8007268:	4b33      	ldr	r3, [pc, #204]	@ (8007338 <xPortStartScheduler+0xe0>)
 800726a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800726e:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8007270:	4b31      	ldr	r3, [pc, #196]	@ (8007338 <xPortStartScheduler+0xe0>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	0e1b      	lsrs	r3, r3, #24
 8007276:	b2db      	uxtb	r3, r3
 8007278:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800727a:	79fb      	ldrb	r3, [r7, #7]
 800727c:	b2db      	uxtb	r3, r3
 800727e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007282:	b2da      	uxtb	r2, r3
 8007284:	4b2d      	ldr	r3, [pc, #180]	@ (800733c <xPortStartScheduler+0xe4>)
 8007286:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8007288:	4b2c      	ldr	r3, [pc, #176]	@ (800733c <xPortStartScheduler+0xe4>)
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d103      	bne.n	8007298 <xPortStartScheduler+0x40>
 8007290:	f000 f8c2 	bl	8007418 <ulSetInterruptMask>
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8007298:	79fb      	ldrb	r3, [r7, #7]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	43db      	mvns	r3, r3
 800729e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00b      	beq.n	80072be <xPortStartScheduler+0x66>
 80072a6:	f000 f8b7 	bl	8007418 <ulSetInterruptMask>
 80072aa:	bf00      	nop
 80072ac:	e7fd      	b.n	80072aa <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	3301      	adds	r3, #1
 80072b2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80072b4:	79fb      	ldrb	r3, [r7, #7]
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072be:	79fb      	ldrb	r3, [r7, #7]
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072c6:	2b80      	cmp	r3, #128	@ 0x80
 80072c8:	d0f1      	beq.n	80072ae <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d103      	bne.n	80072d8 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80072d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	e004      	b.n	80072e2 <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f1c3 0307 	rsb	r3, r3, #7
 80072de:	4a18      	ldr	r2, [pc, #96]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072e0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80072e2:	4b17      	ldr	r3, [pc, #92]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	021b      	lsls	r3, r3, #8
 80072e8:	4a15      	ldr	r2, [pc, #84]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072ea:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80072ec:	4b14      	ldr	r3, [pc, #80]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80072f4:	4a12      	ldr	r2, [pc, #72]	@ (8007340 <xPortStartScheduler+0xe8>)
 80072f6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 80072f8:	4a0f      	ldr	r2, [pc, #60]	@ (8007338 <xPortStartScheduler+0xe0>)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80072fe:	4b11      	ldr	r3, [pc, #68]	@ (8007344 <xPortStartScheduler+0xec>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a10      	ldr	r2, [pc, #64]	@ (8007344 <xPortStartScheduler+0xec>)
 8007304:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007308:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800730a:	4b0e      	ldr	r3, [pc, #56]	@ (8007344 <xPortStartScheduler+0xec>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a0d      	ldr	r2, [pc, #52]	@ (8007344 <xPortStartScheduler+0xec>)
 8007310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007314:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007316:	f7ff fe65 	bl	8006fe4 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 800731a:	4b0b      	ldr	r3, [pc, #44]	@ (8007348 <xPortStartScheduler+0xf0>)
 800731c:	2200      	movs	r2, #0
 800731e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8007320:	f000 f866 	bl	80073f0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007324:	f7fe ffea 	bl	80062fc <vTaskSwitchContext>
    prvTaskExitError();
 8007328:	f7ff fe80 	bl	800702c <prvTaskExitError>

    /* Should not get here. */
    return 0;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	e000ed1c 	.word	0xe000ed1c
 800733c:	20000be8 	.word	0x20000be8
 8007340:	20000bec 	.word	0x20000bec
 8007344:	e000ed20 	.word	0xe000ed20
 8007348:	2000000c 	.word	0x2000000c

0800734c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007352:	f3ef 8305 	mrs	r3, IPSR
 8007356:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b0f      	cmp	r3, #15
 800735c:	d90d      	bls.n	800737a <vPortValidateInterruptPriority+0x2e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800735e:	4a0f      	ldr	r2, [pc, #60]	@ (800739c <vPortValidateInterruptPriority+0x50>)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4413      	add	r3, r2
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007368:	4b0d      	ldr	r3, [pc, #52]	@ (80073a0 <vPortValidateInterruptPriority+0x54>)
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	78fa      	ldrb	r2, [r7, #3]
 800736e:	429a      	cmp	r2, r3
 8007370:	d203      	bcs.n	800737a <vPortValidateInterruptPriority+0x2e>
 8007372:	f000 f851 	bl	8007418 <ulSetInterruptMask>
 8007376:	bf00      	nop
 8007378:	e7fd      	b.n	8007376 <vPortValidateInterruptPriority+0x2a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800737a:	4b0a      	ldr	r3, [pc, #40]	@ (80073a4 <vPortValidateInterruptPriority+0x58>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007382:	4b09      	ldr	r3, [pc, #36]	@ (80073a8 <vPortValidateInterruptPriority+0x5c>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	429a      	cmp	r2, r3
 8007388:	d903      	bls.n	8007392 <vPortValidateInterruptPriority+0x46>
 800738a:	f000 f845 	bl	8007418 <ulSetInterruptMask>
 800738e:	bf00      	nop
 8007390:	e7fd      	b.n	800738e <vPortValidateInterruptPriority+0x42>
    }
 8007392:	bf00      	nop
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	e000e3f0 	.word	0xe000e3f0
 80073a0:	20000be8 	.word	0x20000be8
 80073a4:	e000ed0c 	.word	0xe000ed0c
 80073a8:	20000bec 	.word	0x20000bec
 80073ac:	00000000 	.word	0x00000000

080073b0 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80073b0:	4a0b      	ldr	r2, [pc, #44]	@ (80073e0 <pxCurrentTCBConst2>)
 80073b2:	6811      	ldr	r1, [r2, #0]
 80073b4:	6808      	ldr	r0, [r1, #0]
 80073b6:	c806      	ldmia	r0!, {r1, r2}
 80073b8:	f381 880b 	msr	PSPLIM, r1
 80073bc:	2102      	movs	r1, #2
 80073be:	f381 8814 	msr	CONTROL, r1
 80073c2:	3020      	adds	r0, #32
 80073c4:	f380 8809 	msr	PSP, r0
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f04f 0000 	mov.w	r0, #0
 80073d0:	f380 8811 	msr	BASEPRI, r0
 80073d4:	4710      	bx	r2
 80073d6:	bf00      	nop
 80073d8:	f3af 8000 	nop.w
 80073dc:	f3af 8000 	nop.w

080073e0 <pxCurrentTCBConst2>:
 80073e0:	200005bc 	.word	0x200005bc
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
	...

080073f0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80073f0:	4807      	ldr	r0, [pc, #28]	@ (8007410 <xVTORConst>)
 80073f2:	6800      	ldr	r0, [r0, #0]
 80073f4:	6800      	ldr	r0, [r0, #0]
 80073f6:	f380 8808 	msr	MSP, r0
 80073fa:	b662      	cpsie	i
 80073fc:	b661      	cpsie	f
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	f3bf 8f6f 	isb	sy
 8007406:	df66      	svc	102	@ 0x66
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	f3af 8000 	nop.w

08007410 <xVTORConst>:
 8007410:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8007414:	bf00      	nop
 8007416:	bf00      	nop

08007418 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007418:	f3ef 8011 	mrs	r0, BASEPRI
 800741c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8007420:	f381 8811 	msr	BASEPRI, r1
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800742e:	bf00      	nop
 8007430:	4618      	mov	r0, r3

08007432 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007432:	f380 8811 	msr	BASEPRI, r0
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8007440:	bf00      	nop
	...

08007450 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8007450:	f3ef 8009 	mrs	r0, PSP
 8007454:	f3ef 820b 	mrs	r2, PSPLIM
 8007458:	4673      	mov	r3, lr
 800745a:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800745e:	4a10      	ldr	r2, [pc, #64]	@ (80074a0 <pxCurrentTCBConst>)
 8007460:	6811      	ldr	r1, [r2, #0]
 8007462:	6008      	str	r0, [r1, #0]
 8007464:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007468:	f380 8811 	msr	BASEPRI, r0
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f7fe ff42 	bl	80062fc <vTaskSwitchContext>
 8007478:	f04f 0000 	mov.w	r0, #0
 800747c:	f380 8811 	msr	BASEPRI, r0
 8007480:	4a07      	ldr	r2, [pc, #28]	@ (80074a0 <pxCurrentTCBConst>)
 8007482:	6811      	ldr	r1, [r2, #0]
 8007484:	6808      	ldr	r0, [r1, #0]
 8007486:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800748a:	f382 880b 	msr	PSPLIM, r2
 800748e:	f380 8809 	msr	PSP, r0
 8007492:	4718      	bx	r3
 8007494:	f3af 8000 	nop.w
 8007498:	f3af 8000 	nop.w
 800749c:	f3af 8000 	nop.w

080074a0 <pxCurrentTCBConst>:
 80074a0:	200005bc 	.word	0x200005bc
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
	...

080074b0 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80074b0:	f01e 0f04 	tst.w	lr, #4
 80074b4:	bf0c      	ite	eq
 80074b6:	f3ef 8008 	mrseq	r0, MSP
 80074ba:	f3ef 8009 	mrsne	r0, PSP
 80074be:	4904      	ldr	r1, [pc, #16]	@ (80074d0 <svchandler_address_const>)
 80074c0:	4708      	bx	r1
 80074c2:	bf00      	nop
 80074c4:	f3af 8000 	nop.w
 80074c8:	f3af 8000 	nop.w
 80074cc:	f3af 8000 	nop.w

080074d0 <svchandler_address_const>:
 80074d0:	08007111 	.word	0x08007111
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 80074d4:	bf00      	nop
 80074d6:	bf00      	nop

080074d8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 80074e0:	2300      	movs	r3, #0
 80074e2:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f003 0307 	and.w	r3, r3, #7
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00e      	beq.n	800750c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f023 0307 	bic.w	r3, r3, #7
 80074f4:	3308      	adds	r3, #8
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d205      	bcs.n	8007508 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f023 0307 	bic.w	r3, r3, #7
 8007502:	3308      	adds	r3, #8
 8007504:	607b      	str	r3, [r7, #4]
 8007506:	e001      	b.n	800750c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8007508:	2300      	movs	r3, #0
 800750a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 800750c:	f7fe fcce 	bl	8005eac <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8007510:	4b17      	ldr	r3, [pc, #92]	@ (8007570 <pvPortMalloc+0x98>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d105      	bne.n	8007524 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8007518:	4b16      	ldr	r3, [pc, #88]	@ (8007574 <pvPortMalloc+0x9c>)
 800751a:	f023 0307 	bic.w	r3, r3, #7
 800751e:	461a      	mov	r2, r3
 8007520:	4b13      	ldr	r3, [pc, #76]	@ (8007570 <pvPortMalloc+0x98>)
 8007522:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d01b      	beq.n	8007562 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800752a:	4b13      	ldr	r3, [pc, #76]	@ (8007578 <pvPortMalloc+0xa0>)
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8007532:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 8007536:	4293      	cmp	r3, r2
 8007538:	d813      	bhi.n	8007562 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 800753a:	4b0f      	ldr	r3, [pc, #60]	@ (8007578 <pvPortMalloc+0xa0>)
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	441a      	add	r2, r3
 8007542:	4b0d      	ldr	r3, [pc, #52]	@ (8007578 <pvPortMalloc+0xa0>)
 8007544:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8007546:	429a      	cmp	r2, r3
 8007548:	d90b      	bls.n	8007562 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 800754a:	4b09      	ldr	r3, [pc, #36]	@ (8007570 <pvPortMalloc+0x98>)
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	4b0a      	ldr	r3, [pc, #40]	@ (8007578 <pvPortMalloc+0xa0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4413      	add	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8007556:	4b08      	ldr	r3, [pc, #32]	@ (8007578 <pvPortMalloc+0xa0>)
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4413      	add	r3, r2
 800755e:	4a06      	ldr	r2, [pc, #24]	@ (8007578 <pvPortMalloc+0xa0>)
 8007560:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007562:	f7fe fcb1 	bl	8005ec8 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8007566:	68fb      	ldr	r3, [r7, #12]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	20002bf4 	.word	0x20002bf4
 8007574:	20000bf7 	.word	0x20000bf7
 8007578:	20002bf0 	.word	0x20002bf0

0800757c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d003      	beq.n	8007592 <vPortFree+0x16>
 800758a:	f7ff ff45 	bl	8007418 <ulSetInterruptMask>
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <vPortFree+0x12>
}
 8007592:	bf00      	nop
 8007594:	3708      	adds	r7, #8
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <memset>:
 800759a:	4402      	add	r2, r0
 800759c:	4603      	mov	r3, r0
 800759e:	4293      	cmp	r3, r2
 80075a0:	d100      	bne.n	80075a4 <memset+0xa>
 80075a2:	4770      	bx	lr
 80075a4:	f803 1b01 	strb.w	r1, [r3], #1
 80075a8:	e7f9      	b.n	800759e <memset+0x4>
	...

080075ac <__libc_init_array>:
 80075ac:	b570      	push	{r4, r5, r6, lr}
 80075ae:	4d0d      	ldr	r5, [pc, #52]	@ (80075e4 <__libc_init_array+0x38>)
 80075b0:	2600      	movs	r6, #0
 80075b2:	4c0d      	ldr	r4, [pc, #52]	@ (80075e8 <__libc_init_array+0x3c>)
 80075b4:	1b64      	subs	r4, r4, r5
 80075b6:	10a4      	asrs	r4, r4, #2
 80075b8:	42a6      	cmp	r6, r4
 80075ba:	d109      	bne.n	80075d0 <__libc_init_array+0x24>
 80075bc:	4d0b      	ldr	r5, [pc, #44]	@ (80075ec <__libc_init_array+0x40>)
 80075be:	2600      	movs	r6, #0
 80075c0:	4c0b      	ldr	r4, [pc, #44]	@ (80075f0 <__libc_init_array+0x44>)
 80075c2:	f000 f825 	bl	8007610 <_init>
 80075c6:	1b64      	subs	r4, r4, r5
 80075c8:	10a4      	asrs	r4, r4, #2
 80075ca:	42a6      	cmp	r6, r4
 80075cc:	d105      	bne.n	80075da <__libc_init_array+0x2e>
 80075ce:	bd70      	pop	{r4, r5, r6, pc}
 80075d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80075d4:	3601      	adds	r6, #1
 80075d6:	4798      	blx	r3
 80075d8:	e7ee      	b.n	80075b8 <__libc_init_array+0xc>
 80075da:	f855 3b04 	ldr.w	r3, [r5], #4
 80075de:	3601      	adds	r6, #1
 80075e0:	4798      	blx	r3
 80075e2:	e7f2      	b.n	80075ca <__libc_init_array+0x1e>
 80075e4:	080077a8 	.word	0x080077a8
 80075e8:	080077a8 	.word	0x080077a8
 80075ec:	080077a8 	.word	0x080077a8
 80075f0:	080077ac 	.word	0x080077ac

080075f4 <memcpy>:
 80075f4:	440a      	add	r2, r1
 80075f6:	1e43      	subs	r3, r0, #1
 80075f8:	4291      	cmp	r1, r2
 80075fa:	d100      	bne.n	80075fe <memcpy+0xa>
 80075fc:	4770      	bx	lr
 80075fe:	b510      	push	{r4, lr}
 8007600:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007604:	4291      	cmp	r1, r2
 8007606:	f803 4f01 	strb.w	r4, [r3, #1]!
 800760a:	d1f9      	bne.n	8007600 <memcpy+0xc>
 800760c:	bd10      	pop	{r4, pc}
	...

08007610 <_init>:
 8007610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007612:	bf00      	nop
 8007614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007616:	bc08      	pop	{r3}
 8007618:	469e      	mov	lr, r3
 800761a:	4770      	bx	lr

0800761c <_fini>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	bf00      	nop
 8007620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007622:	bc08      	pop	{r3}
 8007624:	469e      	mov	lr, r3
 8007626:	4770      	bx	lr
