Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.24 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.24 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: diag_asm_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "diag_asm_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "diag_asm_1"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : diag_asm_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : diag_asm_1.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Facultate/1.2/Proiectare Logica/Lab/rec_sec_din_mealy)/diag_asm/diag_asm_1/diag_asm_1.vhd" in Library work.
Architecture behavioral of Entity diag_asm_1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <diag_asm_1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <diag_asm_1> in library <work> (Architecture <behavioral>).
Entity <diag_asm_1> analyzed. Unit <diag_asm_1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <diag_asm_1>.
    Related source file is "E:/Facultate/1.2/Proiectare Logica/Lab/rec_sec_din_mealy)/diag_asm/diag_asm_1/diag_asm_1.vhd".
    Found finite state machine <FSM_0> for signal <saStarePrezenta>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iINIT (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <diag_asm_1> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <saStarePrezenta> on signal <saStarePrezenta[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 a     | 00
 b     | 01
 c     | 10
-------------------
Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <diag_asm_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block diag_asm_1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : diag_asm_1.ngr
Top Level Output File Name         : diag_asm_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 7
#      INV                         : 1
#      LUT2                        : 2
#      LUT4                        : 4
# FlipFlops/Latches                : 2
#      FDC                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 4
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                       4  out of    768     0%  
 Number of Slice Flip Flops:             2  out of   1536     0%  
 Number of 4 input LUTs:                 7  out of   1536     0%  
 Number of IOs:                          7
 Number of bonded IOBs:                  7  out of     63    11%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+---------------------------+-------+
Control Signal                                           | Buffer(FF name)           | Load  |
---------------------------------------------------------+---------------------------+-------+
saStarePrezenta_Rst_inv(saStarePrezenta_Rst_inv1_INV_0:O)| NONE(saStarePrezenta_FFd2)| 2     |
---------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.459ns (Maximum Frequency: 406.669MHz)
   Minimum input arrival time before clock: 4.522ns
   Maximum output required time after clock: 8.972ns
   Maximum combinational path delay: 8.802ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            saStarePrezenta_FFd1 (FF)
  Destination:       saStarePrezenta_FFd2 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: saStarePrezenta_FFd1 to saStarePrezenta_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   0.985  saStarePrezenta_FFd1 (saStarePrezenta_FFd1)
     LUT4:I2->O            1   0.551   0.000  saStarePrezenta_FFd2-In (saStarePrezenta_FFd2-In)
     FDC:D                     0.203          saStarePrezenta_FFd2
    ----------------------------------------
    Total                      2.459ns (1.474ns logic, 0.985ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClk'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              4.522ns (Levels of Logic = 3)
  Source:            iYN (PAD)
  Destination:       saStarePrezenta_FFd2 (FF)
  Destination Clock: iClk rising

  Data Path: iYN to saStarePrezenta_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  iYN_IBUF (iYN_IBUF)
     LUT2:I0->O            1   0.551   1.140  saStarePrezenta_FFd2-In_SW0 (N7)
     LUT4:I0->O            1   0.551   0.000  saStarePrezenta_FFd2-In (saStarePrezenta_FFd2-In)
     FDC:D                     0.203          saStarePrezenta_FFd2
    ----------------------------------------
    Total                      4.522ns (2.126ns logic, 2.396ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              8.972ns (Levels of Logic = 2)
  Source:            saStarePrezenta_FFd1 (FF)
  Destination:       oC2 (PAD)
  Source Clock:      iClk rising

  Data Path: saStarePrezenta_FFd1 to oC2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  saStarePrezenta_FFd1 (saStarePrezenta_FFd1)
     LUT4:I0->O            1   0.551   0.801  oC21 (oC2_OBUF)
     OBUF:I->O                 5.644          oC2_OBUF (oC2)
    ----------------------------------------
    Total                      8.972ns (6.915ns logic, 2.057ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               8.802ns (Levels of Logic = 3)
  Source:            iYN (PAD)
  Destination:       oC2 (PAD)

  Data Path: iYN to oC2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.985  iYN_IBUF (iYN_IBUF)
     LUT4:I2->O            1   0.551   0.801  oC21 (oC2_OBUF)
     OBUF:I->O                 5.644          oC2_OBUF (oC2)
    ----------------------------------------
    Total                      8.802ns (7.016ns logic, 1.786ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
CPU : 2.85 / 3.11 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 162996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

