{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:50:02 2017 " "Info: Processing started: Sat Oct 14 14:50:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DI_1 " "Warning: Node \"DI_1\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "receive_order " "Warning: Node \"receive_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "46 " "Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~8 " "Info: Detected gated clock \"Equal0~8\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~7 " "Info: Detected gated clock \"Equal0~7\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~6 " "Info: Detected gated clock \"Equal0~6\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~5 " "Info: Detected gated clock \"Equal0~5\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~0 " "Info: Detected gated clock \"WideNor0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 58 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[31\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[31\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[31\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[30\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[30\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[30\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[29\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[29\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[29\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[28\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[28\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[28\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[27\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[27\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[27\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[26\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[26\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[26\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[25\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[25\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[25\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[24\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[24\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[24\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[23\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[23\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[23\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[22\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[22\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[22\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[21\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[21\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[21\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[20\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[20\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[20\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[19\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[19\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[19\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[18\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[18\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[18\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[17\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[17\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[17\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[16\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[16\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[16\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[15\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[15\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[14\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[14\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[13\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[13\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[12\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[12\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[11\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[11\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[10\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[10\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[9\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[9\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[8\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[8\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[7\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[7\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[6\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[6\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[5\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[5\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[4\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[4\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[3\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[3\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[2\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[2\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[1\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[1\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[0\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[0\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DI_1~1 " "Info: Detected gated clock \"DI_1~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DI_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register DI_1 register ADC0832:u1\|current_state.First_DI_Receive 57.16 MHz 17.496 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 57.16 MHz between source register \"DI_1\" and destination register \"ADC0832:u1\|current_state.First_DI_Receive\" (period= 17.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.873 ns + Longest register register " "Info: + Longest register to register delay is 0.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y4_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.369 ns) 0.873 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y4_N6 5 " "Info: 2: + IC(0.504 ns) + CELL(0.369 ns) = 0.873 ns; Loc. = LC_X10_Y4_N6; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 42.27 % ) " "Info: Total cell delay = 0.369 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.504 ns ( 57.73 % ) " "Info: Total interconnect delay = 0.504 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.504ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.667 ns - Smallest " "Info: - Smallest clock skew is -7.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y4_N6 5 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X10_Y4_N6; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 10.055 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 10.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[16\]~reg0 2 REG LC_X10_Y9_N0 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y9_N0; Fanout = 5; REG Node = 'CLKNUM\[16\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[16]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.571 ns) 4.457 ns Equal0~3 3 COMB LC_X7_Y9_N0 1 " "Info: 3: + IC(1.263 ns) + CELL(0.571 ns) = 4.457 ns; Loc. = LC_X7_Y9_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { CLKNUM[16]~reg0 Equal0~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.462 ns) 5.371 ns Equal0~4 4 COMB LC_X7_Y9_N8 1 " "Info: 4: + IC(0.452 ns) + CELL(0.462 ns) = 5.371 ns; Loc. = LC_X7_Y9_N8; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.462 ns) 6.881 ns Equal0~9 5 COMB LC_X11_Y9_N7 4 " "Info: 5: + IC(1.048 ns) + CELL(0.462 ns) = 6.881 ns; Loc. = LC_X11_Y9_N7; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.571 ns) 9.029 ns DI_1~1 6 COMB LC_X10_Y4_N4 1 " "Info: 6: + IC(1.577 ns) + CELL(0.571 ns) = 9.029 ns; Loc. = LC_X10_Y4_N4; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.571 ns) 10.055 ns DI_1 7 REG LC_X10_Y4_N8 7 " "Info: 7: + IC(0.455 ns) + CELL(0.571 ns) = 10.055 ns; Loc. = LC_X10_Y4_N8; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.173 ns ( 41.50 % ) " "Info: Total cell delay = 4.173 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.882 ns ( 58.50 % ) " "Info: Total interconnect delay = 5.882 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.577ns 0.455ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.571ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.577ns 0.455ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.571ns 0.571ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.504ns } { 0.000ns 0.369ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.577ns 0.455ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.571ns 0.571ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CLKNUM\[2\]~reg0 receive_order clk_1 4.305 ns " "Info: Found hold time violation between source  pin or register \"CLKNUM\[2\]~reg0\" and destination pin or register \"receive_order\" for clock \"clk_1\" (Hold time is 4.305 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.012 ns + Largest " "Info: + Largest clock skew is 7.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 9.400 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[16\]~reg0 2 REG LC_X10_Y9_N0 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y9_N0; Fanout = 5; REG Node = 'CLKNUM\[16\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[16]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.571 ns) 4.457 ns Equal0~3 3 COMB LC_X7_Y9_N0 1 " "Info: 3: + IC(1.263 ns) + CELL(0.571 ns) = 4.457 ns; Loc. = LC_X7_Y9_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { CLKNUM[16]~reg0 Equal0~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.462 ns) 5.371 ns Equal0~4 4 COMB LC_X7_Y9_N8 1 " "Info: 4: + IC(0.452 ns) + CELL(0.462 ns) = 5.371 ns; Loc. = LC_X7_Y9_N8; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.462 ns) 6.881 ns Equal0~9 5 COMB LC_X11_Y9_N7 4 " "Info: 5: + IC(1.048 ns) + CELL(0.462 ns) = 6.881 ns; Loc. = LC_X11_Y9_N7; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.125 ns) 8.211 ns WideNor0~0 6 COMB LC_X8_Y9_N2 1 " "Info: 6: + IC(1.205 ns) + CELL(0.125 ns) = 8.211 ns; Loc. = LC_X8_Y9_N2; Fanout = 1; COMB Node = 'WideNor0~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { Equal0~9 WideNor0~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.125 ns) 9.400 ns receive_order 7 REG LC_X5_Y9_N5 34 " "Info: 7: + IC(1.064 ns) + CELL(0.125 ns) = 9.400 ns; Loc. = LC_X5_Y9_N5; Fanout = 34; REG Node = 'receive_order'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { WideNor0~0 receive_order } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 34.90 % ) " "Info: Total cell delay = 3.281 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.119 ns ( 65.10 % ) " "Info: Total interconnect delay = 6.119 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 WideNor0~0 receive_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} WideNor0~0 {} receive_order {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.205ns 1.064ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns CLKNUM\[2\]~reg0 2 REG LC_X8_Y9_N6 8 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X8_Y9_N6; Fanout = 8; REG Node = 'CLKNUM\[2\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 CLKNUM[2]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[2]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[2]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 WideNor0~0 receive_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} WideNor0~0 {} receive_order {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.205ns 1.064ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[2]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[2]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.472 ns - Shortest register register " "Info: - Shortest register to register delay is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKNUM\[2\]~reg0 1 REG LC_X8_Y9_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N6; Fanout = 8; REG Node = 'CLKNUM\[2\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[2]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.125 ns) 0.942 ns DI_1~2 2 COMB LC_X8_Y9_N3 1 " "Info: 2: + IC(0.817 ns) + CELL(0.125 ns) = 0.942 ns; Loc. = LC_X8_Y9_N3; Fanout = 1; COMB Node = 'DI_1~2'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { CLKNUM[2]~reg0 DI_1~2 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.462 ns) 2.472 ns receive_order 3 REG LC_X5_Y9_N5 34 " "Info: 3: + IC(1.068 ns) + CELL(0.462 ns) = 2.472 ns; Loc. = LC_X5_Y9_N5; Fanout = 34; REG Node = 'receive_order'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { DI_1~2 receive_order } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.587 ns ( 23.75 % ) " "Info: Total cell delay = 0.587 ns ( 23.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 76.25 % ) " "Info: Total interconnect delay = 1.885 ns ( 76.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLKNUM[2]~reg0 DI_1~2 receive_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLKNUM[2]~reg0 {} DI_1~2 {} receive_order {} } { 0.000ns 0.817ns 1.068ns } { 0.000ns 0.125ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 WideNor0~0 receive_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} WideNor0~0 {} receive_order {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.205ns 1.064ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[2]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[2]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLKNUM[2]~reg0 DI_1~2 receive_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLKNUM[2]~reg0 {} DI_1~2 {} receive_order {} } { 0.000ns 0.817ns 1.068ns } { 0.000ns 0.125ns 0.462ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[4\] CH1_1\[0\] clk_1 1.713 ns register " "Info: tsu for register \"ADC0832:u1\|data\[4\]\" (data pin = \"CH1_1\[0\]\", clock pin = \"clk_1\") is 1.713 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.261 ns + Longest pin register " "Info: + Longest pin to register delay is 7.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH1_1\[0\] 1 PIN PIN_K13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K13; Fanout = 2; PIN Node = 'CH1_1\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.125 ns) 2.366 ns ADC0832:u1\|Add0~71 2 COMB LC_X9_Y4_N5 3 " "Info: 2: + IC(1.533 ns) + CELL(0.125 ns) = 2.366 ns; Loc. = LC_X9_Y4_N5; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~71'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CH1_1[0] ADC0832:u1|Add0~71 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.467 ns) 4.082 ns ADC0832:u1\|Add0~53 3 COMB LC_X8_Y6_N0 2 " "Info: 3: + IC(1.249 ns) + CELL(0.467 ns) = 4.082 ns; Loc. = LC_X8_Y6_N0; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~53'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { ADC0832:u1|Add0~71 ADC0832:u1|Add0~53 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.159 ns ADC0832:u1\|Add0~18 4 COMB LC_X8_Y6_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.159 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~18'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.236 ns ADC0832:u1\|Add0~11 5 COMB LC_X8_Y6_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.236 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~11'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.313 ns ADC0832:u1\|Add0~25 6 COMB LC_X8_Y6_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.313 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~25'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.822 ns ADC0832:u1\|Add0~44 7 COMB LC_X8_Y6_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 4.822 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~44'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.319 ns) 6.678 ns ADC0832:u1\|Add0~49 8 COMB LC_X9_Y4_N9 1 " "Info: 8: + IC(1.537 ns) + CELL(0.319 ns) = 6.678 ns; Loc. = LC_X9_Y4_N9; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~49'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 7.261 ns ADC0832:u1\|data\[4\] 9 REG LC_X9_Y4_N0 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 7.261 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'ADC0832:u1\|data\[4\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.484 ns ( 34.21 % ) " "Info: Total cell delay = 2.484 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 65.79 % ) " "Info: Total interconnect delay = 4.777 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { CH1_1[0] ADC0832:u1|Add0~71 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { CH1_1[0] {} CH1_1[0]~combout {} ADC0832:u1|Add0~71 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~44 {} ADC0832:u1|Add0~49 {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.533ns 1.249ns 0.000ns 0.000ns 0.000ns 0.000ns 1.537ns 0.458ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.077ns 0.077ns 0.077ns 0.509ns 0.319ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.378 ns + " "Info: + Micro setup delay of destination is 1.378 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.926 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 6.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y4_N7 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y4_N7; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.571 ns) 6.926 ns ADC0832:u1\|data\[4\] 3 REG LC_X9_Y4_N0 1 " "Info: 3: + IC(3.732 ns) + CELL(0.571 ns) = 6.926 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'ADC0832:u1\|data\[4\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.42 % ) " "Info: Total cell delay = 2.107 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 69.58 % ) " "Info: Total interconnect delay = 4.819 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.926 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.926 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.087ns 3.732ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { CH1_1[0] ADC0832:u1|Add0~71 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.261 ns" { CH1_1[0] {} CH1_1[0]~combout {} ADC0832:u1|Add0~71 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~44 {} ADC0832:u1|Add0~49 {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.533ns 1.249ns 0.000ns 0.000ns 0.000ns 0.000ns 1.537ns 0.458ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.077ns 0.077ns 0.077ns 0.509ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.926 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.926 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.087ns 3.732ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 DI_output DI_1 12.645 ns register " "Info: tco from clock \"clk_1\" to destination pin \"DI_output\" through register \"DI_1\" is 12.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 10.055 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 10.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[16\]~reg0 2 REG LC_X10_Y9_N0 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y9_N0; Fanout = 5; REG Node = 'CLKNUM\[16\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[16]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.571 ns) 4.457 ns Equal0~3 3 COMB LC_X7_Y9_N0 1 " "Info: 3: + IC(1.263 ns) + CELL(0.571 ns) = 4.457 ns; Loc. = LC_X7_Y9_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { CLKNUM[16]~reg0 Equal0~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.462 ns) 5.371 ns Equal0~4 4 COMB LC_X7_Y9_N8 1 " "Info: 4: + IC(0.452 ns) + CELL(0.462 ns) = 5.371 ns; Loc. = LC_X7_Y9_N8; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.462 ns) 6.881 ns Equal0~9 5 COMB LC_X11_Y9_N7 4 " "Info: 5: + IC(1.048 ns) + CELL(0.462 ns) = 6.881 ns; Loc. = LC_X11_Y9_N7; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.571 ns) 9.029 ns DI_1~1 6 COMB LC_X10_Y4_N4 1 " "Info: 6: + IC(1.577 ns) + CELL(0.571 ns) = 9.029 ns; Loc. = LC_X10_Y4_N4; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.571 ns) 10.055 ns DI_1 7 REG LC_X10_Y4_N8 7 " "Info: 7: + IC(0.455 ns) + CELL(0.571 ns) = 10.055 ns; Loc. = LC_X10_Y4_N8; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.173 ns ( 41.50 % ) " "Info: Total cell delay = 4.173 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.882 ns ( 58.50 % ) " "Info: Total interconnect delay = 5.882 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.577ns 0.455ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.571ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.590 ns + Longest register pin " "Info: + Longest register to pin delay is 2.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y4_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N8; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(1.454 ns) 2.590 ns DI_output 2 PIN PIN_R10 0 " "Info: 2: + IC(1.136 ns) + CELL(1.454 ns) = 2.590 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'DI_output'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DI_1 DI_output } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 56.14 % ) " "Info: Total cell delay = 1.454 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DI_1 DI_output } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.590 ns" { DI_1 {} DI_output {} } { 0.000ns 1.136ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "10.055 ns" { clk_1 CLKNUM[16]~reg0 Equal0~3 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "10.055 ns" { clk_1 {} clk_1~combout {} CLKNUM[16]~reg0 {} Equal0~3 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.263ns 0.452ns 1.048ns 1.577ns 0.455ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.462ns 0.462ns 0.571ns 0.571ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DI_1 DI_output } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.590 ns" { DI_1 {} DI_output {} } { 0.000ns 1.136ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[1\] CH1_1\[1\] clk_1 3.326 ns register " "Info: th for register \"ADC0832:u1\|data\[1\]\" (data pin = \"CH1_1\[1\]\", clock pin = \"clk_1\") is 3.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.904 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y4_N7 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y4_N7; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.710 ns) + CELL(0.571 ns) 6.904 ns ADC0832:u1\|data\[1\] 3 REG LC_X6_Y6_N5 2 " "Info: 3: + IC(3.710 ns) + CELL(0.571 ns) = 6.904 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'ADC0832:u1\|data\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.52 % ) " "Info: Total cell delay = 2.107 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.797 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.797 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.087ns 3.710ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.578 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH1_1\[1\] 1 PIN PIN_L7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L7; Fanout = 2; PIN Node = 'CH1_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.125 ns) 2.202 ns ADC0832:u1\|Add0~15 2 COMB LC_X6_Y6_N6 1 " "Info: 2: + IC(1.369 ns) + CELL(0.125 ns) = 2.202 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~15'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CH1_1[1] ADC0832:u1|Add0~15 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.319 ns) 3.008 ns ADC0832:u1\|Add0~21 3 COMB LC_X6_Y6_N3 1 " "Info: 3: + IC(0.487 ns) + CELL(0.319 ns) = 3.008 ns; Loc. = LC_X6_Y6_N3; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~21'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.125 ns) 3.578 ns ADC0832:u1\|data\[1\] 4 REG LC_X6_Y6_N5 2 " "Info: 4: + IC(0.445 ns) + CELL(0.125 ns) = 3.578 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'ADC0832:u1\|data\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 35.69 % ) " "Info: Total cell delay = 1.277 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 64.31 % ) " "Info: Total interconnect delay = 2.301 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { CH1_1[1] ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { CH1_1[1] {} CH1_1[1]~combout {} ADC0832:u1|Add0~15 {} ADC0832:u1|Add0~21 {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.369ns 0.487ns 0.445ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.087ns 3.710ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { CH1_1[1] ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { CH1_1[1] {} CH1_1[1]~combout {} ADC0832:u1|Add0~15 {} ADC0832:u1|Add0~21 {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.369ns 0.487ns 0.445ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:50:03 2017 " "Info: Processing ended: Sat Oct 14 14:50:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
