2024-02-07 12:20:25,721 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 12:20:25,721 Loaded 12 instructions
2024-02-07 12:20:25,721 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,726 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,730 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,732 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,738 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,746 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,746 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,756 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,756 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:45,222 Loading memory from 
2024-02-07 13:11:49,549 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:11:49,549 Loaded 12 instructions
2024-02-07 13:11:49,552 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,552 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,552 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,554 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,557 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,562 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,565 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,576 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,581 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,586 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,589 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,591 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,222 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:15:22,222 Loaded 12 instructions
2024-02-07 13:15:22,222 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,225 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,225 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,233 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,233 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,249 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,251 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,258 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,261 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,985 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:15,986 Loaded 12 instructions
2024-02-07 13:16:15,988 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,988 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,990 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,993 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,002 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,017 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,021 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,033 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,037 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,065 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,071 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,076 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,772 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:41,775 Loaded 12 instructions
2024-02-07 13:16:41,775 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,775 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,778 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,782 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,789 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,801 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,804 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,815 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,826 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,836 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,843 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,852 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:49,703 Loading memory from 
2024-02-07 13:16:55,172 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:55,172 Loaded 12 instructions
2024-02-07 13:16:55,172 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,312 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 15:37:15,319 Loaded 12 instructions
2024-02-07 15:37:15,320 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,320 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,320 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,322 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,323 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,324 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,325 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,326 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,328 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,331 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,333 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,334 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:20,821 Loading memory from 
