

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20'
================================================================
* Date:           Wed Jan 17 08:24:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      424|  1.740 us|  4.240 us|  174|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_19_VITIS_LOOP_724_20  |      172|      422|         4|          1|          1|  170 ~ 420|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten54 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln725_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln725"   --->   Operation 10 'read' 'mul_ln725_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln722_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln722"   --->   Operation 11 'read' 'add_ln722_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten54"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten54_load = load i10 %indvar_flatten54" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 16 'load' 'indvar_flatten54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%icmp_ln722 = icmp_eq  i10 %indvar_flatten54_load, i10 %add_ln722_read" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 18 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.41ns)   --->   "%add_ln722_1 = add i10 %indvar_flatten54_load, i10 1" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 19 'add' 'add_ln722_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %.lr.ph31, void %.lr.ph.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 20 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.28ns)   --->   "%i_13 = add i6 %i_load, i6 1" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 23 'add' 'i_13' <Predicate = (!icmp_ln722)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.96ns)   --->   "%icmp_ln724 = icmp_eq  i4 %j_load, i4 10" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 24 'icmp' 'icmp_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%select_ln722 = select i1 %icmp_ln724, i4 0, i4 %j_load" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 25 'select' 'select_ln722' <Predicate = (!icmp_ln722)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%select_ln722_1 = select i1 %icmp_ln724, i6 %i_13, i6 %i_load" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 26 'select' 'select_ln722_1' <Predicate = (!icmp_ln722)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%add_ln724 = add i4 %select_ln722, i4 1" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 27 'add' 'add_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln722 = store i10 %add_ln722_1, i10 %indvar_flatten54" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 28 'store' 'store_ln722' <Predicate = (!icmp_ln722)> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln722 = store i6 %select_ln722_1, i6 %i" [DynMap/DynMap_4HLS.cpp:722]   --->   Operation 29 'store' 'store_ln722' <Predicate = (!icmp_ln722)> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln724 = store i4 %add_ln724, i4 %j" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 30 'store' 'store_ln724' <Predicate = (!icmp_ln722)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln730 = zext i6 %select_ln722_1" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 31 'zext' 'zext_ln730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.41ns)   --->   "%add_ln725 = add i10 %mul_ln725_read, i10 %zext_ln730" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 32 'add' 'add_ln725' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln725, i3 0" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 33 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln725, i1 0" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln725_1 = zext i11 %tmp" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 35 'zext' 'zext_ln725_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln725_1 = add i13 %p_shl_cast, i13 %zext_ln725_1" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 36 'add' 'add_ln725_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln730_3 = zext i4 %select_ln722" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 37 'zext' 'zext_ln730_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln725_2 = add i13 %add_ln725_1, i13 %zext_ln730_3" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 38 'add' 'add_ln725_2' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln725_2 = zext i13 %add_ln725_2" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 39 'zext' 'zext_ln725_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dependency_predecessors_kernels_values1_addr = getelementptr i6 %dependency_predecessors_kernels_values1, i64 0, i64 %zext_ln725_2" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 40 'getelementptr' 'dependency_predecessors_kernels_values1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 41 'load' 'dependency_predecessors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6000> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 42 'load' 'dependency_predecessors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6000> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_722_19_VITIS_LOOP_724_20_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 420, i64 0"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln722_1, i3 0" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln730_1 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 46 'zext' 'zext_ln730_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln722_1, i1 0" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 47 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln730_2 = zext i7 %tmp_6" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 48 'zext' 'zext_ln730_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln730 = add i10 %zext_ln730_1, i10 %zext_ln730_2" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 49 'add' 'add_ln730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln730_4 = zext i4 %select_ln722" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 51 'zext' 'zext_ln730_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln730_1 = add i10 %add_ln730, i10 %zext_ln730_4" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 52 'add' 'add_ln730_1' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln730_5 = zext i10 %add_ln730_1" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 53 'zext' 'zext_ln730_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln730_5" [DynMap/DynMap_4HLS.cpp:730]   --->   Operation 54 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 55 'specloopname' 'specloopname_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.96ns)   --->   "%icmp_ln725 = icmp_eq  i4 %select_ln722, i4 0" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 56 'icmp' 'icmp_ln725' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln725)   --->   "%zext_ln725 = zext i6 %dependency_predecessors_kernels_values1_load" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 57 'zext' 'zext_ln725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.07ns)   --->   "%icmp_ln725_1 = icmp_ne  i6 %dependency_predecessors_kernels_values1_load, i6 0" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 58 'icmp' 'icmp_ln725_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln725)   --->   "%or_ln725 = or i1 %icmp_ln725, i1 %icmp_ln725_1" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 59 'or' 'or_ln725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln725 = select i1 %or_ln725, i7 %zext_ln725, i7 127" [DynMap/DynMap_4HLS.cpp:725]   --->   Operation 60 'select' 'select_ln725' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i7 %select_ln725" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 61 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.77ns)   --->   "%store_ln727 = store i8 %sext_ln727, i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 62 'store' 'store_ln727' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', DynMap/DynMap_4HLS.cpp:724) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln724', DynMap/DynMap_4HLS.cpp:724) [26]  (0.965 ns)
	'select' operation ('select_ln722', DynMap/DynMap_4HLS.cpp:722) [27]  (0.836 ns)
	'add' operation ('add_ln724', DynMap/DynMap_4HLS.cpp:724) [58]  (0.997 ns)
	'store' operation ('store_ln724', DynMap/DynMap_4HLS.cpp:724) of variable 'add_ln724', DynMap/DynMap_4HLS.cpp:724 on local variable 'j' [61]  (1.3 ns)

 <State 2>: 7.29ns
The critical path consists of the following:
	'add' operation ('add_ln725', DynMap/DynMap_4HLS.cpp:725) [35]  (1.42 ns)
	'add' operation ('add_ln725_1', DynMap/DynMap_4HLS.cpp:725) [39]  (0 ns)
	'add' operation ('add_ln725_2', DynMap/DynMap_4HLS.cpp:725) [46]  (3.1 ns)
	'getelementptr' operation ('dependency_predecessors_kernels_values1_addr', DynMap/DynMap_4HLS.cpp:725) [48]  (0 ns)
	'load' operation ('dependency_predecessors_kernels_values1_load', DynMap/DynMap_4HLS.cpp:725) on array 'dependency_predecessors_kernels_values1' [51]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('dependency_predecessors_kernels_values1_load', DynMap/DynMap_4HLS.cpp:725) on array 'dependency_predecessors_kernels_values1' [51]  (2.77 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'add' operation ('add_ln730', DynMap/DynMap_4HLS.cpp:730) [34]  (0 ns)
	'add' operation ('add_ln730_1', DynMap/DynMap_4HLS.cpp:730) [43]  (3.02 ns)
	'getelementptr' operation ('dependency_predecessor_values_addr', DynMap/DynMap_4HLS.cpp:730) [45]  (0 ns)
	'store' operation ('store_ln727', DynMap/DynMap_4HLS.cpp:727) of variable 'sext_ln727', DynMap/DynMap_4HLS.cpp:727 on array 'dependency_predecessor_values' [57]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
