Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Nov 26 22:33:00 2016
| Host         : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing -file ./report/fill_timing_synth.rpt
| Design       : fill
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 i_reg_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_56_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.781ns (25.448%)  route 2.288ns (74.552%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  i_reg_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 f  i_reg_56_reg[1]/Q
                         net (fo=7, unplaced)         1.000     2.335    buf_r_address0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.630 r  ap_ready_INST_0_i_1/O
                         net (fo=5, unplaced)         0.477     3.107    ap_ready_INST_0_i_1_n_2
                         LUT5 (Prop_lut5_I4_O)        0.124     3.231 r  i_reg_56[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.042    i_reg_56
                         FDRE                                         r  i_reg_56_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.924    10.924    ap_clk
                         FDRE                                         r  i_reg_56_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.650    10.239    i_reg_56_reg[0]
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  6.197    




