<h1 align="center">Hi ğŸ‘‹, I'm ğŸ’» Vinay Datta Mucharla!</h1>
<h3 align="center">Aspiring VLSI Verification Engineer ğŸ”¹ Passionate about Functional & SoC Verification ğŸ”¹ Skilled in SystemVerilog, UVM, Verilog, Digital Electronics, and Linux ğŸ”¹ Trained & Certified from Maven Silicon in Design & Verification</h3>

<p align="center"> 
  <img src="https://komarev.com/ghpvc/?username=vinaydatta416&label=Profile%20views&color=0e75b6&style=flat" alt="vinaydatta416" />
</p>

<p align="center"> 
  <a href="https://github.com/ryo-ma/github-profile-trophy">
    <img src="https://github-profile-trophy.vercel.app/?username=vinaydatta416" alt="vinaydatta416" />
  </a>
</p>

---

### ğŸš€ About Me  
- ğŸŒ± Iâ€™m currently learning **Advanced UVM, Assertion-Based Verification (SVA), and Coverage-Driven Verification**  
- ğŸ‘¨â€ğŸ’» My projects are available at **[GitHub](https://github.com/vinaydatta416)**  
- ğŸ’¬ Ask me about **SystemVerilog, UVM, Functional Coverage, Assertions, and SoC Verification**  
- ğŸ“« Reach me at **vinaydattamucharla@gmail.com**  
- ğŸ“„ Know about my experiences in my **[Resume](https://www.linkedin.com/in/vinaydattamucharla/)**  

---

### ğŸ“¡ **Connect with Me:**  
<p align="left">
<a href="https://www.linkedin.com/in/vinaydattamucharla/" target="blank">
  <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="LinkedIn" height="30" width="40" />
</a>
<a href="https://edaplayground.com/playgrounds/user/705799" target="blank">
  <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/rss.svg" alt="EDA Playground" height="30" width="40" />
</a>
</p>

---

### ğŸ”§ **Skills & Technologies**  
#### **ğŸ’» Programming & Scripting:**  
![Verilog](https://img.shields.io/badge/Verilog-Proficient-orange)  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Expert-brightgreen)  
![UVM](https://img.shields.io/badge/UVM-Experienced-blue)  
![Perl](https://img.shields.io/badge/Perl-Scripting-purple)  
![C](https://img.shields.io/badge/C-Intermediate-yellow)  

#### **ğŸ›  EDA Tools & Simulation:**  
![Synopsys VCS](https://img.shields.io/badge/Synopsys%20VCS-Verification-blue)  
![ModelSim](https://img.shields.io/badge/ModelSim-Simulation-orange)  
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FPGA-red)  
![Intel EDA Playground](https://img.shields.io/badge/Intel%20EDA%20Playground-Online-blue)  

#### **âš¡ Operating Systems & Version Control:**  
![Linux](https://img.shields.io/badge/Linux-Intermediate-yellow)  
---

### ğŸ“Œ **My Projects:**  
ğŸ”¹ **[AXI Protocol Verification](https://github.com/vinaydatta416/axi-verification)** - UVM-based AXI protocol verification.  
ğŸ”¹ **[UART Protocol Verification](https://github.com/vinaydatta416/uart-verification)** - SystemVerilog verification of UART.  
ğŸ”¹ **[Functional Coverage Model](https://github.com/vinaydatta416/functional-coverage)** - Implementation of coverage-driven verification.  
ğŸ”¹ **[Assertion-Based Verification (SVA)](https://github.com/vinaydatta416/assertion-verification)** - Writing and simulating SVAs.  
ğŸ”¹ **[EDA Playground Contributions](https://edaplayground.com/playgrounds/user/705799)** - Open-source verification projects.  

---

### ğŸ“Š **GitHub Stats:**  
<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=vinaydatta416&show_icons=true&locale=en&layout=compact" alt="vinaydatta416" /></p>  

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=vinaydatta416&show_icons=true&locale=en" alt="vinaydatta416" /></p>  

<p><img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=vinaydatta416&" alt="vinaydatta416" /></p>  
