---
layout: page
permalink: /adap23fall/
title: äººå·¥æ™ºèƒ½èŠ¯ç‰‡ï¼šè®¾è®¡ä¸å®è·µ
description: ç ”ç©¶ç”Ÿè¯¾ç¨‹ï¼ˆ2023ç§‹ï¼‰
nav: false
---

### è¯¾ç¨‹ä¿¡æ¯

- Lecture Location:	æ˜Œå¹³æ–°æ ¡åŒº-æ•™å­¦æ¥¼114
- Lecture time:	9:00am-12:00pm, Wed
- Instructor:	Dr. Bonan Yan ç‡•åšå—
- TA: å²ä»£ç’Ÿï¼ˆdaijingshi at pku.edu.cnï¼‰
- Email:	bonanyan AT pku.edu.cn
- Office Hours:	After class or by appointment (feel free to email me)

### æ•™å­¦è®¡åˆ’

| Week | Date       | Lecture Topic                                             | Reference                                                 | Assignment Due             |
|------|------------|-----------------------------------------------------------|-----------------------------------------------------------|----------------------------|
| 1    | Wed, 9/13   | Class Introduction, slides                               | ğŸ“• Â§1                                                     |                            |
| 2    | Wed, 9/20  | Advanced HDL basics & Timing                              | ğŸ’» , Shanon Thesis , LogicEfforts                         |                            |
| 3    | Wed, 9/27  | Logic Synthesis - I                                       |                                                           | assignment 1 [already due] |
| 4    | Wed, 10/4  | Happy Holiday! No lecture ğŸ˜ƒ                              |                                                           |                           |
| 5    | Wed, 10/11  | Logic Synthesis - II                                     |                                                           |                            |
| 6    | Wed, 10/18  | Logic Synthesis In-Class Lab                             | Srv_Tutorial                                              |                            |
| 7    | Wed, 10/25 |  Memory Technologies                                      |  EDVAC_Manual, SP_SRAM_Behavioral.v, DP_SRAM_Behavioral.v |                            |
| 8    | Wed, 11/1 | Data Formats & Circuits                                    |                                                           |                            |
| 9    | Wed, 11/8 |   CPU Architecture - I                                     |                                                           | assignment 2 [already due] |
| 10    | Wed, 11/15  |   CPU Architecture - II                                 |   Dark RSIC-V                                             | Minimalist_CPU_Code_v1     |
| 11   | Wed, 11/22  |   Instrumentalism Intro of DNN - I                       |                                                           | PIM_Behavioral_Model       |
| 12   | Wed, 11/29 |   Instrumentalism Intro of DNN - II                       |                                                           |                            |
| 13   | Wed, 12/6 |   Progress Report - I                                      |                                                           | Good Job Everyone!!        |
| 14   | Wed, 12/13 |   Systolic Array                                          | why systolic, TPU arch                                    |                            |
| 15   | Wed, 12/20 |   Lastest Hardware Programming Languages                  |  see inside the slides                                    |                            |
| 16   | Wed, 12/27 |  Final Presentation - Progress Report II                  |                                                           |                            |
| 17   | Wed, 1/3 | [Final Exam Week] No Lecture                                | Minimalist_CPU_Code_v2 Change Mem.v (Recommended)         |                            |
| 18   | Sat, 1/10 | Final Report+Code Submission                               | Minimalist_CPU_Code_v3 Change Code.v                      | ProjectGuide, due         |


### è¯¾ç¨‹èµ„æº

- Wavedrom: waveform drawing tool
- iVerilog: verilog compilers/simulator
- GTKWave: waveform viewer

