#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-f' '../cfg/tb.f' '-P' '/tools/synopsys/verdi/Verdi3_L-2016.06-1/share/PLI/VCS/LINUX64/verdi.tab' '/tools/synopsys/verdi/Verdi3_L-2016.06-1/share/PLI/VCS/LINUX64/pli.a' '-l' './sim_base/log/sim.log' '-o' './sim_base/exec/simv' '+libext+.sv+.v' '+indir+/home/xiaotu/my_work/code_lib' '+v2k' '+define+RTL_SAIF' '+notimingcheck' '+nospecify' '+vpi' '+memcbk' '+vcsd' '+plusarg_save' '+nospecify' '+udpsched' '+vcs+lic+wait' '-sverilog' '-full64' '-sverilog' '-debug_all' '-ntb_opts' 'uvm-1.2' '-sv_pragma' '-lca' '-kdb' '-top' 'testbench' '-timescale=1ns/1ps' '-unit_timescale=1ns/1ps' '+vcs+initreg+random' 2>&1
