# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Ex3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Documentos/CircuitosLogicosll/Lista\ 1/Ex3 {D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:20 on Aug 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documentos/CircuitosLogicosll/Lista 1/Ex3" D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Ex3.sv 
# -- Compiling module Ex3
# 
# Top level modules:
# 	Ex3
# End time: 15:41:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documentos/CircuitosLogicosll/Lista\ 1/Ex3/Testbenches {D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Testbenches/Ex3_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:20 on Aug 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Testbenches" D:/Documentos/CircuitosLogicosll/Lista 1/Ex3/Testbenches/Ex3_tb.sv 
# -- Compiling module Ex3_tb
# 
# Top level modules:
# 	Ex3_tb
# End time: 15:41:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" Ex3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Ex3_tb 
# Start time: 15:41:20 on Aug 24,2023
# Loading sv_std.std
# Loading work.Ex3_tb
# Loading work.Ex3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test 1 OK
# Saida esperada: 0
# Saida obtida:     0
# Test 2 OK
# Saida esperada: 1
# Saida obtida:     1
# Test 3 OK
# Saida esperada: 5
# Saida obtida:     5
# End time: 15:46:20 on Aug 24,2023, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
