# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../stream_interleaver_pt2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../stream_interleaver_pt2.srcs/sources_1/new/lab3_new.vhd" \

# Do not sort compile order
nosort
