/// Auto-generated bit field definitions for UART0
/// Device: ATSAME70Q21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70q21b::uart0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// UART0 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Reset Receiver
    /// Position: 2, Width: 1
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status
    /// Position: 8, Width: 1
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Request Clear
    /// Position: 12, Width: 1
    using REQCLR = BitField<12, 1>;
    constexpr uint32_t REQCLR_Pos = 12;
    constexpr uint32_t REQCLR_Msk = REQCLR::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Receiver Digital Filter
    /// Position: 4, Width: 1
    using FILTER = BitField<4, 1>;
    constexpr uint32_t FILTER_Pos = 4;
    constexpr uint32_t FILTER_Msk = FILTER::mask;
    /// Enumerated values for FILTER
    namespace filter {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t ENABLED = 1;
    }

    /// Parity Type
    /// Position: 9, Width: 3
    using PAR = BitField<9, 3>;
    constexpr uint32_t PAR_Pos = 9;
    constexpr uint32_t PAR_Msk = PAR::mask;
    /// Enumerated values for PAR
    namespace par {
        constexpr uint32_t EVEN = 0;
        constexpr uint32_t ODD = 1;
        constexpr uint32_t SPACE = 2;
        constexpr uint32_t MARK = 3;
        constexpr uint32_t NO = 4;
    }

    /// Baud Rate Source Clock
    /// Position: 12, Width: 1
    using BRSRCCK = BitField<12, 1>;
    constexpr uint32_t BRSRCCK_Pos = 12;
    constexpr uint32_t BRSRCCK_Msk = BRSRCCK::mask;
    /// Enumerated values for BRSRCCK
    namespace brsrcck {
        constexpr uint32_t PERIPH_CLK = 0;
        constexpr uint32_t PMC_PCK = 1;
    }

    /// Channel Mode
    /// Position: 14, Width: 2
    using CHMODE = BitField<14, 2>;
    constexpr uint32_t CHMODE_Pos = 14;
    constexpr uint32_t CHMODE_Msk = CHMODE::mask;
    /// Enumerated values for CHMODE
    namespace chmode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t AUTOMATIC = 1;
        constexpr uint32_t LOCAL_LOOPBACK = 2;
        constexpr uint32_t REMOTE_LOOPBACK = 3;
    }

}  // namespace mr

/// IER - Interrupt Enable Register
namespace ier {
    /// Enable RXRDY Interrupt
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Enable TXRDY Interrupt
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Enable Overrun Error Interrupt
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Enable Framing Error Interrupt
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Enable Parity Error Interrupt
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Enable TXEMPTY Interrupt
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Enable Comparison Interrupt
    /// Position: 15, Width: 1
    using CMP = BitField<15, 1>;
    constexpr uint32_t CMP_Pos = 15;
    constexpr uint32_t CMP_Msk = CMP::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Disable RXRDY Interrupt
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Disable TXRDY Interrupt
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Disable Overrun Error Interrupt
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Disable Framing Error Interrupt
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Disable Parity Error Interrupt
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Disable TXEMPTY Interrupt
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Disable Comparison Interrupt
    /// Position: 15, Width: 1
    using CMP = BitField<15, 1>;
    constexpr uint32_t CMP_Pos = 15;
    constexpr uint32_t CMP_Msk = CMP::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Mask RXRDY Interrupt
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Disable TXRDY Interrupt
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Mask Overrun Error Interrupt
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Mask Framing Error Interrupt
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Mask Parity Error Interrupt
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Mask TXEMPTY Interrupt
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Mask Comparison Interrupt
    /// Position: 15, Width: 1
    using CMP = BitField<15, 1>;
    constexpr uint32_t CMP_Pos = 15;
    constexpr uint32_t CMP_Msk = CMP::mask;

}  // namespace imr

/// SR - Status Register
namespace sr {
    /// Receiver Ready
    /// Position: 0, Width: 1
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready
    /// Position: 1, Width: 1
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Overrun Error
    /// Position: 5, Width: 1
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error
    /// Position: 6, Width: 1
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error
    /// Position: 7, Width: 1
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Transmitter Empty
    /// Position: 9, Width: 1
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Comparison Match
    /// Position: 15, Width: 1
    using CMP = BitField<15, 1>;
    constexpr uint32_t CMP_Pos = 15;
    constexpr uint32_t CMP_Msk = CMP::mask;

}  // namespace sr

/// RHR - Receive Holding Register
namespace rhr {
    /// Received Character
    /// Position: 0, Width: 8
    using RXCHR = BitField<0, 8>;
    constexpr uint32_t RXCHR_Pos = 0;
    constexpr uint32_t RXCHR_Msk = RXCHR::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Character to be Transmitted
    /// Position: 0, Width: 8
    using TXCHR = BitField<0, 8>;
    constexpr uint32_t TXCHR_Pos = 0;
    constexpr uint32_t TXCHR_Msk = TXCHR::mask;

}  // namespace thr

/// BRGR - Baud Rate Generator Register
namespace brgr {
    /// Clock Divisor
    /// Position: 0, Width: 16
    using CD = BitField<0, 16>;
    constexpr uint32_t CD_Pos = 0;
    constexpr uint32_t CD_Msk = CD::mask;

}  // namespace brgr

/// CMPR - Comparison Register
namespace cmpr {
    /// First Comparison Value for Received Character
    /// Position: 0, Width: 8
    using VAL1 = BitField<0, 8>;
    constexpr uint32_t VAL1_Pos = 0;
    constexpr uint32_t VAL1_Msk = VAL1::mask;

    /// Comparison Mode
    /// Position: 12, Width: 1
    using CMPMODE = BitField<12, 1>;
    constexpr uint32_t CMPMODE_Pos = 12;
    constexpr uint32_t CMPMODE_Msk = CMPMODE::mask;
    /// Enumerated values for CMPMODE
    namespace cmpmode {
        constexpr uint32_t FLAG_ONLY = 0;
        constexpr uint32_t START_CONDITION = 1;
    }

    /// Compare Parity
    /// Position: 14, Width: 1
    using CMPPAR = BitField<14, 1>;
    constexpr uint32_t CMPPAR_Pos = 14;
    constexpr uint32_t CMPPAR_Msk = CMPPAR::mask;

    /// Second Comparison Value for Received Character
    /// Position: 16, Width: 8
    using VAL2 = BitField<16, 8>;
    constexpr uint32_t VAL2_Pos = 16;
    constexpr uint32_t VAL2_Msk = VAL2::mask;

}  // namespace cmpr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5587282;
    }

}  // namespace wpmr

}  // namespace alloy::hal::atmel::same70::atsame70q21b::uart0
