begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2008-2013 Freescale Semiconductor Inc.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *     * Redistributions of source code must retain the above copyright  *       notice, this list of conditions and the following disclaimer.  *     * Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *     * Neither the name of Freescale Semiconductor nor the  *       names of its contributors may be used to endorse or promote products  *       derived from this software without specific prior written permission.  *  *  * ALTERNATIVELY, this software may be distributed under the terms of the  * GNU General Public License ("GPL") as published by the Free Software  * Foundation, either version 2 of that License or (at your option) any  * later version.  *  * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE  * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|"fsl_fman_memac_mii_acc.h"
end_include

begin_function
specifier|static
name|void
name|write_phy_reg_10g
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
name|data
parameter_list|)
block|{
name|uint32_t
name|tmp_reg
decl_stmt|;
name|tmp_reg
operator|=
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Leave only MDIO_CLK_DIV bits set on */
name|tmp_reg
operator|&=
name|MDIO_CFG_CLK_DIV_MASK
expr_stmt|;
comment|/* Set maximum MDIO_HOLD value to allow phy to see 	change of data signal */
name|tmp_reg
operator||=
name|MDIO_CFG_HOLD_MASK
expr_stmt|;
comment|/* Add 10G interface mode */
name|tmp_reg
operator||=
name|MDIO_CFG_ENC45
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Wait for command completion */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Specify phy and register to be accessed */
name|iowrite32be
argument_list|(
name|phy_addr
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_ctrl
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_addr
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Write data */
name|iowrite32be
argument_list|(
name|data
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Wait for write transaction end */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
operator|)
operator|&
name|MDIO_DATA_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|read_phy_reg_10g
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
modifier|*
name|data
parameter_list|)
block|{
name|uint32_t
name|tmp_reg
decl_stmt|;
name|tmp_reg
operator|=
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Leave only MDIO_CLK_DIV bits set on */
name|tmp_reg
operator|&=
name|MDIO_CFG_CLK_DIV_MASK
expr_stmt|;
comment|/* Set maximum MDIO_HOLD value to allow phy to see 	change of data signal */
name|tmp_reg
operator||=
name|MDIO_CFG_HOLD_MASK
expr_stmt|;
comment|/* Add 10G interface mode */
name|tmp_reg
operator||=
name|MDIO_CFG_ENC45
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Wait for command completion */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Specify phy and register to be accessed */
name|iowrite32be
argument_list|(
name|phy_addr
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_ctrl
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_addr
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Read cycle */
name|tmp_reg
operator|=
name|phy_addr
expr_stmt|;
name|tmp_reg
operator||=
name|MDIO_CTL_READ
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_ctrl
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Wait for data to be available */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
operator|)
operator|&
name|MDIO_DATA_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
operator|*
name|data
operator|=
operator|(
name|uint16_t
operator|)
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
expr_stmt|;
comment|/* Check if there was an error */
return|return
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|write_phy_reg_1g
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
name|data
parameter_list|)
block|{
name|uint32_t
name|tmp_reg
decl_stmt|;
comment|/* Leave only MDIO_CLK_DIV and MDIO_HOLD bits set on */
name|tmp_reg
operator|=
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
name|tmp_reg
operator|&=
operator|(
name|MDIO_CFG_CLK_DIV_MASK
operator||
name|MDIO_CFG_HOLD_MASK
operator|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Wait for command completion */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Write transaction */
name|tmp_reg
operator|=
operator|(
name|phy_addr
operator|<<
name|MDIO_CTL_PHY_ADDR_SHIFT
operator|)
expr_stmt|;
name|tmp_reg
operator||=
name|reg
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_ctrl
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|data
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
expr_stmt|;
name|wmb
argument_list|()
expr_stmt|;
comment|/* Wait for write transaction to end */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
operator|)
operator|&
name|MDIO_DATA_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|read_phy_reg_1g
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
modifier|*
name|data
parameter_list|)
block|{
name|uint32_t
name|tmp_reg
decl_stmt|;
comment|/* Leave only MDIO_CLK_DIV and MDIO_HOLD bits set on */
name|tmp_reg
operator|=
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
name|tmp_reg
operator|&=
operator|(
name|MDIO_CFG_CLK_DIV_MASK
operator||
name|MDIO_CFG_HOLD_MASK
operator|)
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
expr_stmt|;
comment|/* Wait for command completion */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Read transaction */
name|tmp_reg
operator|=
operator|(
name|phy_addr
operator|<<
name|MDIO_CTL_PHY_ADDR_SHIFT
operator|)
expr_stmt|;
name|tmp_reg
operator||=
name|reg
expr_stmt|;
name|tmp_reg
operator||=
name|MDIO_CTL_READ
expr_stmt|;
name|iowrite32be
argument_list|(
name|tmp_reg
argument_list|,
operator|&
name|mii_regs
operator|->
name|mdio_ctrl
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
operator|)
operator|&
name|MDIO_CFG_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|/* Wait for data to be available */
while|while
condition|(
operator|(
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
operator|)
operator|&
name|MDIO_DATA_BSY
condition|)
name|udelay
argument_list|(
literal|1
argument_list|)
expr_stmt|;
operator|*
name|data
operator|=
operator|(
name|uint16_t
operator|)
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_data
argument_list|)
expr_stmt|;
comment|/* Check error */
return|return
name|ioread32be
argument_list|(
operator|&
name|mii_regs
operator|->
name|mdio_cfg
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/*****************************************************************************/
end_comment

begin_function
name|int
name|fman_memac_mii_write_phy_reg
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
name|data
parameter_list|,
name|enum
name|enet_speed
name|enet_speed
parameter_list|)
block|{
comment|/* Figure out interface type - 10G vs 1G. 	In 10G interface both phy_addr and devAddr present. */
if|if
condition|(
name|enet_speed
operator|==
name|E_ENET_SPEED_10000
condition|)
name|write_phy_reg_10g
argument_list|(
name|mii_regs
argument_list|,
name|phy_addr
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
else|else
name|write_phy_reg_1g
argument_list|(
name|mii_regs
argument_list|,
name|phy_addr
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/*****************************************************************************/
end_comment

begin_function
name|int
name|fman_memac_mii_read_phy_reg
parameter_list|(
name|struct
name|memac_mii_access_mem_map
modifier|*
name|mii_regs
parameter_list|,
name|uint8_t
name|phy_addr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
modifier|*
name|data
parameter_list|,
name|enum
name|enet_speed
name|enet_speed
parameter_list|)
block|{
name|uint32_t
name|ans
decl_stmt|;
comment|/* Figure out interface type - 10G vs 1G. 	In 10G interface both phy_addr and devAddr present. */
if|if
condition|(
name|enet_speed
operator|==
name|E_ENET_SPEED_10000
condition|)
name|ans
operator|=
name|read_phy_reg_10g
argument_list|(
name|mii_regs
argument_list|,
name|phy_addr
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
else|else
name|ans
operator|=
name|read_phy_reg_1g
argument_list|(
name|mii_regs
argument_list|,
name|phy_addr
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
if|if
condition|(
name|ans
operator|&
name|MDIO_CFG_READ_ERR
condition|)
return|return
operator|-
name|EINVAL
return|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* ......................................................................... */
end_comment

end_unit

