Analysis & Elaboration report for HolocronBattleDroid16bits
Wed Mar 01 21:03:12 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Mar 01 21:03:12 2017       ;
; Quartus Prime Version         ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                 ; HolocronBattleDroid16bits                   ;
; Top-level Entity Name         ; ControlUnity_x16                            ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                  ;
+---------------------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                                          ; Setting            ; Default Value             ;
+---------------------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                           ;
; Top-level entity name                                                           ; ControlUnity_x16   ; HolocronBattleDroid16bits ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                 ;
; Use smart compilation                                                           ; Off                ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                        ;
; Enable compact report table                                                     ; Off                ; Off                       ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                       ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                       ;
; Preserve fewer node names                                                       ; On                 ; On                        ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable                    ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001              ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                 ;
; State Machine Processing                                                        ; Auto               ; Auto                      ;
; Safe State Machine                                                              ; Off                ; Off                       ;
; Extract Verilog State Machines                                                  ; On                 ; On                        ;
; Extract VHDL State Machines                                                     ; On                 ; On                        ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                        ;
; Parallel Synthesis                                                              ; On                 ; On                        ;
; DSP Block Balancing                                                             ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                                              ; On                 ; On                        ;
; Power-Up Don't Care                                                             ; On                 ; On                        ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                       ;
; Remove Duplicate Registers                                                      ; On                 ; On                        ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                       ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                       ;
; Ignore SOFT Buffers                                                             ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                       ;
; Optimization Technique                                                          ; Balanced           ; Balanced                  ;
; Carry Chain Length                                                              ; 70                 ; 70                        ;
; Auto Carry Chains                                                               ; On                 ; On                        ;
; Auto Open-Drain Pins                                                            ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                       ;
; Auto ROM Replacement                                                            ; On                 ; On                        ;
; Auto RAM Replacement                                                            ; On                 ; On                        ;
; Auto DSP Block Replacement                                                      ; On                 ; On                        ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                        ;
; Strict RAM Replacement                                                          ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                               ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                       ;
; Auto Resource Sharing                                                           ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                       ;
; Timing-Driven Synthesis                                                         ; On                 ; On                        ;
; Report Parameter Settings                                                       ; On                 ; On                        ;
; Report Source Assignments                                                       ; On                 ; On                        ;
; Report Connectivity Checks                                                      ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                       ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                         ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation        ;
; HDL message level                                                               ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                       ;
; Clock MUX Protection                                                            ; On                 ; On                        ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                       ;
; Block Design Naming                                                             ; Auto               ; Auto                      ;
; SDC constraint protection                                                       ; Off                ; Off                       ;
; Synthesis Effort                                                                ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                        ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                        ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                       ;
+---------------------------------------------------------------------------------+--------------------+---------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar 01 21:02:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HolocronBattleDroid16bits -c HolocronBattleDroid16bits --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signalshorter_16x1.vhd
    Info (12022): Found design unit 1: SignalShorter_16x1-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalShorter_16x1.vhd Line: 10
    Info (12023): Found entity 1: SignalShorter_16x1 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalShorter_16x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signalextender_11x16.vhd
    Info (12022): Found design unit 1: SignalExtender_11x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalExtender_11x16.vhd Line: 10
    Info (12023): Found entity 1: SignalExtender_11x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalExtender_11x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signalextender_4x16.vhd
    Info (12022): Found design unit 1: SignalExtender_4x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalExtender_4x16.vhd Line: 10
    Info (12023): Found entity 1: SignalExtender_4x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/SignalExtender_4x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rommemory_x16.vhd
    Info (12022): Found design unit 1: ROMMemory_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ROMMemory_x16.vhd Line: 11
    Info (12023): Found entity 1: ROMMemory_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ROMMemory_x16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerdflipflop_x16.vhd
    Info (12022): Found design unit 1: RegisterDFlipFlop_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RegisterDFlipFlop_x16.vhd Line: 11
    Info (12023): Found entity 1: RegisterDFlipFlop_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RegisterDFlipFlop_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerbank_4x16.vhd
    Info (12022): Found design unit 1: RegisterBank_4x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RegisterBank_4x16.vhd Line: 13
    Info (12023): Found entity 1: RegisterBank_4x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RegisterBank_4x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rammemory_x16.vhd
    Info (12022): Found design unit 1: RAMMemory_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RAMMemory_x16.vhd Line: 15
    Info (12023): Found entity 1: RAMMemory_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/RAMMemory_x16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file programcounterregister_x16.vhd
    Info (12022): Found design unit 1: ProgramCounterRegister_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ProgramCounterRegister_x16.vhd Line: 11
    Info (12023): Found entity 1: ProgramCounterRegister_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ProgramCounterRegister_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_2x16.vhd
    Info (12022): Found design unit 1: Multiplier_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplier_2x16.vhd Line: 14
    Info (12023): Found entity 1: Multiplier_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplier_2x16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer_4x16.vhd
    Info (12022): Found design unit 1: Multiplexer_4x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_4x16.vhd Line: 11
    Info (12023): Found entity 1: Multiplexer_4x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_4x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer_3x16.vhd
    Info (12022): Found design unit 1: Multiplexer_3x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_3x16.vhd Line: 10
    Info (12023): Found entity 1: Multiplexer_3x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_3x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer_2x1.vhd
    Info (12022): Found design unit 1: Multiplexer_2x1-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_2x1.vhd Line: 10
    Info (12023): Found entity 1: Multiplexer_2x1 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer_1x16.vhd
    Info (12022): Found design unit 1: Multiplexer_1x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_1x16.vhd Line: 10
    Info (12023): Found entity 1: Multiplexer_1x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_1x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer_1x4.vhd
    Info (12022): Found design unit 1: Multiplexer_1x4-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_1x4.vhd Line: 10
    Info (12023): Found entity 1: Multiplexer_1x4 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Multiplexer_1x4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicalxor_2x16.vhd
    Info (12022): Found design unit 1: LogicalXOR_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalXOR_2x16.vhd Line: 10
    Info (12023): Found entity 1: LogicalXOR_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalXOR_2x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicalrightshifter_x16.vhd
    Info (12022): Found design unit 1: LogicalRightShifter_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalRightShifter_x16.vhd Line: 10
    Info (12023): Found entity 1: LogicalRightShifter_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalRightShifter_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicalor_2x16.vhd
    Info (12022): Found design unit 1: LogicalOR_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalOR_2x16.vhd Line: 10
    Info (12023): Found entity 1: LogicalOR_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalOR_2x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicaland_2x16.vhd
    Info (12022): Found design unit 1: LogicalAND_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalAND_2x16.vhd Line: 10
    Info (12023): Found entity 1: LogicalAND_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/LogicalAND_2x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file holocron_battledroid16bits.vhd
    Info (12022): Found design unit 1: Holocron_BattleDroid16bits-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Holocron_BattleDroid16bits.vhd Line: 12
    Info (12023): Found entity 1: Holocron_BattleDroid16bits File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Holocron_BattleDroid16bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divider_2x16.vhd
    Info (12022): Found design unit 1: Divider_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Divider_2x16.vhd Line: 20
    Info (12023): Found entity 1: Divider_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Divider_2x16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file demultiplexer_4x16.vhd
    Info (12022): Found design unit 1: Demultiplexer_4x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Demultiplexer_4x16.vhd Line: 11
    Info (12023): Found entity 1: Demultiplexer_4x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Demultiplexer_4x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file demultiplexer_4x1.vhd
    Info (12022): Found design unit 1: Demultiplexer_4x1-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Demultiplexer_4x1.vhd Line: 11
    Info (12023): Found entity 1: Demultiplexer_4x1 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Demultiplexer_4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlunity_x16.vhd
    Info (12022): Found design unit 1: ControlUnity_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ControlUnity_x16.vhd Line: 14
    Info (12023): Found entity 1: ControlUnity_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ControlUnity_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticalrightshifter_x16.vhd
    Info (12022): Found design unit 1: ArithmeticalRightShifter_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalRightShifter_x16.vhd Line: 10
    Info (12023): Found entity 1: ArithmeticalRightShifter_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalRightShifter_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticallogicalleftshifter_x16.vhd
    Info (12022): Found design unit 1: ArithmeticalLogicalLeftShifter_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalLogicalLeftShifter_x16.vhd Line: 10
    Info (12023): Found entity 1: ArithmeticalLogicalLeftShifter_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalLogicalLeftShifter_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticalcomparator_x16.vhd
    Info (12022): Found design unit 1: ArithmeticalComparator_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalComparator_x16.vhd Line: 11
    Info (12023): Found entity 1: ArithmeticalComparator_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ArithmeticalComparator_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu_x16.vhd
    Info (12022): Found design unit 1: ALU_x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ALU_x16.vhd Line: 13
    Info (12023): Found entity 1: ALU_x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/ALU_x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_2x16.vhd
    Info (12022): Found design unit 1: Adder_2x16-skeleton File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Adder_2x16.vhd Line: 12
    Info (12023): Found entity 1: Adder_2x16 File: D:/GitHub/Processador_FabioVitor/Code/Holocron battle droid 16 bits/Adder_2x16.vhd Line: 4
Info (12127): Elaborating entity "ControlUnity_x16" for the top level hierarchy
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 727 megabytes
    Info: Processing ended: Wed Mar 01 21:03:12 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:01:05


