{
  "module_name": "sun6i_isp_reg.h",
  "hash_id": "9cb101d196a4ab5db011fdb2568bb45e64adc48ec2706ee6df9a49a9423b82e4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/sunxi/sun6i-isp/sun6i_isp_reg.h",
  "human_readable_source": " \n \n\n#ifndef _SUN6I_ISP_REG_H_\n#define _SUN6I_ISP_REG_H_\n\n#include <linux/kernel.h>\n\n#define SUN6I_ISP_ADDR_VALUE(a)\t\t\t((a) >> 2)\n\n \n\n#define SUN6I_ISP_SRC_MODE_DRAM\t\t\t0\n#define SUN6I_ISP_SRC_MODE_CSI(n)\t\t(1 + (n))\n\n#define SUN6I_ISP_FE_CFG_REG\t\t\t0x0\n#define SUN6I_ISP_FE_CFG_EN\t\t\tBIT(0)\n#define SUN6I_ISP_FE_CFG_SRC0_MODE(v)\t\t(((v) << 8) & GENMASK(9, 8))\n#define SUN6I_ISP_FE_CFG_SRC1_MODE(v)\t\t(((v) << 16) & GENMASK(17, 16))\n\n#define SUN6I_ISP_FE_CTRL_REG\t\t\t0x4\n#define SUN6I_ISP_FE_CTRL_SCAP_EN\t\tBIT(0)\n#define SUN6I_ISP_FE_CTRL_VCAP_EN\t\tBIT(1)\n#define SUN6I_ISP_FE_CTRL_PARA_READY\t\tBIT(2)\n#define SUN6I_ISP_FE_CTRL_LUT_UPDATE\t\tBIT(3)\n#define SUN6I_ISP_FE_CTRL_LENS_UPDATE\t\tBIT(4)\n#define SUN6I_ISP_FE_CTRL_GAMMA_UPDATE\t\tBIT(5)\n#define SUN6I_ISP_FE_CTRL_DRC_UPDATE\t\tBIT(6)\n#define SUN6I_ISP_FE_CTRL_DISC_UPDATE\t\tBIT(7)\n#define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v)\t(((v) << 16) & GENMASK(17, 16))\n#define SUN6I_ISP_FE_CTRL_VCAP_READ_START\tBIT(31)\n\n#define SUN6I_ISP_FE_INT_EN_REG\t\t\t0x8\n#define SUN6I_ISP_FE_INT_EN_FINISH\t\tBIT(0)\n#define SUN6I_ISP_FE_INT_EN_START\t\tBIT(1)\n#define SUN6I_ISP_FE_INT_EN_PARA_SAVE\t\tBIT(2)\n#define SUN6I_ISP_FE_INT_EN_PARA_LOAD\t\tBIT(3)\n#define SUN6I_ISP_FE_INT_EN_SRC0_FIFO\t\tBIT(4)\n#define SUN6I_ISP_FE_INT_EN_SRC1_FIFO\t\tBIT(5)\n#define SUN6I_ISP_FE_INT_EN_ROT_FINISH\t\tBIT(6)\n#define SUN6I_ISP_FE_INT_EN_LINE_NUM_START\tBIT(7)\n\n#define SUN6I_ISP_FE_INT_STA_REG\t\t0xc\n#define SUN6I_ISP_FE_INT_STA_CLEAR\t\t0xff\n#define SUN6I_ISP_FE_INT_STA_FINISH\t\tBIT(0)\n#define SUN6I_ISP_FE_INT_STA_START\t\tBIT(1)\n#define SUN6I_ISP_FE_INT_STA_PARA_SAVE\t\tBIT(2)\n#define SUN6I_ISP_FE_INT_STA_PARA_LOAD\t\tBIT(3)\n#define SUN6I_ISP_FE_INT_STA_SRC0_FIFO\t\tBIT(4)\n#define SUN6I_ISP_FE_INT_STA_SRC1_FIFO\t\tBIT(5)\n#define SUN6I_ISP_FE_INT_STA_ROT_FINISH\t\tBIT(6)\n#define SUN6I_ISP_FE_INT_STA_LINE_NUM_START\tBIT(7)\n\n \n#define SUN6I_ISP_FE_INT_LINE_NUM_REG\t\t0x18\n#define SUN6I_ISP_FE_ROT_OF_CFG_REG\t\t0x1c\n\n \n\n#define SUN6I_ISP_REG_LOAD_ADDR_REG\t\t0x20\n#define SUN6I_ISP_REG_SAVE_ADDR_REG\t\t0x24\n\n#define SUN6I_ISP_LUT_TABLE_ADDR_REG\t\t0x28\n#define SUN6I_ISP_DRC_TABLE_ADDR_REG\t\t0x2c\n#define SUN6I_ISP_STATS_ADDR_REG\t\t0x30\n\n \n\n#define SUN6I_ISP_SRAM_RW_OFFSET_REG\t\t0x38\n#define SUN6I_ISP_SRAM_RW_DATA_REG\t\t0x3c\n\n \n\n#define SUN6I_ISP_MODULE_EN_REG\t\t\t0x40\n#define SUN6I_ISP_MODULE_EN_AE\t\t\tBIT(0)\n#define SUN6I_ISP_MODULE_EN_OBC\t\t\tBIT(1)\n#define SUN6I_ISP_MODULE_EN_DPC_LUT\t\tBIT(2)\n#define SUN6I_ISP_MODULE_EN_DPC_OTF\t\tBIT(3)\n#define SUN6I_ISP_MODULE_EN_BDNF\t\tBIT(4)\n#define SUN6I_ISP_MODULE_EN_AWB\t\t\tBIT(6)\n#define SUN6I_ISP_MODULE_EN_WB\t\t\tBIT(7)\n#define SUN6I_ISP_MODULE_EN_LSC\t\t\tBIT(8)\n#define SUN6I_ISP_MODULE_EN_BGC\t\t\tBIT(9)\n#define SUN6I_ISP_MODULE_EN_SAP\t\t\tBIT(10)\n#define SUN6I_ISP_MODULE_EN_AF\t\t\tBIT(11)\n#define SUN6I_ISP_MODULE_EN_RGB2RGB\t\tBIT(12)\n#define SUN6I_ISP_MODULE_EN_RGB_DRC\t\tBIT(13)\n#define SUN6I_ISP_MODULE_EN_TDNF\t\tBIT(15)\n#define SUN6I_ISP_MODULE_EN_AFS\t\t\tBIT(16)\n#define SUN6I_ISP_MODULE_EN_HIST\t\tBIT(17)\n#define SUN6I_ISP_MODULE_EN_YUV_GAIN_OFFSET\tBIT(18)\n#define SUN6I_ISP_MODULE_EN_YUV_DRC\t\tBIT(19)\n#define SUN6I_ISP_MODULE_EN_TG\t\t\tBIT(20)\n#define SUN6I_ISP_MODULE_EN_ROT\t\t\tBIT(21)\n#define SUN6I_ISP_MODULE_EN_CONTRAST\t\tBIT(22)\n#define SUN6I_ISP_MODULE_EN_SATU\t\tBIT(24)\n#define SUN6I_ISP_MODULE_EN_SRC1\t\tBIT(30)\n#define SUN6I_ISP_MODULE_EN_SRC0\t\tBIT(31)\n\n#define SUN6I_ISP_MODE_REG\t\t\t0x44\n#define SUN6I_ISP_MODE_INPUT_FMT(v)\t\t((v) & GENMASK(2, 0))\n#define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v)\t\t(((v) << 3) & GENMASK(4, 3))\n#define SUN6I_ISP_MODE_OTF_DPC(v)\t\t(((v) << 16) & BIT(16))\n#define SUN6I_ISP_MODE_SHARP(v)\t\t\t(((v) << 17) & BIT(17))\n#define SUN6I_ISP_MODE_HIST(v)\t\t\t(((v) << 20) & GENMASK(21, 20))\n\n#define SUN6I_ISP_INPUT_FMT_YUV420\t\t0\n#define SUN6I_ISP_INPUT_FMT_YUV422\t\t1\n#define SUN6I_ISP_INPUT_FMT_RAW_BGGR\t\t4\n#define SUN6I_ISP_INPUT_FMT_RAW_RGGB\t\t5\n#define SUN6I_ISP_INPUT_FMT_RAW_GBRG\t\t6\n#define SUN6I_ISP_INPUT_FMT_RAW_GRBG\t\t7\n\n#define SUN6I_ISP_INPUT_YUV_SEQ_YUYV\t\t0\n#define SUN6I_ISP_INPUT_YUV_SEQ_YVYU\t\t1\n#define SUN6I_ISP_INPUT_YUV_SEQ_UYVY\t\t2\n#define SUN6I_ISP_INPUT_YUV_SEQ_VYUY\t\t3\n\n#define SUN6I_ISP_IN_CFG_REG\t\t\t0x48\n#define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v)\t((v) & GENMASK(10, 0))\n\n#define SUN6I_ISP_IN_LUMA_RGB_ADDR0_REG\t\t0x4c\n#define SUN6I_ISP_IN_CHROMA_ADDR0_REG\t\t0x50\n#define SUN6I_ISP_IN_LUMA_RGB_ADDR1_REG\t\t0x54\n#define SUN6I_ISP_IN_CHROMA_ADDR1_REG\t\t0x58\n\n \n\n#define SUN6I_ISP_AE_CFG_REG\t\t\t0x60\n#define SUN6I_ISP_AE_CFG_LOW_BRI_TH(v)\t\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_AE_CFG_HORZ_NUM(v)\t\t(((v) << 12) & GENMASK(15, 12))\n#define SUN6I_ISP_AE_CFG_HIGH_BRI_TH(v)\t\t(((v) << 16) & GENMASK(27, 16))\n#define SUN6I_ISP_AE_CFG_VERT_NUM(v)\t\t(((v) << 28) & GENMASK(31, 28))\n\n#define SUN6I_ISP_AE_SIZE_REG\t\t\t0x64\n#define SUN6I_ISP_AE_SIZE_WIDTH(v)\t\t((v) & GENMASK(10, 0))\n#define SUN6I_ISP_AE_SIZE_HEIGHT(v)\t\t(((v) << 16) & GENMASK(26, 16))\n\n#define SUN6I_ISP_AE_POS_REG\t\t\t0x68\n#define SUN6I_ISP_AE_POS_HORZ_START(v)\t\t((v) & GENMASK(10, 0))\n#define SUN6I_ISP_AE_POS_VERT_START(v)\t\t(((v) << 16) & GENMASK(26, 16))\n\n \n\n#define SUN6I_ISP_OB_SIZE_REG\t\t\t0x78\n#define SUN6I_ISP_OB_SIZE_WIDTH(v)\t\t((v) & GENMASK(13, 0))\n#define SUN6I_ISP_OB_SIZE_HEIGHT(v)\t\t(((v) << 16) & GENMASK(29, 16))\n\n#define SUN6I_ISP_OB_VALID_REG\t\t\t0x7c\n#define SUN6I_ISP_OB_VALID_WIDTH(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_OB_VALID_HEIGHT(v)\t\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_OB_SRC0_VALID_START_REG\t0x80\n#define SUN6I_ISP_OB_SRC0_VALID_START_HORZ(v)\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_OB_SRC0_VALID_START_VERT(v)\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_OB_SRC1_VALID_START_REG\t0x84\n#define SUN6I_ISP_OB_SRC1_VALID_START_HORZ(v)\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_OB_SRC1_VALID_START_VERT(v)\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_OB_SPRITE_REG\t\t\t0x88\n#define SUN6I_ISP_OB_SPRITE_WIDTH(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_OB_SPRITE_HEIGHT(v)\t\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_OB_SPRITE_START_REG\t\t0x8c\n#define SUN6I_ISP_OB_SPRITE_START_HORZ(v)\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_OB_SPRITE_START_VERT(v)\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_OB_CFG_REG\t\t\t0x90\n#define SUN6I_ISP_OB_HORZ_POS_REG\t\t0x94\n#define SUN6I_ISP_OB_VERT_PARA_REG\t\t0x98\n#define SUN6I_ISP_OB_OFFSET_FIXED_REG\t\t0x9c\n\n \n\n#define SUN6I_ISP_BDNF_CFG_REG\t\t\t0xcc\n#define SUN6I_ISP_BDNF_CFG_IN_DIS_MIN(v)\t((v) & GENMASK(7, 0))\n#define SUN6I_ISP_BDNF_CFG_IN_DIS_MAX(v)\t(((v) << 16) & GENMASK(23, 16))\n\n#define SUN6I_ISP_BDNF_COEF_RB_REG\t\t0xd0\n#define SUN6I_ISP_BDNF_COEF_RB(i, v)\t\t(((v) << (4 * (i))) & \\\n\t\t\t\t\t\t GENMASK(4 * (i) + 3, 4 * (i)))\n\n#define SUN6I_ISP_BDNF_COEF_G_REG\t\t0xd4\n#define SUN6I_ISP_BDNF_COEF_G(i, v)\t\t(((v) << (4 * (i))) & \\\n\t\t\t\t\t\t GENMASK(4 * (i) + 3, 4 * (i)))\n\n \n\n#define SUN6I_ISP_BAYER_OFFSET0_REG\t\t0xe0\n#define SUN6I_ISP_BAYER_OFFSET0_R(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_BAYER_OFFSET0_GR(v)\t\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_BAYER_OFFSET1_REG\t\t0xe4\n#define SUN6I_ISP_BAYER_OFFSET1_GB(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_BAYER_OFFSET1_B(v)\t\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_BAYER_GAIN0_REG\t\t0xe8\n#define SUN6I_ISP_BAYER_GAIN0_R(v)\t\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_BAYER_GAIN0_GR(v)\t\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_BAYER_GAIN1_REG\t\t0xec\n#define SUN6I_ISP_BAYER_GAIN1_GB(v)\t\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_BAYER_GAIN1_B(v)\t\t(((v) << 16) & GENMASK(27, 16))\n\n \n\n#define SUN6I_ISP_WB_GAIN0_REG\t\t\t0x140\n#define SUN6I_ISP_WB_GAIN0_R(v)\t\t\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_WB_GAIN0_GR(v)\t\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_WB_GAIN1_REG\t\t\t0x144\n#define SUN6I_ISP_WB_GAIN1_GB(v)\t\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_WB_GAIN1_B(v)\t\t\t(((v) << 16) & GENMASK(27, 16))\n\n#define SUN6I_ISP_WB_CFG_REG\t\t\t0x148\n#define SUN6I_ISP_WB_CFG_CLIP(v)\t\t((v) & GENMASK(11, 0))\n\n \n\n#define SUN6I_ISP_MCH_SIZE_CFG_REG\t\t0x1e0\n#define SUN6I_ISP_MCH_SIZE_CFG_WIDTH(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_MCH_SIZE_CFG_HEIGHT(v)\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_MCH_SCALE_CFG_REG\t\t0x1e4\n#define SUN6I_ISP_MCH_SCALE_CFG_X_RATIO(v)\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_MCH_SCALE_CFG_Y_RATIO(v)\t(((v) << 16) & GENMASK(27, 16))\n#define SUN6I_ISP_MCH_SCALE_CFG_WEIGHT_SHIFT(v)\t(((v) << 28) & GENMASK(31, 28))\n\n#define SUN6I_ISP_SCH_SIZE_CFG_REG\t\t0x1e8\n#define SUN6I_ISP_SCH_SIZE_CFG_WIDTH(v)\t\t((v) & GENMASK(12, 0))\n#define SUN6I_ISP_SCH_SIZE_CFG_HEIGHT(v)\t(((v) << 16) & GENMASK(28, 16))\n\n#define SUN6I_ISP_SCH_SCALE_CFG_REG\t\t0x1ec\n#define SUN6I_ISP_SCH_SCALE_CFG_X_RATIO(v)\t((v) & GENMASK(11, 0))\n#define SUN6I_ISP_SCH_SCALE_CFG_Y_RATIO(v)\t(((v) << 16) & GENMASK(27, 16))\n#define SUN6I_ISP_SCH_SCALE_CFG_WEIGHT_SHIFT(v)\t(((v) << 28) & GENMASK(31, 28))\n\n#define SUN6I_ISP_MCH_CFG_REG\t\t\t0x1f0\n#define SUN6I_ISP_MCH_CFG_EN\t\t\tBIT(0)\n#define SUN6I_ISP_MCH_CFG_SCALE_EN\t\tBIT(1)\n#define SUN6I_ISP_MCH_CFG_OUTPUT_FMT(v)\t\t(((v) << 2) & GENMASK(4, 2))\n#define SUN6I_ISP_MCH_CFG_MIRROR_EN\t\tBIT(5)\n#define SUN6I_ISP_MCH_CFG_FLIP_EN\t\tBIT(6)\n#define SUN6I_ISP_MCH_CFG_STRIDE_Y_DIV4(v)\t(((v) << 8) & GENMASK(18, 8))\n#define SUN6I_ISP_MCH_CFG_STRIDE_UV_DIV4(v)\t(((v) << 20) & GENMASK(30, 20))\n\n#define SUN6I_ISP_OUTPUT_FMT_YUV420SP\t\t0\n#define SUN6I_ISP_OUTPUT_FMT_YUV422SP\t\t1\n#define SUN6I_ISP_OUTPUT_FMT_YVU420SP\t\t2\n#define SUN6I_ISP_OUTPUT_FMT_YVU422SP\t\t3\n#define SUN6I_ISP_OUTPUT_FMT_YUV420P\t\t4\n#define SUN6I_ISP_OUTPUT_FMT_YUV422P\t\t5\n#define SUN6I_ISP_OUTPUT_FMT_YVU420P\t\t6\n#define SUN6I_ISP_OUTPUT_FMT_YVU422P\t\t7\n\n#define SUN6I_ISP_SCH_CFG_REG\t\t\t0x1f4\n\n#define SUN6I_ISP_MCH_Y_ADDR0_REG\t\t0x1f8\n#define SUN6I_ISP_MCH_U_ADDR0_REG\t\t0x1fc\n#define SUN6I_ISP_MCH_V_ADDR0_REG\t\t0x200\n#define SUN6I_ISP_MCH_Y_ADDR1_REG\t\t0x204\n#define SUN6I_ISP_MCH_U_ADDR1_REG\t\t0x208\n#define SUN6I_ISP_MCH_V_ADDR1_REG\t\t0x20c\n#define SUN6I_ISP_SCH_Y_ADDR0_REG\t\t0x210\n#define SUN6I_ISP_SCH_U_ADDR0_REG\t\t0x214\n#define SUN6I_ISP_SCH_V_ADDR0_REG\t\t0x218\n#define SUN6I_ISP_SCH_Y_ADDR1_REG\t\t0x21c\n#define SUN6I_ISP_SCH_U_ADDR1_REG\t\t0x220\n#define SUN6I_ISP_SCH_V_ADDR1_REG\t\t0x224\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}