// Seed: 3484529699
module module_0 (
    output wand id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    output wand id_5,
    output wor id_6,
    input supply0 id_7,
    output wand id_8
);
  assign module_1.id_4 = 0;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_6 = 32'd25,
    parameter id_8 = 32'd97
) (
    input supply0 id_0,
    output tri _id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand _id_6,
    output supply0 id_7,
    input supply0 _id_8,
    output wor id_9
);
  wire [id_8 : id_6] id_11;
  parameter id_12 = 1;
  wire id_13;
  assign id_1 = id_3;
  logic [id_1 : id_6] id_14 = id_13, id_15;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_3,
      id_5,
      id_9,
      id_9,
      id_4,
      id_9
  );
endmodule
