# Intel® 64 and IA-32 Architectures

## Ref

- [Instruction](http://www.felixcloutier.com/x86/)
- [Manual](https://software.intel.com/en-us/articles/intel-sdm)

## OPERAND

### SHA256RNDS2

Perform Two Rounds of SHA256 Operation

| Opcode/Instruction | Op/En | 64/32 bit Mode Support | CPUID Feature Flag | Description |
|-|-|-|-|-|
|NP 0F 38 CB /r SHA256RNDS2 xmm1, xmm2/m128, <XMM0>|RM0|V/V|SHA| Perform 2 rounds of SHA256 operation using an initial SHA256 state (C,D,G,H) from xmm1, an initial SHA256 state (A,B,E,F) from xmm2/m128, and a pre-computed sum of the next 2 round message dwords and the corresponding round constants from the implicit operand XMM0, storing the updated SHA256 state (A,B,E,F) result in xmm1.|


- Description

    The SHA256RNDS2 instruction performs 2 rounds of SHA256 operation using an initial SHA256 state (C,D,G,H)
    from the first operand, an initial SHA256 state (A,B,E,F) from the second operand, and a pre-computed sum of the
    next 2 round message dwords and the corresponding round constants from the implicit operand xmm0. Note that
    only the two lower dwords of XMM0 are used by the instruction.
    The updated SHA256 state (A,B,E,F) is written to the first operand, and the second operand can be used as the
    updated state (C,D,G,H) in later rounds.

- Operation

    ```s
    SHA256RNDS2
    A_0 <-- SRC2[127:96];
    B_0 <-- SRC2[95:64];
    C_0 <-- SRC1[127:96];
    D_0 <-- SRC1[95:64];
    E_0 <-- SRC2[63:32];
    F_0 <-- SRC2[31:0];
    G_0 <-- SRC1[63:32];
    H_0 <-- SRC1[31:0];
    WK0 <-- XMM0[31: 0];
    WK1 <-- XMM0[63: 32];
    FOR i = 0 to 1
        A_(i +1) <-- Ch (E_i, F_i, G_i) +Σ1( E_i) +WKi+ H_i + Maj(A_i , B_i, C_i) +Σ0( A_i);
        B_(i +1) <-- A_i;
        C_(i +1) <-- B_i ;
        D_(i +1) <-- C_i;
        E_(i +1) <-- Ch (E_i, F_i, G_i) +Σ1( E_i) +WKi+ H_i + D_i;
        F_(i +1) <-- E_i ;
        G_(i +1) <-- F_i;
        H_(i +1) <-- G_i;
    ENDFOR
    DEST[127:96] <-- A_2;
    DEST[95:64] <-- B_2;
    DEST[63:32] <-- E_2;
    DEST[31:0] <-- F_2;
    ```

### SHA256MSG1

Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords

| Opcode/Instruction | Op/En | 64/32 bit Mode Support | CPUID Feature Flag | Description |
|-|-|-|-|-|
|NP 0F 38 CC /r SHA256MSG1 xmm1, xmm2/m128|RM|V/V|SHA| Performs the final calculation for the next four SHA256 message dwords using previous message dwords from xmm1 and xmm2/m128, storing the result in xmm1.|

- Description

    The SHA256MSG1 instruction is one of two SHA256 message scheduling instructions. 
    The instruction performs an
    intermediate calculation for the next four SHA256 message dwords.

- Operation

    ```s
    SHA256MSG1
    W4 <-- SRC2[31: 0] ;
    W3 <-- SRC1[127:96] ;
    W2 <-- SRC1[95:64] ;
    W1 <-- SRC1[63: 32] ;
    W0 <-- SRC1[31: 0] ;
    DEST[127:96] <-- W3 + σ0( W4);
    DEST[95:64] <-- W2 + σ0( W3);
    DEST[63:32] <-- W1 + σ0( W2);
    DEST[31:0] <-- W0 + σ0( W1);
    ```

### SHA256MSG2

Perform a Final Calculation for the Next Four SHA256 Message Dwords

| Opcode/Instruction | Op/En | 64/32 bit Mode Support | CPUID Feature Flag | Description |
|-|-|-|-|-|
|NP 0F 38 CD /r SHA256MSG2 xmm1, xmm2/m128|RM|V/V|SHA| Performs the final calculation for the next four SHA256 message dwords using previous message dwords from xmm1 and xmm2/m128, storing the result in xmm1.|

- Description

    The SHA256MSG2 instruction is one of two SHA2 message scheduling instructions. 
    The instruction performs the
    final calculation for the next four SHA256 message dwords.

- Operation

    ```s
    W14 <-- SRC2[95:64] ;
    W15 <-- SRC2[127:96] ;
    W16 <-- SRC1[31: 0] + σ1( W14) ;
    W17 <-- SRC1[63: 32] + σ1( W15) ;
    W18 <-- SRC1[95: 64] + σ1( W16) ;
    W19 <-- SRC1[127: 96] + σ1( W17) ;
    DEST[127:96] <-- W19 ;
    DEST[95:64] <-- W18 ;
    DEST[63:32] <-- W17 ;
    DEST[31:0] <-- W16;
    ```