// Seed: 3539022863
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    input  wire id_3
);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri id_5,
    output uwire id_6
);
  wire id_8;
  assign id_6 = 1 < 1'b0;
  module_0(
      id_2, id_5, id_6, id_0
  );
  wire id_9;
  wire id_10;
  assign (pull1, pull0) id_6 = 1;
endmodule
