-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Wed Sep 15 10:28:18 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top rom_lut_muon_inv_dr_sq_2 -prefix
--               rom_lut_muon_inv_dr_sq_2_ rom_lut_muon_inv_dr_sq_2_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_mux;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair1";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[13]\(4),
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[13]\(5),
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[13]\(6),
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[13]\(7),
      O => douta(7)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[13]\(0),
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[13]\(1),
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[13]\(2),
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[13]\(3),
      O => douta(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3886FE76A4BE70DA70C3673529F6730BAA9371536FDC3BF7E54529A699F8E9F6",
      INIT_01 => X"439D8038AE765C4C5D4CE0C4A7E0C2F6B154E2C39838A8BDC20DA174C2E1189C",
      INIT_02 => X"6FF921BA315DFE15C48368A7F57F670A88BC0E2F38AE6FDB9B862E170C23BD9C",
      INIT_03 => X"886FF886A7692036A2A19C3573BE0D4BE4DDB0E714EC3802FDF9A7F69A7F12E1",
      INIT_04 => X"E9E2C509B0E19755C4D92E6E28B8514BC5538B14DC0E14DA75464570C4BDB7E1",
      INIT_05 => X"C6A936153703854BF8520EFDA70D4C31221AA8DB0E2F9D520314BE14A8A7F7EC",
      INIT_06 => X"922C553600DC52152F9CE69D4C369C310F9EDBE8CAA314DB9C3B085DA2E29C35",
      INIT_07 => X"1A94885536C38692FDD4DA71313135758B154DDBE4B0370E151B8A9BE1769BDF",
      INIT_08 => X"4986FE486A4B037037F8B9D4D52FDA8A0E48BC3DDBF4BF9C0DB9C4C52CDB9A8A",
      INIT_09 => X"5AA4DDAF92C0E2F9DA4BF85769192F9A2D6A926C43714DC0DBE6FDCE6A6F8571",
      INIT_0A => X"9221AA9DC652154B037FDC0864BE2F86E934705387FE204DC3869D53137E70DB",
      INIT_0B => X"7C54E76F3D1C0E1A9DA91A8B08A9C4DFDCBC3E22BE8854DC0DB3869D5714C4DF",
      INIT_0C => X"A4E2D6A9DD6932FA2C386A2C370DC4DA594E22FFD2154DBF8B0ED5214C64BF85",
      INIT_0D => X"72C5549CAF921A4DBF8B0E1576A755DB488B0034B15371522A9DA9C64B0DC385",
      INIT_0E => X"15534B6BE486F92C0E2FE2C38692FE70B16949DBFF4B1421BA2C0DF38BE755DA",
      INIT_0F => X"4E22C5538B153B6A8DAE47F9DA4C64C60F9E1C14E72BE77038B0E1B91BE2FE6C",
      INIT_10 => X"8B1AA4E2C552215386F9DAA76A4B0E2FE21B0034B5A921BA77CF76A76F9D6485",
      INIT_11 => X"5A949DC6A922C0F76FA2194869215770C6BE9221AA9DC5526C39C548BF8B0E2B",
      INIT_12 => X"F9E21B03921BFE21BA7703981386A4B1FF9262F039D814E2F0E2C0DDA921536F",
      INIT_13 => X"9CB1AA5E21AA4DC69375A486E8CAA77C388B1AA4DDB039DBFE21A9EC5375936F",
      INIT_14 => X"70554E22C14276C0E21A922FF4B14DC576C1439DC6FA371A921BF8C6A7B14DD6",
      INIT_15 => X"543922DAFA48B1538B15371A9EC54DC5B00F8DDB1539CBFF886F921A921A921A",
      INIT_16 => X"38D1CAFFE786C03886A921BF9DB0E76F3E49D85AA4DDBC39DC14E1F0E71A5DC5",
      INIT_17 => X"9C86FFF9E2C6A5E2C55261A922C0E72A388B1AE978B6AA48B15346C39DBFE21A",
      INIT_18 => X"6C5AA4E32C6A4E2D6A4DC6A4DC6A487F72C5A94DDDAFF9DDAFA37154DCAA4DB0",
      INIT_19 => X"BFFE4DDC6FFE7B6C0388BCF9DC14E2156F00E4DD85A93886AA48B00E31BE48B0",
      INIT_1A => X"FE4E22C6FE9221B0F9DC6A922C50DDC014393761AAA4886FF922C039DB039DC0",
      INIT_1B => X"34DD86FCF9272C00E7716938B154DDB0F9E761B003922C554DDC554886A9371A",
      INIT_1C => X"DDDB16A5348B1694DDC6A5221AE922C0488B6F00E4DCB00392DBFE4D8554DDB0",
      INIT_1D => X"72C15539221B00E4886AA4DDB00E76C58B2C154E4987C03E22C694DD81438B5A",
      INIT_1E => X"C169538DD86BE938B6FFE48B1A938B1AB1AFE949DCB054E7B6C00E22C00E76C5",
      INIT_1F => X"FFF938DCB16A537B6C00E776F0F8D86A16A509222C5A909DCAFFE776C03921BC",
      INIT_20 => X"94E49D87C554E776C554E22C554D1DAFA94E488B1AFE92761AAA4886C0F8D86A",
      INIT_21 => X"E49DDC6C0039376D6AA49DC6BA5E21BF9092221BC00E49CB15539DCAFFE776C5",
      INIT_22 => X"D221C6F00F9E22C6BE93772BFF9E2DAF39DDCB05A50D221B0039E2C6BA4D1C6B",
      INIT_23 => X"772C6BFFA49DDC6BFA4DDC6F0F8DDC5A88B616FFE9277616AA4D21C154E776F0",
      INIT_24 => X"B6C5AAA4E488716AA4E22DAFFA7886C072C6C003E788B6F00F8DDC6FFA788705",
      INIT_25 => X"2B0550F8E22DB05539272C5A94D21C5AC6C1550E49D86C554E48B6C00E4887C1",
      INIT_26 => X"AFFFA4E7476C6BFA4D22CAF3F9222C6AC15A50E78886C5553922DB000E7872BC",
      INIT_27 => X"55439348871BC0FA38886F00F9E21B155A953937771B054392761BFFE4E21B15",
      INIT_28 => X"A539348B61AF0FE4DEDC6FCFA788B6BF550E49E2D85BFFE4E361C1554E372C6A",
      INIT_29 => X"539E3721B1AAA939D1DB16A539DDC6C0FA4D2772DBC150E4DDDB1AAA4E261C15",
      INIT_2A => X"93488871AC00F93488616AA938DD86BF39E3776DBC15439E221816A538DD86BF",
      INIT_2B => X"49DDCB1BC003A49DDCB05A50E3771F158E222185BC0FE4E222C6F03E4D21C6F0",
      INIT_2C => X"8C8B6C5BFFE538DDCB1BFFE927872C15888871B05550E49DDB6F003E49DDB1AF",
      INIT_2D => X"721B5BC003E4E3772C6BFFA4D222C6FCDDCB1B05550E4D22DB1AFFA4E372DBC0",
      INIT_2E => X"7185BC003E4E74B71B15553937761BC0CB6C6FC00F938DDCB1B000E4E262C6FC",
      INIT_2F => X"C6C5AAA9438E222DB05AA5392221C5AF186B05550E4E2761C6BFFE9389C86C15",
      INIT_30 => X"B16BFFA53927772C6C000F9278B61AFCB1BC000F9492221C6C1543E78DD86C15",
      INIT_31 => X"C15A953E49E22186F0550F9E3761B1AAF15AA94393488871BC000E4E3771C5AF",
      INIT_32 => X"ABFA94E4E3776181BFFFA4E788B6C6BF16AA94392488871B16AA53927771C1AA",
      INIT_33 => X"AA543939D221CB1AF00FA4D2772DB055000FE534D2221C6C15550E49DDCB1BC0",
      INIT_34 => X"FE94E4D27762C6C5AAA539378B71B15A00FE4E4D2221C7C6AFEA4E49DDC71AFF",
      INIT_35 => X"94F934DE21DB6F16AA94E4D222DB1BF0A50E4E3488B61B05AA94F8E2761C6F01",
      INIT_36 => X"93E39E2221C716FC03E939E222DB1AFF50E4D3788761B16AFEA4F4D222DB1AFF",
      INIT_37 => X"E4E388DC871B1AFFFE90D3488B6DAC0594D38DDDD871BC15550E4E37761C5BC0",
      INIT_38 => X"4E789DC871C5BC000F94937776181BFC39278888B6C6C155543938D21D86C16A",
      INIT_39 => X"49E2222DB2F16BFEA53934888B6C6BC0E78DDDDCB1B1AFFFFA4E49E21DB6B156",
      INIT_3A => X"8D222DC71B16AFFE94E4D23721C6C15AE7488B72C6C5ABFA94E4E37772DB06AF",
      INIT_3B => X"27762D86C6BC0003E538D2222DB1BC157888872C6C6BFFFFA4E4D2222DB1B055",
      INIT_3C => X"DDDCB6DBC6BFFFFA438E378B71C6F155E221DB6C6F15AA543939237721B1B015",
      INIT_3D => X"DDCB6CBC6BF003E94E79E222D86C5AFFDDC871B1BC155543E4E789DC861B05AA",
      INIT_3E => X"62DB6C6B0555550E4E49E221CB1B16AA2DCB6C6C16AAAA50E4D3788B61B1BC15",
      INIT_3F => X"CB6CBC6BC0100FA4E4D23772186C1ABFB61C6C6BC15540F93927888871B1BC01",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"111111100FFEDCB986420EB962FB73FA50B5F92B4C4C3A17D38D159DF2467899",
      INIT_01 => X"1000FFEDCBA986531FDB852FC851C83E93E81B4C5D5C4A17D27C048BE0346777",
      INIT_02 => X"100FEDCB9875320DB9641DA73FB72D83D82B5E6F7F7E5B28D38C048BE0245667",
      INIT_03 => X"210EDCA976420DB9630DA63FB72E94E93D6092A3A2A17E4AF49D159CE1345677",
      INIT_04 => X"320FDB98641FDA742EB840C84FA50B5F93C5E7F7F6D4B17C27B047BD02467889",
      INIT_05 => X"531FDB97520DA741EA73FB62D83E93D70A3C4D5C4B29F5B05AF37AD03578ABBB",
      INIT_06 => X"7531EC9741FC852EB73FA61D82D82C6F81A3B3B3A18E4A05AF37BE1479BCDEFF",
      INIT_07 => X"A8530DA741EB740C840B72D83D82C5F81A3B3B3A18E5B06B049C0369CEF12333",
      INIT_08 => X"DB852FC852EA73FB62D94F94F93D6092B3C4C4B2906C27D26BF369CF13567899",
      INIT_09 => X"1EB841EA63FB73EA50C71C71B5F82B4D5E6E5D4B28E4AF49E26AD0368ACDEFFF",
      INIT_0A => X"62FB840C840C73E950A50A4E82B5E708191807E5B17D38D26AE258BDF1345667",
      INIT_0B => X"A73FB73FB62D94FA5FA4F93C6092B4C4C4C4B29F6C17C16BF37AE1368ABDEEFF",
      INIT_0C => X"0C73FB62D94FA50B50A4E82B5E70819191807D4A17C27C059D147ADF13467788",
      INIT_0D => X"51D84FA61C72D72C71B5E81B4D6E7F7F7E5C3A07C28D27B048BF2479BDE01122",
      INIT_0E => X"B72D94FA50A5FA4E82C6F82B4C5D6E5D5C3A17D39F49E37BF37ADF24689ABCCC",
      INIT_0F => X"2D83E94F94E93D71B4E70A3B4D5D5D5C3A18E5B16C16BF48CF369BE023567788",
      INIT_10 => X"94E94F94E82D70A4D7092B4D5D5D5D4C3A07D39F4AF48D159CF358ACE0123444",
      INIT_11 => X"0B50A5F93D71B5E81A3C5E6E7F7E6D5C3906C28E38D26BF36AD03579BDEF0111",
      INIT_12 => X"82C71B5F93D6092C5E7F809191807F6D3A06C28D27C15AD158BE13579BCDEEFF",
      INIT_13 => X"0A4E82C6F92C5E7092B3B4C4B3B2907E4B17D38D27C159D047AD024689ABCDDD",
      INIT_14 => X"82C6093D6F92B4D5E7F7F7F7F6E5C3906D38E49E38C159D047ACF13578ABBCCC",
      INIT_15 => X"1B5E81B4D6F81A2B3C4C4C4B3A18F6C29F5A05AF49D26AD147ADF135789ABCCC",
      INIT_16 => X"A4D7092C5D6F8091919191807E5C29F6C27D27D16BF37BE258BD024679ABBCCC",
      INIT_17 => X"4D6092B4C5E6F7F707F7F6D5C3907D39F5A05AF49D159D037ACF13578ABCCDDD",
      INIT_18 => X"E7092B3C5D6E6E6E6E6D5C3A18E5B17D39E39E27B048CF369CE13579ABCDEFFF",
      INIT_19 => X"81A3B4D5D6E6E6E6D5C4B2907D4A06C28D28D16BF37BF259CE13689BCEF00111",
      INIT_1A => X"3C4D5E6E7F7F7E6E5C4B2906D3A06C27D27C16AF37BF269CF2469BCEF1223444",
      INIT_1B => X"E6F7F8080808F7E6D4B2907D4A06C27D27C16BF38CF37AD0358ACE0134566777",
      INIT_1C => X"91A2A2A2A291807E5C3A18E4B17D38E38D27C049D148BE247ACE0245789AABBB",
      INIT_1D => X"5D5D5D5C4C3A2907E5C3906C28E4AF4AF48D26AE26AD0479CF13579ABCDEFF00",
      INIT_1E => X"190808F7F6D5C3A17E5B28E4A06B16C16AF48C158C0369CF2468ACEF01234445",
      INIT_1F => X"D5C4C3B2918F6D4A18E4B17D38E39E38D26BF37BF369CF257ACE023567899AAA",
      INIT_20 => X"91908F6D5C3A17E5B18E4A06C17C16B059E26BE269D0369BE024689BCDEFF000",
      INIT_21 => X"6E5C4B2907E5B29F5C28E4AF5A05AF48D26AE26AD147AD02579BDF0134456666",
      INIT_22 => X"3B2907E5C3A07D4A06C28E39E49E38D16AE37AE259CF257ACE024678ABBCDDDD",
      INIT_23 => X"18F6D4B28F5C29F5B17D38E38E38C16AF37BF37AE147ADF2468ACDF012334455",
      INIT_24 => X"E5C3A18E5B28E4B17C28D38E38D26B048C158C036AD0257ACE0245789ABBCCCC",
      INIT_25 => X"C3A17E5B28E4B17C28E39E38D27C15AE26AE259C0368BE03579ACEF012344455",
      INIT_26 => X"B18F5C28F5B17D39E49F49F49D27B048C048CF369CF2479CE0235689ABCCDDDD",
      INIT_27 => X"906D3906C28E4AF5B06B05AF49D26BF37BF269D0369CE13579BDE01234556667",
      INIT_28 => X"8E5B18E4A06B17C27D27C16B049D26AE26AD147AD0368BDF135689BCDEEFF000",
      INIT_29 => X"7D4A06C28E39F4AF4AF49E37C059D26AD158CF258BE03579BDF1235678899AAA",
      INIT_2A => X"6C39F5A06C17C27C27C16AF48D159D159D047AD0369BE02468ABDEF012334444",
      INIT_2B => X"6C28E39F5A05A05AF49E38C159E26AE159CF369CF1469BDF134679ABCDDEEFFF",
      INIT_2C => X"6B17D38E39E49E38D27C059E26AF36AE158CF258AD02469BCE01345678899AAA",
      INIT_2D => X"6B17C28D28D27C16B059E37BF48C037BE258BE1479CE02468ABDEF1223445555",
      INIT_2E => X"6B17C27C27C16B05AE38C059D159D148BE258BE0368ACF124679ABCDEF001111",
      INIT_2F => X"6C17C27C16B05AF48D26AF37BF37AE258CF258BD02579BDF1245689AABCCDDDD",
      INIT_30 => X"7C27C27C16B05AE37C059D159D158CF369CF258ADF2468ACDF023456788999AA",
      INIT_31 => X"8D28D27C16B049E27BF48C048CF37AD147AD0358ADF13579ACDF012345566666",
      INIT_32 => X"9E38E38D16B049D26BF37BF37AE259CF258BE1368ADF134689BCDEF012233344",
      INIT_33 => X"AF49E38D27B049D26AE26AE269D047AE1479CF1468ADE024578ABCDEEF001111",
      INIT_34 => X"C16B049E37C059E26AE26AE259C0369CF258BD02479BDE0235679ABBCDDEEFFF",
      INIT_35 => X"D27C16AF48D15AE26AE26AE158CF259CE1479CE13579BDF02346789AABBCCDDD",
      INIT_36 => X"F49E27C059E26AF37BF26AE158BF258BE1368BD02468ACDF0234567899AABBBB",
      INIT_37 => X"26B049D26BF37BF47BF37AE158BF258BD0358ADF13579ACEF0234567788999AA",
      INIT_38 => X"49D26BF38C049D158C047BE258CF258AD0357ACE02468ABDE012345667788899",
      INIT_39 => X"6BF48D15AE26AE26AD158CF269CF258BD0257ACE024689BCEF01234566777888",
      INIT_3A => X"9E26BF38C048C037BF269D036AD0358BE0357ACE024679ACDF01234456667777",
      INIT_3B => X"C059D26AE26AE159D047BE148BE1369CE1368ACE024679ACDE01233455666777",
      INIT_3C => X"F38C048C048C047BE259CF369CF247ACF1468BDF134689BCDF01233455666777",
      INIT_3D => X"27BF37BF37BE269D047BE147AD0368BE02579BDF13578ABCEF01234456667777",
      INIT_3E => X"6AE26AE26AD158CF369D0369CF257ACF1468ACE024679ACDE012334566777778",
      INIT_3F => X"9D159D159C047BE258CF258BE1469BE0357ACE023578ABDEF023345667788888",
      INIT_40 => X"D159D148C037AE148BE147AD0368BD02579BDF13578ABDEF0234456778899999",
      INIT_41 => X"159D048CF36AD147AE147AD0258ADF2469BDF13568ABDEF123456778999AAAAA",
      INIT_42 => X"59D148CF36AD147AD147ADF258ADF2469BDF13568ABDE01234567899AABBBCCC",
      INIT_43 => X"9D158CF36AD147AE147ADF258ADF2469BDF13579ACDF023456789AABCCDDDDDD",
      INIT_44 => X"E159C037AE148BE147AD0358BD02579BE024679BCE012456789ABCCDEEEFFFFF",
      INIT_45 => X"26AD148BE258BE258BD0368BE0357ACE02468ACDF02356789ABCDEEF00011111",
      INIT_46 => X"7BE258CF369CF258BE1479CE1368BDF13579BDE0235679ABCDEFF01122333344",
      INIT_47 => X"CF36AD047AD0369CF258ADF2479CE02468ACE0134679ABCDF001233445566666",
      INIT_48 => X"148BE258BF258BE0369BE1368ADF1368ACDF134679ACDEF01234556778889999",
      INIT_49 => X"69D037AD0369CF257AD0257ACE13579BDF134689BCDF01234567889AABBBBCCC",
      INIT_4A => X"BF258CF258BE1469CF1469BE02479BDF13468ABDEF123567899ABCCDDEEEEFFF",
      INIT_4B => X"147AE147AD0358BE0368BDF2469BDF13568ACDF02346789ABCDEEF0011122222",
      INIT_4C => X"6AD0369CF258AD0258ADF2468BDF13579ACE01345789BCDEF001223444555556",
      INIT_4D => X"CF258BE147ADF257ADF1468BDF13579BDF0245789BCDEF112345667788899999",
      INIT_4E => X"258BE147ACF257ACF1469BDF2468ACEF135689BCEF01234567899ABBCCCCDDDD",
      INIT_4F => X"8BE147ACF257ADF2479BE02469BDE024679BCEF12345789AABCDDEFF00001111",
      INIT_50 => X"E147ADF258ADF2579CE13579BDF13579ACEF1245689ABCDEF001223344455555",
      INIT_51 => X"47AD0258BD0358ACF1468ACE13468ACEF124578ABCDEF1123455677888999999",
      INIT_52 => X"AD0369BE1368BD02479BD02468ACDF134679ACDE01234567899ABBCCDDDEEEEE",
      INIT_53 => X"1479CF1479CE1368ACF13579BDF134689BDEF12356789ABCDDEFF00112222333",
      INIT_54 => X"8AD0258ADF2479BE02479BDF13568ABDF0235679ABCDEF012234455667777777",
      INIT_55 => X"E1469CE1368BDF2468ADF13568ACEF134679ABDEF012345677899AABBCCCCCCC",
      INIT_56 => X"58AD0257ACF1368ACE03578ACE023578ABDEF123457899ABCDDEFF0001111122",
      INIT_57 => X"CF1469BE0357ACE02579BDF024689BCEF1245689ABCDEF011233445566667777",
      INIT_58 => X"368BD02579CE02579BDF13578ACEF1245789BCDE0123445678899AABBBCCCCCC",
      INIT_59 => X"ADF2479BE02579BDF13579BDF024578ABDEF123456789ABCDDEEF00011122222",
      INIT_5A => X"1469BE02579BE02468ACE013578ACDF01345789ABCDEF0122344556667777888",
      INIT_5B => X"9BE03579CE02479BDF12468ABDF0235689ACDEF01234567889AABBCCCDDDDDDE",
      INIT_5C => X"0357ACE13579BE024679BDF024578ABDEF12346789ABBCDEEF00112223333334",
      INIT_5D => X"8ADF1468ACE13579BCE024579ACEF0235678ABCDEF0122345566778899999AAA",
      INIT_5E => X"02479BDF2468ACE024579BCE0134679ABDEF0123456789AABCCDDEEFFFF00000",
      INIT_5F => X"7ACE03579BDF13579BDE023578ABDEF12356789ABCDEFF012233445556666666",
      INIT_60 => X"F1468ACF13579BCE024679BCEF1245689ABDEF0123445677899AABBCCCCDDDDD",
      INIT_61 => X"79CE02468ACE024689BDF0235689BCDF012456789AABCDEEFF01112233333334",
      INIT_62 => X"F1468ACE02468ACDF134689BCEF12356789BCDEF01123445667788999AAAAAAA",
      INIT_63 => X"7ACE02468ACE013579ACDF1245789BCDEF1234567889ABBCDDEEFF0000111111",
      INIT_64 => X"02468ACE024689BDF024578ABDEF12346789ABCDEF0012334455667778888888",
      INIT_65 => X"8ACE02468ACEF13568ABDE0134678ABCDEF01234567889AABCCDDDEEEFFFFFFF",
      INIT_66 => X"13579BCE024689BDE0235689BCDF012456789ABCDEEF01122334455566666777",
      INIT_67 => X"9BDF13579ACE013568ABDE01245689ABCDF0122345677899AABBCCCDDDEEEEEE",
      INIT_68 => X"24689BDF13468ABDF0235689ACDEF123456789ABCDDEF0011223344455555555",
      INIT_69 => X"ACE024689BDF024578ABDE01245679ABCDEF0123445677889AAABBCCCCDDDDDD",
      INIT_6A => X"3579BDE024579ACEF1245689BCDE0123456789ABBCDEEF001122333444445555",
      INIT_6B => X"CE023579BCE0134689BCDF01345689ABCDEF01233456678899AAABBBCCCCCCDD",
      INIT_6C => X"579BCE023578ABDF0234679ABCEF0123456789ABBCDEEF001122233344444444",
      INIT_6D => X"E023579ACEF134679ACDE012456789ACDEFF01234456678899AAABBBCCCCCCCC",
      INIT_6E => X"79BDE023578ABDE0134678ABCDE0123456789AABCDDEFF001122333444444555",
      INIT_6F => X"024679BCE0134679ACDE012356789ABCDEF01234456678899AAABBBCCCCDDDDD",
      INIT_70 => X"ABDF124579ACDF0234678ABCDF0123456789AABCDDEFF0112223344445555555",
      INIT_71 => X"3568ABDF0235689BCDF01345678ABCDEF001234556778899AABBCCCDDDDDDDDE",
      INIT_72 => X"CE0135689BCEF1245689ABDEF0123456789ABCCDEFF001223334445555666666",
      INIT_73 => X"689BCE0134679ABDEF12346789ABCDEF0123445677899AABBCCCDDDEEEEEEFFF",
      INIT_74 => X"F134689BCEF0235679ABCEF0123456789ABCCDEFF01122334455566677777777",
      INIT_75 => X"9BCE0134678ABDEF12346789ABCDEF012345567889AABBCCDDEEEFFFF0000000",
      INIT_76 => X"34689BCEF1235679ABCEF0123456789ABCDEEF01123344556667778888999999",
      INIT_77 => X"DE0134679ABDE012356789ACDEF012334567889AABCCDDEEFFF0001111122222",
      INIT_78 => X"68ABDE01245689ACDEF023456789ABCDEEF0112344556677889999AAAABBBBBB",
      INIT_79 => X"0235689BCDF01345689ABCDEF01234567899ABBCDDEEF0001122233333444444",
      INIT_7A => X"ACDF0235679ABCEF012456789ABCDEFF012334556778899AABBBCCCCDDDDDDDD",
      INIT_7B => X"4679ACDE01245679ABCDEF1234556789ABBCDDEFF01122333445555666666666",
      INIT_7C => X"F0134678ABCEF013456789ABCDEF01233456678899ABBCCCDDEEEEFFFFF00000",
      INIT_7D => X"9ACDE01245689ABCEF0123456789ABBCDEEF0112234455666777888899999999",
      INIT_7E => X"34679ABDEF02345679ABCDEF012334567789AABBCDDEEFF00011112222233333",
      INIT_7F => X"DF01345789ACDEF013456789ABBCDEF00123345566778899AAABBBBCCCCCCCCC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BEBFBFC0C0C1C2C2C3C3C4C4C5C5C6C6C6C7C7C7C8C8C8C8C8C9C9C9C9C9C9C9",
      INIT_01 => X"A2A3A4A5A6A7A8A9AAAAABACADAEAFB0B1B2B3B4B5B5B6B7B8B9B9BABBBCBCBD",
      INIT_02 => X"BBBCBCBDBEBEBFBFC0C0C1C1C2C2C3C3C3C4C4C4C5C5C5C5C5C6C6C6C6C6C6C6",
      INIT_03 => X"A0A1A2A3A3A4A5A6A7A8A9AAABACADAEAFAFB0B1B2B3B4B4B5B6B7B8B8B9BABA",
      INIT_04 => X"B8B9BABABBBBBCBCBDBDBEBEBFBFC0C0C0C1C1C1C2C2C2C2C2C3C3C3C3C3C3C3",
      INIT_05 => X"9E9FA0A0A1A2A3A4A5A6A7A8A9AAABABACADAEAFB0B0B1B2B3B3B4B5B6B6B7B8",
      INIT_06 => X"B6B6B7B8B8B9B9BABABBBBBCBCBCBDBDBDBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0",
      INIT_07 => X"9C9D9E9E9FA0A1A2A3A4A5A6A7A7A8A9AAABACACADAEAFAFB0B1B2B2B3B4B4B5",
      INIT_08 => X"B3B4B4B5B5B6B6B7B7B8B8B9B9BABABABBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBD",
      INIT_09 => X"9A9B9C9C9D9E9FA0A1A2A3A3A4A5A6A7A8A8A9AAABACACADAEAEAFB0B1B1B2B2",
      INIT_0A => X"B1B1B2B2B3B3B4B4B5B5B6B6B6B7B7B8B8B8B8B9B9B9B9BABABABABABABABABA",
      INIT_0B => X"98999A9A9B9C9D9E9FA0A1A1A2A3A4A5A5A6A7A8A8A9AAABABACADADAEAFAFB0",
      INIT_0C => X"AEAFAFB0B0B1B1B2B2B3B3B3B4B4B5B5B5B5B6B6B6B6B7B7B7B7B7B7B7B7B7B7",
      INIT_0D => X"96979899999A9B9C9D9E9E9FA0A1A2A2A3A4A5A5A6A7A8A8A9AAAAABACACADAD",
      INIT_0E => X"ACACADADAEAEAFAFB0B0B0B1B1B2B2B2B3B3B3B3B4B4B4B4B4B4B4B5B5B5B5B5",
      INIT_0F => X"949596979898999A9B9C9C9D9E9FA0A0A1A2A3A3A4A5A5A6A7A7A8A9A9AAAAAB",
      INIT_10 => X"A9AAAAABABACACADADAEAEAEAFAFAFB0B0B0B0B1B1B1B1B1B2B2B2B2B2B2B2B2",
      INIT_11 => X"9293949596969798999A9A9B9C9D9D9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8A9",
      INIT_12 => X"A7A7A8A8A9A9AAAAABABABACACACADADADAEAEAEAEAFAFAFAFAFAFAFAFAFAFAF",
      INIT_13 => X"9191929394959596979898999A9B9B9C9D9E9E9FA0A0A1A2A2A3A3A4A5A5A6A6",
      INIT_14 => X"A5A5A6A6A7A7A7A8A8A9A9A9AAAAAAABABABABACACACACACACADADADADADADAD",
      INIT_15 => X"8F90909192939494959697979899999A9B9C9C9D9E9E9F9FA0A1A1A2A2A3A4A4",
      INIT_16 => X"A2A3A3A4A4A5A5A5A6A6A7A7A7A8A8A8A8A9A9A9A9AAAAAAAAAAAAAAAAAAAAAA",
      INIT_17 => X"8D8E8F8F90919292939495959697979899999A9B9B9C9D9D9E9F9FA0A0A1A1A2",
      INIT_18 => X"A0A1A1A2A2A2A3A3A4A4A4A5A5A5A6A6A6A6A7A7A7A7A7A7A8A8A8A8A8A8A8A8",
      INIT_19 => X"8C8C8D8E8E8F9091919293939495969697989899999A9B9B9C9C9D9E9E9F9FA0",
      INIT_1A => X"9E9E9F9FA0A0A1A1A1A2A2A2A3A3A3A4A4A4A4A4A5A5A5A5A5A5A5A6A6A6A6A6",
      INIT_1B => X"8A8B8B8C8D8D8E8F909091929293949495969697979899999A9A9B9B9C9C9D9D",
      INIT_1C => X"9C9C9D9D9E9E9E9F9F9FA0A0A0A1A1A1A1A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3",
      INIT_1D => X"88898A8A8B8C8C8D8E8F8F90909192929394949595969797989899999A9A9B9B",
      INIT_1E => X"9A9A9B9B9B9C9C9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A0A1A1A1A1A1A1A1A1A1",
      INIT_1F => X"87878889898A8B8B8C8D8D8E8F8F909191929293949495959696979798989999",
      INIT_20 => X"98989999999A9A9A9B9B9B9C9C9C9D9D9D9D9D9E9E9E9E9E9E9F9F9F9F9F9F9F",
      INIT_21 => X"858686878888898A8A8B8C8C8D8E8E8F8F909191929293939494959596969797",
      INIT_22 => X"96969797979898989999999A9A9A9A9B9B9B9B9C9C9C9C9C9C9C9C9C9D9D9D9D",
      INIT_23 => X"848485868687878889898A8B8B8C8C8D8E8E8F8F909091919292939394949595",
      INIT_24 => X"94949595959696969797979898989899999999999A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_25 => X"8283838485858686878888898A8A8B8B8C8C8D8D8E8F8F909091919292929393",
      INIT_26 => X"9292939393949494959595969696969797979797989898989898989898989898",
      INIT_27 => X"8181828283848485858687878888898A8A8B8B8C8C8D8D8E8E8F8F9090919191",
      INIT_28 => X"9090919191929292939393949494949595959595959696969696969696969696",
      INIT_29 => X"7F8080818282838384848586868787888889898A8A8B8B8C8C8D8D8E8E8F8F90",
      INIT_2A => X"8E8E8F8F90909090919191929292929393939393939494949494949494949494",
      INIT_2B => X"7E7E7F7F8081818282838384858586868787888889898A8A8B8B8C8C8C8D8D8E",
      INIT_2C => X"8C8D8D8D8E8E8E8F8F8F8F909090909191919191929292929292929292929292",
      INIT_2D => X"7C7D7D7E7F7F80808181828283848485858686878788888989898A8A8B8B8B8C",
      INIT_2E => X"8A8B8B8C8C8C8C8D8D8D8E8E8E8E8F8F8F8F8F8F909090909090909090909090",
      INIT_2F => X"7B7B7C7D7D7E7E7F7F8080818182828384848485858686878788888989898A8A",
      INIT_30 => X"8989898A8A8A8B8B8B8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8E8E8E8E8E8E8E",
      INIT_31 => X"797A7B7B7C7C7D7D7E7E7F7F8080818182828383848485858686868787888888",
      INIT_32 => X"8787888888898989898A8A8A8A8B8B8B8B8B8C8C8C8C8C8C8C8C8C8D8D8D8D8D",
      INIT_33 => X"7879797A7A7B7B7C7C7D7D7E7E7F7F8080818182828383848484858586868687",
      INIT_34 => X"85868686878787878888888889898989898A8A8A8A8A8A8A8A8B8B8B8B8B8B8B",
      INIT_35 => X"7777787879797A7A7B7B7C7C7D7D7E7E7F7F8080818182828283838484848585",
      INIT_36 => X"8484848585858586868686878787878888888888888889898989898989898989",
      INIT_37 => X"75767677777879797A7A7B7B7B7C7C7D7D7E7E7F7F8080808181828282838383",
      INIT_38 => X"8282838383848484848585858585868686868686878787878787878787878787",
      INIT_39 => X"74757576767777787879797A7A7B7B7B7C7C7D7D7E7E7E7F7F80808081818182",
      INIT_3A => X"8081818182828282838383838484848484848585858585858585858585858686",
      INIT_3B => X"73737474757576767777787879797A7A7A7B7B7C7C7D7D7D7E7E7E7F7F7F8080",
      INIT_3C => X"7F7F7F8080808181818182828282828283838383838383838484848484848484",
      INIT_3D => X"7272737374747475757676777778787979797A7A7B7B7B7C7C7D7D7D7E7E7E7F",
      INIT_3E => X"7D7E7E7E7E7F7F7F7F8080808080818181818181828282828282828282828282",
      INIT_3F => X"7071717272737374747575757676777778787879797A7A7A7B7B7B7C7C7C7D7D",
      INIT_40 => X"7C7C7C7D7D7D7D7E7E7E7E7F7F7F7F7F7F808080808080808080808080818181",
      INIT_41 => X"6F7070717171727273737474757575767677777778787979797A7A7A7B7B7B7C",
      INIT_42 => X"7A7B7B7B7B7C7C7C7C7D7D7D7D7D7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F",
      INIT_43 => X"6E6E6F6F70707171727272737374747475757676767777777878797979797A7A",
      INIT_44 => X"7979797A7A7A7A7B7B7B7B7B7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_45 => X"6D6D6E6E6F6F6F70707171727272737374747475757576767677777778787879",
      INIT_46 => X"7778787878797979797A7A7A7A7A7A7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C",
      INIT_47 => X"6C6C6C6D6D6E6E6F6F6F70707171717272737373747474757575767676777777",
      INIT_48 => X"7676777777777878787878797979797979797A7A7A7A7A7A7A7A7A7A7A7A7A7A",
      INIT_49 => X"6A6B6B6C6C6D6D6D6E6E6F6F6F70707171717272727373737474747575757676",
      INIT_4A => X"7575757576767676777777777777787878787878787878797979797979797979",
      INIT_4B => X"696A6A6B6B6B6C6C6D6D6D6E6E6F6F6F70707071717172727273737374747474",
      INIT_4C => X"7374747474747575757575767676767676777777777777777777777777777777",
      INIT_4D => X"686969696A6A6B6B6B6C6C6D6D6D6E6E6E6F6F6F707070717171727272737373",
      INIT_4E => X"7272727373737374747474747475757575757575757676767676767676767676",
      INIT_4F => X"6768686869696A6A6A6B6B6B6C6C6C6D6D6E6E6E6F6F6F6F7070707171717172",
      INIT_50 => X"7171717172727272727373737373737374747474747474747474747474757575",
      INIT_51 => X"6666676768686869696A6A6A6B6B6B6C6C6C6D6D6D6E6E6E6F6F6F6F70707070",
      INIT_52 => X"6F70707070707171717171727272727272727273737373737373737373737373",
      INIT_53 => X"656566666767676868686969696A6A6A6B6B6B6C6C6C6D6D6D6E6E6E6E6F6F6F",
      INIT_54 => X"6E6E6F6F6F6F6F70707070707071717171717171717171727272727272727272",
      INIT_55 => X"646465656566666767676868686969696A6A6A6B6B6B6B6C6C6C6D6D6D6D6E6E",
      INIT_56 => X"6D6D6D6D6E6E6E6E6E6F6F6F6F6F6F6F70707070707070707070707070707070",
      INIT_57 => X"63636464646565656666676767686868686969696A6A6A6B6B6B6B6C6C6C6C6D",
      INIT_58 => X"6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F6F6F6F6F",
      INIT_59 => X"6262636363646464656565666666676767686868696969696A6A6A6A6B6B6B6B",
      INIT_5A => X"6A6B6B6B6B6B6C6C6C6C6C6C6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E",
      INIT_5B => X"616162626263636364646465656566666667676767686868686969696A6A6A6A",
      INIT_5C => X"69696A6A6A6A6A6B6B6B6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D6D",
      INIT_5D => X"6060616161626262636363646464656565656666666767676768686868696969",
      INIT_5E => X"68686869696969696A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_5F => X"5F5F606060616161626262636363636464646565656566666666676767676868",
      INIT_60 => X"6767676768686868686869696969696969696A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_61 => X"5E5E5F5F5F606060616161626262626363636464646465656565666666666667",
      INIT_62 => X"6666666667676767676767686868686868686868696969696969696969696969",
      INIT_63 => X"5D5D5E5E5E5F5F5F606060616161616262626263636364646464646565656566",
      INIT_64 => X"6565656565666666666666666767676767676767676767686868686868686868",
      INIT_65 => X"5C5C5D5D5D5E5E5E5F5F5F606060606161616162626262636363636464646464",
      INIT_66 => X"6464646464646565656565656566666666666666666666666666676767676767",
      INIT_67 => X"5B5B5C5C5C5D5D5D5E5E5E5F5F5F5F6060606061616161626262626363636363",
      INIT_68 => X"6263636363636464646464646464656565656565656565656565656565656565",
      INIT_69 => X"5A5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F60606060616161616262626262",
      INIT_6A => X"6162626262626263636363636363636464646464646464646464646464646464",
      INIT_6B => X"595A5A5A5B5B5B5B5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F606060606061616161",
      INIT_6C => X"6061616161616162626262626262626263636363636363636363636363636363",
      INIT_6D => X"585959595A5A5A5B5B5B5B5C5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F5F60606060",
      INIT_6E => X"5F60606060606060616161616161616161626262626262626262626262626262",
      INIT_6F => X"585858595959595A5A5A5A5B5B5B5B5C5C5C5C5D5D5D5D5E5E5E5E5E5F5F5F5F",
      INIT_70 => X"5E5F5F5F5F5F5F5F606060606060606060616161616161616161616161616161",
      INIT_71 => X"575757585858585959595A5A5A5A5B5B5B5B5C5C5C5C5C5D5D5D5D5D5E5E5E5E",
      INIT_72 => X"5D5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F6060606060606060606060606060",
      INIT_73 => X"56565657575758585858595959595A5A5A5A5B5B5B5B5B5C5C5C5C5C5D5D5D5D",
      INIT_74 => X"5C5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F",
      INIT_75 => X"5555565656565757575858585859595959595A5A5A5A5B5B5B5B5B5C5C5C5C5C",
      INIT_76 => X"5B5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E",
      INIT_77 => X"545555555556565656575757575858585859595959595A5A5A5A5A5B5B5B5B5B",
      INIT_78 => X"5A5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_79 => X"5354545455555555565656565757575757585858585859595959595A5A5A5A5A",
      INIT_7A => X"5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_7B => X"5353535354545454555555555656565657575757575858585858595959595959",
      INIT_7C => X"595959595959595A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_7D => X"5252525353535354545454555555555556565656575757575757585858585858",
      INIT_7E => X"58585858585859595959595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A",
      INIT_7F => X"5151525252525353535354545454545555555555565656565657575757575758",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5757575757575858585858585858585859595959595959595959595959595959",
      INIT_01 => X"5051515151525252525353535353545454545455555555555656565656565757",
      INIT_02 => X"5656565656575757575757575757575858585858585858585858585858585858",
      INIT_03 => X"5050505051515151515252525253535353535454545454555555555555555656",
      INIT_04 => X"5555555556565656565656565657575757575757575757575757575757575757",
      INIT_05 => X"4F4F4F5050505050515151515252525252535353535353545454545454555555",
      INIT_06 => X"5454545555555555555555555656565656565656565656565656565656565656",
      INIT_07 => X"4E4E4F4F4F4F4F50505050515151515152525252525253535353535354545454",
      INIT_08 => X"5354545454545454545455555555555555555555555555555555555555555555",
      INIT_09 => X"4D4E4E4E4E4F4F4F4F4F50505050505151515151525252525252535353535353",
      INIT_0A => X"5353535353535353535454545454545454545454545454545555555555555555",
      INIT_0B => X"4D4D4D4D4E4E4E4E4E4F4F4F4F4F505050505051515151515152525252525252",
      INIT_0C => X"5252525252525253535353535353535353535353535454545454545454545454",
      INIT_0D => X"4C4C4C4D4D4D4D4D4E4E4E4E4E4F4F4F4F4F5050505050505151515151515152",
      INIT_0E => X"5151515151525252525252525252525252535353535353535353535353535353",
      INIT_0F => X"4B4B4C4C4C4C4D4D4D4D4D4E4E4E4E4E4E4F4F4F4F4F4F505050505050515151",
      INIT_10 => X"5050505051515151515151515151515252525252525252525252525252525252",
      INIT_11 => X"4B4B4B4B4B4C4C4C4C4C4D4D4D4D4D4E4E4E4E4E4E4F4F4F4F4F4F4F50505050",
      INIT_12 => X"4F4F505050505050505050505151515151515151515151515151515151515151",
      INIT_13 => X"4A4A4A4B4B4B4B4B4C4C4C4C4C4C4D4D4D4D4D4E4E4E4E4E4E4E4F4F4F4F4F4F",
      INIT_14 => X"4F4F4F4F4F4F4F4F4F4F50505050505050505050505050505050505050505050",
      INIT_15 => X"49494A4A4A4A4A4B4B4B4B4B4C4C4C4C4C4C4D4D4D4D4D4D4E4E4E4E4E4E4E4E",
      INIT_16 => X"4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F50505050505050505050",
      INIT_17 => X"49494949494A4A4A4A4A4B4B4B4B4B4B4C4C4C4C4C4C4C4D4D4D4D4D4D4D4E4E",
      INIT_18 => X"4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F",
      INIT_19 => X"4848484949494949494A4A4A4A4A4B4B4B4B4B4B4B4C4C4C4C4C4C4C4D4D4D4D",
      INIT_1A => X"4C4C4D4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1B => X"474748484848484949494949494A4A4A4A4A4A4B4B4B4B4B4B4B4C4C4C4C4C4C",
      INIT_1C => X"4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_1D => X"47474747474848484848484949494949494A4A4A4A4A4A4A4B4B4B4B4B4B4B4B",
      INIT_1E => X"4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D",
      INIT_1F => X"4646464747474747474848484848484949494949494A4A4A4A4A4A4A4A4B4B4B",
      INIT_20 => X"4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_21 => X"4546464646464647474747474748484848484849494949494949494A4A4A4A4A",
      INIT_22 => X"494A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_23 => X"4545454546464646464647474747474747484848484848484949494949494949",
      INIT_24 => X"49494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_25 => X"4444454545454545464646464646474747474747474848484848484848484949",
      INIT_26 => X"4848484848494949494949494949494949494949494A4A4A4A4A4A4A4A4A4A4A",
      INIT_27 => X"4444444444444545454545454646464646464647474747474747474848484848",
      INIT_28 => X"4748484848484848484848484848494949494949494949494949494949494949",
      INIT_29 => X"4343434444444444444445454545454546464646464646464747474747474747",
      INIT_2A => X"4747474747474747474848484848484848484848484848484848484848484848",
      INIT_2B => X"4243434343434344444444444444454545454545454646464646464646464747",
      INIT_2C => X"4646464646474747474747474747474747474747474748484848484848484848",
      INIT_2D => X"4242424243434343434343444444444444444545454545454545464646464646",
      INIT_2E => X"4546464646464646464646464646474747474747474747474747474747474747",
      INIT_2F => X"4141424242424242434343434343434444444444444444454545454545454545",
      INIT_30 => X"4545454545454545464646464646464646464646464646464646464646464646",
      INIT_31 => X"4141414141424242424242424343434343434343444444444444444444454545",
      INIT_32 => X"4444444445454545454545454545454545454545454646464646464646464646",
      INIT_33 => X"4040404141414141414242424242424242434343434343434344444444444444",
      INIT_34 => X"4444444444444444444444444445454545454545454545454545454545454545",
      INIT_35 => X"4040404040404141414141414142424242424242424343434343434343434344",
      INIT_36 => X"4343434343434344444444444444444444444444444444444444444444444444",
      INIT_37 => X"3F3F3F4040404040404041414141414141414242424242424242424343434343",
      INIT_38 => X"4242434343434343434343434343434343434444444444444444444444444444",
      INIT_39 => X"3F3F3F3F3F3F3F40404040404040414141414141414141424242424242424242",
      INIT_3A => X"4242424242424242424243434343434343434343434343434343434343434343",
      INIT_3B => X"3E3E3E3E3F3F3F3F3F3F3F404040404040404041414141414141414141424242",
      INIT_3C => X"4141414142424242424242424242424242424242424242424242424343434343",
      INIT_3D => X"3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F4040404040404040404141414141414141",
      INIT_3E => X"4141414141414141414141414141424242424242424242424242424242424242",
      INIT_3F => X"3D3D3D3D3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F404040404040404040404041",
      INIT_40 => X"4040404040404141414141414141414141414141414141414141414141414141",
      INIT_41 => X"3C3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F404040404040",
      INIT_42 => X"4040404040404040404040404040404040404141414141414141414141414141",
      INIT_43 => X"3C3C3C3C3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_44 => X"3F3F3F3F3F3F3F3F404040404040404040404040404040404040404040404040",
      INIT_45 => X"3B3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F",
      INIT_46 => X"3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F40404040404040404040",
      INIT_47 => X"3B3B3B3B3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E",
      INIT_48 => X"3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E",
      INIT_4A => X"3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_4B => X"3A3A3A3A3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D",
      INIT_4C => X"3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_4D => X"3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D",
      INIT_4E => X"3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_4F => X"393939393A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C",
      INIT_50 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_51 => X"39393939393939393A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C",
      INIT_52 => X"3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_53 => X"3838383939393939393939393A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B",
      INIT_54 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_55 => X"38383838383838393939393939393939393A3A3A3A3A3A3A3A3A3A3A3B3B3B3B",
      INIT_56 => X"3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_57 => X"373738383838383838383839393939393939393939393A3A3A3A3A3A3A3A3A3A",
      INIT_58 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_59 => X"373737373737383838383838383838383939393939393939393939393A3A3A3A",
      INIT_5A => X"393939393A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5B => X"3637373737373737373737383838383838383838383939393939393939393939",
      INIT_5C => X"39393939393939393939393939393A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5D => X"3636363636373737373737373737373838383838383838383838383939393939",
      INIT_5E => X"3838383939393939393939393939393939393939393939393939393939393939",
      INIT_5F => X"3636363636363636363737373737373737373737383838383838383838383838",
      INIT_60 => X"3838383838383838383838383839393939393939393939393939393939393939",
      INIT_61 => X"3535353536363636363636363636373737373737373737373737383838383838",
      INIT_62 => X"3738383838383838383838383838383838383838383838383838383838383838",
      INIT_63 => X"3535353535353535363636363636363636363637373737373737373737373737",
      INIT_64 => X"3737373737373737373737383838383838383838383838383838383838383838",
      INIT_65 => X"3434353535353535353535353536363636363636363636363637373737373737",
      INIT_66 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_67 => X"3434343434343535353535353535353535353636363636363636363636363636",
      INIT_68 => X"3636363636363636363737373737373737373737373737373737373737373737",
      INIT_69 => X"3334343434343434343434353535353535353535353535363636363636363636",
      INIT_6A => X"3636363636363636363636363636363636363636363636363637373737373737",
      INIT_6B => X"3333333334343434343434343434343435353535353535353535353535353636",
      INIT_6C => X"3535353535353636363636363636363636363636363636363636363636363636",
      INIT_6D => X"3333333333333333333434343434343434343434343535353535353535353535",
      INIT_6E => X"3535353535353535353535353535353535353536363636363636363636363636",
      INIT_6F => X"3232333333333333333333333334343434343434343434343434343535353535",
      INIT_70 => X"3434343535353535353535353535353535353535353535353535353535353535",
      INIT_71 => X"3232323232323333333333333333333333333334343434343434343434343434",
      INIT_72 => X"3434343434343434343434343435353535353535353535353535353535353535",
      INIT_73 => X"3232323232323232323232333333333333333333333333333334343434343434",
      INIT_74 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_75 => X"3131313132323232323232323232323233333333333333333333333333333333",
      INIT_76 => X"3333333333333333333434343434343434343434343434343434343434343434",
      INIT_77 => X"3131313131313131323232323232323232323232323233333333333333333333",
      INIT_78 => X"3333333333333333333333333333333333333333333333333333333434343434",
      INIT_79 => X"3031313131313131313131313132323232323232323232323232323233333333",
      INIT_7A => X"3232323233333333333333333333333333333333333333333333333333333333",
      INIT_7B => X"3030303030313131313131313131313131313232323232323232323232323232",
      INIT_7C => X"3232323232323232323232323232323333333333333333333333333333333333",
      INIT_7D => X"3030303030303030303031313131313131313131313131313232323232323232",
      INIT_7E => X"3232323232323232323232323232323232323232323232323232323232323232",
      INIT_7F => X"2F2F303030303030303030303030303131313131313131313131313131313132",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(13 downto 6),
      \douta[13]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(5 downto 2)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_2 : entity is "rom_lut_muon_inv_dr_sq_2,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_2 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_2;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
