<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>axi_encrypt</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>150</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>206</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.500 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
            <Interval-min>151</Interval-min>
            <Interval-max>207</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>EsperimentiVitisHLS/source/temp.c:93</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>5106</FF>
            <LUT>14976</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>axi_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>axi_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>axi_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>axi_encrypt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_u64_to_u8_array_fu_222</InstName>
                    <ModuleName>u64_to_u8_array</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>222</ID>
                    <BindInstances>add_ln7_fu_358_p2 add_ln7_1_fu_364_p2 add_ln7_2_fu_370_p2 add_ln7_3_fu_376_p2 add_ln7_4_fu_382_p2 add_ln7_5_fu_388_p2 add_ln7_6_fu_394_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_u64_to_u8_array_clone_fu_236</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>236</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret43_u64_to_u8_array_clone_fu_275</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>275</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret44_u64_to_u8_array_clone_fu_298</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>298</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret45_u64_to_u8_array_clone_fu_337</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>337</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret46_u64_to_u8_array_clone_fu_360</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>360</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret47_u64_to_u8_array_clone_fu_399</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>399</ID>
                </Instance>
                <Instance>
                    <InstName>call_ret48_u64_to_u8_array_clone_fu_422</InstName>
                    <ModuleName>u64_to_u8_array_clone</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>422</ID>
                </Instance>
                <Instance>
                    <InstName>grp_crypto_aead_encrypt_fu_462</InstName>
                    <ModuleName>crypto_aead_encrypt</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>462</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LOADBYTES_fu_650</InstName>
                            <ModuleName>LOADBYTES</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>650</ID>
                            <BindInstances>add_ln22_1_fu_237_p2 tmp_fu_257_p34 sub_ln22_fu_337_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LOADBYTES_fu_690</InstName>
                            <ModuleName>LOADBYTES</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>690</ID>
                            <BindInstances>add_ln22_1_fu_237_p2 tmp_fu_257_p34 sub_ln22_fu_337_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LOADBYTES_fu_730</InstName>
                            <ModuleName>LOADBYTES</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>730</ID>
                            <BindInstances>add_ln22_1_fu_237_p2 tmp_fu_257_p34 sub_ln22_fu_337_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LOADBYTES_fu_770</InstName>
                            <ModuleName>LOADBYTES</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>770</ID>
                            <BindInstances>add_ln22_1_fu_237_p2 tmp_fu_257_p34 sub_ln22_fu_337_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ROUND_6_fu_811</InstName>
                            <ModuleName>ROUND_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>811</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838</InstName>
                            <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>838</ID>
                            <BindInstances>add_ln29_fu_150_p2 sub_ln29_fu_172_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852</InstName>
                            <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>852</ID>
                            <BindInstances>add_ln29_fu_132_p2 sub_ln29_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865</InstName>
                            <ModuleName>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>865</ID>
                            <BindInstances>add_ln29_fu_134_p2 sub_ln29_fu_156_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln45_fu_1043_p2 add_ln40_fu_1049_p2 add_ln65_fu_1181_p2 add_ln58_fu_1187_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>c_u8_U c_u8_1_U c_u8_2_U c_u8_3_U control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>u64_to_u8_array</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.182</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>EsperimentiVitisHLS/source/temp.c:9</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>489</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_358_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_364_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_370_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_376_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_4_fu_382_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_5_fu_388_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_6_fu_394_p2" SOURCE="EsperimentiVitisHLS/source/temp.c:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>u64_to_u8_array_clone</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.423</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>EsperimentiVitisHLS/source/temp.c:9</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>768</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LOADBYTES</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/word.h:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/word.h:22</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>425</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_237_p2" SOURCE="source/word.h:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_257_p34" SOURCE="source/word.h:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln22_fu_337_p2" SOURCE="source/word.h:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ROUND_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/round.h:12</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>2112</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/word.h:28~source/aead.c:60</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1>
                            <Name>VITIS_LOOP_29_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/word.h:29~source/aead.c:60</SourceLocation>
                        </VITIS_LOOP_29_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_150_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_fu_172_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/word.h:28~source/aead.c:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1>
                            <Name>VITIS_LOOP_29_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/word.h:29~source/aead.c:84</SourceLocation>
                        </VITIS_LOOP_29_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>260</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_132_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_fu_154_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/word.h:28~source/aead.c:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1>
                            <Name>VITIS_LOOP_29_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/word.h:29~source/aead.c:85</SourceLocation>
                        </VITIS_LOOP_29_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>260</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_134_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_fu_156_p2" SOURCE="source/word.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>crypto_aead_encrypt</Name>
            <Loops>
                <VITIS_LOOP_40_3/>
                <VITIS_LOOP_58_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>126</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>182</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>126 ~ 182</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_3>
                        <Name>VITIS_LOOP_40_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>20 ~ 36</Latency>
                        <AbsoluteTimeLatency>0.200 us ~ 0.360 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>18</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 18</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_3>
                    <VITIS_LOOP_58_7>
                        <Name>VITIS_LOOP_58_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>40 ~ 56</Latency>
                        <AbsoluteTimeLatency>0.400 us ~ 0.560 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>20</min>
                                <max>28</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>20 ~ 28</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838</Instance>
                        </InstanceList>
                    </VITIS_LOOP_58_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>source/aead.c:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_3>
                            <Name>VITIS_LOOP_40_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/aead.c:45</SourceLocation>
                        </VITIS_LOOP_40_3>
                        <VITIS_LOOP_58_7>
                            <Name>VITIS_LOOP_58_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>source/aead.c:58</SourceLocation>
                        </VITIS_LOOP_58_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2009</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>6694</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1043_p2" SOURCE="source/aead.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1049_p2" SOURCE="source/aead.c:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1181_p2" SOURCE="source/aead.c:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1187_p2" SOURCE="source/aead.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>axi_encrypt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>151 ~ 207</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>EsperimentiVitisHLS/source/temp.c:93</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <FF>5106</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>14976</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>85</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c_u8_U" SOURCE="EsperimentiVitisHLS/source/temp.c:118" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="c_u8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c_u8_1_U" SOURCE="EsperimentiVitisHLS/source/temp.c:118" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="c_u8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c_u8_2_U" SOURCE="EsperimentiVitisHLS/source/temp.c:118" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="c_u8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c_u8_3_U" SOURCE="EsperimentiVitisHLS/source/temp.c:118" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="c_u8_3"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="sysgen" output="C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="c" index="0" direction="in" srcType="long long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m" index="1" direction="in" srcType="long long unsigned int const *" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="m_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="m_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ad" index="2" direction="in" srcType="long long unsigned int const *" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ad_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ad_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nsec" index="3" direction="in" srcType="long long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="nsec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="nsec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="npub" index="4" direction="in" srcType="long long unsigned int const *" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="npub_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="npub_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="5" direction="in" srcType="long long unsigned int const *" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="k_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="k_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="register" interface="s_axi_control" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="ap_return" access="R" description="Data signal of ap_return" range="32">
                    <fields>
                        <field offset="0" width="32" name="ap_return" access="R" description="Bit 31 to 0 of ap_return"/>
                    </fields>
                </register>
                <register offset="0x18" name="c_1" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 31 to 0 of c"/>
                    </fields>
                </register>
                <register offset="0x1c" name="c_2" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 63 to 32 of c"/>
                    </fields>
                </register>
                <register offset="0x24" name="m_1" access="W" description="Data signal of m" range="32">
                    <fields>
                        <field offset="0" width="32" name="m" access="W" description="Bit 31 to 0 of m"/>
                    </fields>
                </register>
                <register offset="0x28" name="m_2" access="W" description="Data signal of m" range="32">
                    <fields>
                        <field offset="0" width="32" name="m" access="W" description="Bit 63 to 32 of m"/>
                    </fields>
                </register>
                <register offset="0x30" name="ad_1" access="W" description="Data signal of ad" range="32">
                    <fields>
                        <field offset="0" width="32" name="ad" access="W" description="Bit 31 to 0 of ad"/>
                    </fields>
                </register>
                <register offset="0x34" name="ad_2" access="W" description="Data signal of ad" range="32">
                    <fields>
                        <field offset="0" width="32" name="ad" access="W" description="Bit 63 to 32 of ad"/>
                    </fields>
                </register>
                <register offset="0x3c" name="nsec_1" access="W" description="Data signal of nsec" range="32">
                    <fields>
                        <field offset="0" width="32" name="nsec" access="W" description="Bit 31 to 0 of nsec"/>
                    </fields>
                </register>
                <register offset="0x40" name="nsec_2" access="W" description="Data signal of nsec" range="32">
                    <fields>
                        <field offset="0" width="32" name="nsec" access="W" description="Bit 63 to 32 of nsec"/>
                    </fields>
                </register>
                <register offset="0x48" name="npub_1" access="W" description="Data signal of npub" range="32">
                    <fields>
                        <field offset="0" width="32" name="npub" access="W" description="Bit 31 to 0 of npub"/>
                    </fields>
                </register>
                <register offset="0x4c" name="npub_2" access="W" description="Data signal of npub" range="32">
                    <fields>
                        <field offset="0" width="32" name="npub" access="W" description="Bit 63 to 32 of npub"/>
                    </fields>
                </register>
                <register offset="0x54" name="k_1" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 31 to 0 of k"/>
                    </fields>
                </register>
                <register offset="0x58" name="k_2" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 63 to 32 of k"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="c"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="ad"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="nsec"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="npub"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="c"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="c"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="m"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="m"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ad"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="ad"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="nsec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="nsec"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="npub"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="npub"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="k"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="k"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">64 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 24, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">ap_return, 0x10, 32, R, Data signal of ap_return, </column>
                    <column name="s_axi_control">c_1, 0x18, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">c_2, 0x1c, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">m_1, 0x24, 32, W, Data signal of m, </column>
                    <column name="s_axi_control">m_2, 0x28, 32, W, Data signal of m, </column>
                    <column name="s_axi_control">ad_1, 0x30, 32, W, Data signal of ad, </column>
                    <column name="s_axi_control">ad_2, 0x34, 32, W, Data signal of ad, </column>
                    <column name="s_axi_control">nsec_1, 0x3c, 32, W, Data signal of nsec, </column>
                    <column name="s_axi_control">nsec_2, 0x40, 32, W, Data signal of nsec, </column>
                    <column name="s_axi_control">npub_1, 0x48, 32, W, Data signal of npub, </column>
                    <column name="s_axi_control">npub_2, 0x4c, 32, W, Data signal of npub, </column>
                    <column name="s_axi_control">k_1, 0x54, 32, W, Data signal of k, </column>
                    <column name="s_axi_control">k_2, 0x58, 32, W, Data signal of k, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="c">in, long long unsigned int*</column>
                    <column name="m">in, long long unsigned int const *</column>
                    <column name="ad">in, long long unsigned int const *</column>
                    <column name="nsec">in, long long unsigned int*</column>
                    <column name="npub">in, long long unsigned int const *</column>
                    <column name="k">in, long long unsigned int const *</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="c">m_axi_gmem, interface, , </column>
                    <column name="c">s_axi_control, register, offset, name=c_1 offset=0x18 range=32</column>
                    <column name="c">s_axi_control, register, offset, name=c_2 offset=0x1c range=32</column>
                    <column name="m">m_axi_gmem, interface, , </column>
                    <column name="m">s_axi_control, register, offset, name=m_1 offset=0x24 range=32</column>
                    <column name="m">s_axi_control, register, offset, name=m_2 offset=0x28 range=32</column>
                    <column name="ad">m_axi_gmem, interface, , </column>
                    <column name="ad">s_axi_control, register, offset, name=ad_1 offset=0x30 range=32</column>
                    <column name="ad">s_axi_control, register, offset, name=ad_2 offset=0x34 range=32</column>
                    <column name="nsec">m_axi_gmem, interface, , </column>
                    <column name="nsec">s_axi_control, register, offset, name=nsec_1 offset=0x3c range=32</column>
                    <column name="nsec">s_axi_control, register, offset, name=nsec_2 offset=0x40 range=32</column>
                    <column name="npub">m_axi_gmem, interface, , </column>
                    <column name="npub">s_axi_control, register, offset, name=npub_1 offset=0x48 range=32</column>
                    <column name="npub">s_axi_control, register, offset, name=npub_2 offset=0x4c range=32</column>
                    <column name="k">m_axi_gmem, interface, , </column>
                    <column name="k">s_axi_control, register, offset, name=k_1 offset=0x54 range=32</column>
                    <column name="k">s_axi_control, register, offset, name=k_2 offset=0x58 range=32</column>
                    <column name="return">s_axi_control, register, , name=ap_return offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">read, 4, 64</column>
                    <column name="m_axi_gmem">read, 2, 64</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Resolution, Problem</keys>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:125:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:125:18, read, Inferred, 4, , </column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:126:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:126:18, read, Inferred, 4, , </column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:127:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:127:18, read, Inferred, 4, , </column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:128:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">c, EsperimentiVitisHLS/source/temp.c:128:18, read, Inferred, 4, , </column>
                    <column name="m_axi_gmem">m, EsperimentiVitisHLS/source/temp.c:130:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">m, EsperimentiVitisHLS/source/temp.c:130:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">m, EsperimentiVitisHLS/source/temp.c:131:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">m, EsperimentiVitisHLS/source/temp.c:131:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">ad, EsperimentiVitisHLS/source/temp.c:133:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">ad, EsperimentiVitisHLS/source/temp.c:133:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">ad, EsperimentiVitisHLS/source/temp.c:134:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">ad, EsperimentiVitisHLS/source/temp.c:134:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">nsec, EsperimentiVitisHLS/source/temp.c:136:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">nsec, EsperimentiVitisHLS/source/temp.c:136:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">nsec, EsperimentiVitisHLS/source/temp.c:137:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">nsec, EsperimentiVitisHLS/source/temp.c:137:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">npub, EsperimentiVitisHLS/source/temp.c:139:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">npub, EsperimentiVitisHLS/source/temp.c:139:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">npub, EsperimentiVitisHLS/source/temp.c:140:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">npub, EsperimentiVitisHLS/source/temp.c:140:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">k, EsperimentiVitisHLS/source/temp.c:142:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">k, EsperimentiVitisHLS/source/temp.c:142:18, read, Inferred, 2, , </column>
                    <column name="m_axi_gmem">k, EsperimentiVitisHLS/source/temp.c:143:18, read, Widen Fail, , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">k, EsperimentiVitisHLS/source/temp.c:143:18, read, Inferred, 2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="EsperimentiVitisHLS/source/temp.c:9" status="valid" parentFunction="u64_to_u8_array" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:28" status="valid" parentFunction="axi_decrypt" variable="m" isDirective="0" options="m_axi port=m offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:29" status="valid" parentFunction="axi_decrypt" variable="nsec" isDirective="0" options="m_axi port=nsec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:30" status="valid" parentFunction="axi_decrypt" variable="c" isDirective="0" options="m_axi port=c offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:31" status="valid" parentFunction="axi_decrypt" variable="ad" isDirective="0" options="m_axi port=ad offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:32" status="valid" parentFunction="axi_decrypt" variable="npub" isDirective="0" options="m_axi port=npub offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:33" status="valid" parentFunction="axi_decrypt" variable="k" isDirective="0" options="m_axi port=k offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:35" status="valid" parentFunction="axi_decrypt" variable="m" isDirective="0" options="s_axilite port=m bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:36" status="valid" parentFunction="axi_decrypt" variable="nsec" isDirective="0" options="s_axilite port=nsec bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:37" status="valid" parentFunction="axi_decrypt" variable="c" isDirective="0" options="s_axilite port=c bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:38" status="valid" parentFunction="axi_decrypt" variable="ad" isDirective="0" options="s_axilite port=ad bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:39" status="valid" parentFunction="axi_decrypt" variable="npub" isDirective="0" options="s_axilite port=npub bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:40" status="valid" parentFunction="axi_decrypt" variable="k" isDirective="0" options="s_axilite port=k bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:41" status="valid" parentFunction="axi_decrypt" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:98" status="valid" parentFunction="axi_encrypt" variable="c" isDirective="0" options="m_axi port=c offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:99" status="valid" parentFunction="axi_encrypt" variable="m" isDirective="0" options="m_axi port=m offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:100" status="valid" parentFunction="axi_encrypt" variable="ad" isDirective="0" options="m_axi port=ad offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:101" status="valid" parentFunction="axi_encrypt" variable="nsec" isDirective="0" options="m_axi port=nsec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:102" status="valid" parentFunction="axi_encrypt" variable="npub" isDirective="0" options="m_axi port=npub offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:103" status="valid" parentFunction="axi_encrypt" variable="k" isDirective="0" options="m_axi port=k offset=slave bundle=gmem"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:105" status="valid" parentFunction="axi_encrypt" variable="c" isDirective="0" options="s_axilite port=c bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:106" status="valid" parentFunction="axi_encrypt" variable="m" isDirective="0" options="s_axilite port=m bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:107" status="valid" parentFunction="axi_encrypt" variable="ad" isDirective="0" options="s_axilite port=ad bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:108" status="valid" parentFunction="axi_encrypt" variable="nsec" isDirective="0" options="s_axilite port=nsec bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:109" status="valid" parentFunction="axi_encrypt" variable="npub" isDirective="0" options="s_axilite port=npub bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:110" status="valid" parentFunction="axi_encrypt" variable="k" isDirective="0" options="s_axilite port=k bundle=control"/>
        <Pragma type="interface" location="EsperimentiVitisHLS/source/temp.c:111" status="valid" parentFunction="axi_encrypt" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=cyclic factor=4 variable=c_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:118:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="c_u8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=complete  variable=m_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:119:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="m_u8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=complete  variable=ad_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:120:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="ad_u8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=complete  variable=nsec_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:121:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="nsec_u8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=complete  variable=npub_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:122:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="npub_u8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="axi_encrypt" options="dim=1 type=complete  variable=k_u8" pragmaLocId="EsperimentiVitisHLS/source/temp.c:123:0" srcPragmaType="pipeline" srcPragmaLoc="EsperimentiVitisHLS/source/temp.c:9" srcPragmaSource="pragma" srcIsDirective="0" variable="k_u8" varLoc=""/>
    </AutoPragmaReport>
</profile>

