{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708786296267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708786296267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 22:51:36 2024 " "Processing started: Sat Feb 24 22:51:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708786296267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708786296267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taxi_fares -c Taxi_fares " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taxi_fares -c Taxi_fares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708786296267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708786296479 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 top_taxi_fares.v(88) " "Verilog HDL Expression warning at top_taxi_fares.v(88): truncated literal to match 27 bits" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708786296512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/top_taxi_fares.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/top_taxi_fares.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_taxi_fares " "Found entity 1: top_taxi_fares" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/stepper_motors.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/stepper_motors.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stepper_motors " "Found entity 1: Stepper_motors" {  } { { "../rtl/Stepper_motors.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/Stepper_motors.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 price_cnt.v(3) " "Verilog HDL Expression warning at price_cnt.v(3): truncated literal to match 27 bits" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708786296519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_2S cnt_2s price_cnt.v(4) " "Verilog HDL Declaration information at price_cnt.v(4): object \"CNT_2S\" differs only in case from object \"cnt_2s\" in the same scope" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708786296519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/price_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/price_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 price_cnt " "Found entity 1: price_cnt" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/distance_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/distance_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_cnt " "Found entity 1: distance_cnt" {  } { { "../rtl/distance_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/distance_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/binary2bcd_216.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/binary2bcd_216.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd_216 " "Found entity 1: binary2bcd_216" {  } { { "../rtl/binary2bcd_216.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/binary2bcd_216.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786296526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786296526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance top_taxi_fares.v(104) " "Verilog HDL Implicit Net warning at top_taxi_fares.v(104): created implicit net for \"distance\"" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708786296526 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lag_key_launch price_cnt.v(22) " "Verilog HDL error at price_cnt.v(22): object \"lag_key_launch\" is not declared" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1708786296527 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "seg_dynamic seg_dynamic.v(27) " "Verilog HDL Parameter Declaration warning at seg_dynamic.v(27): Parameter Declaration in module \"seg_dynamic\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708786296527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/altera/All_Prj/Taxi_fares/quartus_prj/output_files/Taxi_fares.map.smsg " "Generated suppressed messages file E:/FPGA/altera/All_Prj/Taxi_fares/quartus_prj/output_files/Taxi_fares.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708786296550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708786296581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 24 22:51:36 2024 " "Processing ended: Sat Feb 24 22:51:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708786296581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708786296581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708786296581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708786296581 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708786297139 ""}
