{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732831491387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732831491388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:04:51 2024 " "Processing started: Thu Nov 28 19:04:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732831491388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732831491388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fin -c fin " "Command: quartus_map --read_settings_files=on --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732831491388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732831492176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831492990 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831492990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831492990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/contadordecuadriculas2/contador_de_cuadriculas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contador_de_cuadriculas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_de_cuadriculas-Behavioral " "Found design unit 1: contador_de_cuadriculas-Behavioral" {  } { { "../contadordecuadriculas2/contador_de_cuadriculas.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contador_de_cuadriculas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831492997 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_de_cuadriculas " "Found entity 1: contador_de_cuadriculas" {  } { { "../contadordecuadriculas2/contador_de_cuadriculas.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contador_de_cuadriculas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831492997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831492997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/contadordecuadriculas2/contadorcuadriculas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/contadordecuadriculas2/contadorcuadriculas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorcuadriculas " "Found entity 1: contadorcuadriculas" {  } { { "../contadordecuadriculas2/contadorcuadriculas.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contadorcuadriculas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "../autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "../autito/Bloque_ADC_controller/adc_adc_mega_0.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/derecho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/derecho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 derecho " "Found entity 1: derecho" {  } { { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/antirreboteesquema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirreboteesquema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Antirreboteesquema " "Found entity 1: Antirreboteesquema" {  } { { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion/ubicacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/ubicacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ubicacion " "Found entity 1: ubicacion" {  } { { "../orientacion/ubicacion.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion/ubicacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/tomadecision2/decisionfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decisionfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decisionfinal " "Found entity 1: decisionfinal" {  } { { "../tomadecision2/decisionfinal.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/tomadecision2/decisionfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/output_files/prueba1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/prueba1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba1 " "Found entity 1: prueba1" {  } { { "../autito/output_files/prueba1.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/prueba1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/vecinos/controlgeneralversion3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/vecinos/controlgeneralversion3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlgeneralversion3_4-behavioral " "Found design unit 1: controlgeneralversion3_4-behavioral" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493042 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlgeneralversion3_4 " "Found entity 1: controlgeneralversion3_4" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/tomadecision2/decision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/tomadecision2/decision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decision-rtl " "Found design unit 1: decision-rtl" {  } { { "../tomadecision2/decision.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tomadecision2/decision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493047 ""} { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "../tomadecision2/decision.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tomadecision2/decision.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion/sumaoresta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/sumaoresta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumaoResta-Behavioral " "Found design unit 1: SumaoResta-Behavioral" {  } { { "../orientacion/SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion/SumaoResta.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493051 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumaoResta " "Found entity 1: SumaoResta" {  } { { "../orientacion/SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion/SumaoResta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/orientacion/orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/orientacion/orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orientacion-rtl " "Found design unit 1: orientacion-rtl" {  } { { "../orientacion/orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion/orientacion.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493057 ""} { "Info" "ISGN_ENTITY_NAME" "1 orientacion " "Found entity 1: orientacion" {  } { { "../orientacion/orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/orientacion/orientacion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/control/control2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/control/control2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control2-rtl " "Found design unit 1: control2-rtl" {  } { { "../control/control2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/control/control2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493062 ""} { "Info" "ISGN_ENTITY_NAME" "1 control2 " "Found entity 1: control2" {  } { { "../control/control2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/control/control2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/doblar2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/doblar2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doblar2-rtl " "Found design unit 1: doblar2-rtl" {  } { { "../autito/doblar2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/doblar2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493066 ""} { "Info" "ISGN_ENTITY_NAME" "1 doblar2 " "Found entity 1: doblar2" {  } { { "../autito/doblar2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/doblar2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/output_files/contador_doblar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/contador_doblar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_doblar " "Found entity 1: contador_doblar" {  } { { "../autito/output_files/contador_doblar.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/comparador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/comparador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_1-SYN " "Found design unit 1: comparador_1-SYN" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493075 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_1 " "Found entity 1: comparador_1" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/output_files/comparador_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/output_files/comparador_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_2-SYN " "Found design unit 1: comparador_2-SYN" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493080 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_2 " "Found entity 1: comparador_2" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/autito/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/autito/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493086 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/avanzar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/avanzar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avanzar-rtl " "Found design unit 1: avanzar-rtl" {  } { { "../derecho/avanzar.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/avanzar.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493090 ""} { "Info" "ISGN_ENTITY_NAME" "1 avanzar " "Found entity 1: avanzar" {  } { { "../derecho/avanzar.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/avanzar.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493096 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/esqumaticoadc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/esqumaticoadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esqumaticoADC " "Found entity 1: esqumaticoADC" {  } { { "../derecho/esqumaticoADC.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/comparador_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/comparador_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_adc-SYN " "Found design unit 1: comparador_adc-SYN" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493103 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_adc " "Found entity 1: comparador_adc" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/derecho/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/derecho/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "../derecho/adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493107 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../derecho/adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-SYN " "Found design unit 1: comparador-SYN" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493112 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/antirrebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/antirrebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antirrebote-behavioral " "Found design unit 1: Antirrebote-behavioral" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antirrebote " "Found entity 1: Antirrebote" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/partekeko/output_files/pll10k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/github/partekeko/output_files/pll10k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll10k-SYN " "Found design unit 1: pll10k-SYN" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493124 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll10k " "Found entity 1: pll10k" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/github/control/actualizacion_paredes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrador/documents/github/control/actualizacion_paredes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 actualizacion_paredes " "Found entity 1: actualizacion_paredes" {  } { { "../control/actualizacion_paredes.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/control/actualizacion_paredes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fin " "Found entity 1: fin" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493130 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED controlgeneralversion3_4.vhd(75) " "VHDL type inferencing warning at controlgeneralversion3_4.vhd(75): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 75 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1732831493132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fin " "Elaborating entity \"fin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732831493300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba1 prueba1:inst " "Elaborating entity \"prueba1\" for hierarchy \"prueba1:inst\"" {  } { { "fin.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 320 896 1048 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doblar2 prueba1:inst\|doblar2:inst " "Elaborating entity \"doblar2\" for hierarchy \"prueba1:inst\|doblar2:inst\"" {  } { { "../autito/output_files/prueba1.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/prueba1.bdf" { { 48 656 824 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_doblar prueba1:inst\|contador_doblar:inst2 " "Elaborating entity \"contador_doblar\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\"" {  } { { "../autito/output_files/prueba1.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/prueba1.bdf" { { 232 176 304 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_2 prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3 " "Elaborating entity \"comparador_2\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\"" {  } { { "../autito/output_files/contador_doblar.bdf" "inst3" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { { 248 736 864 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/output_files/comparador_2.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831493403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493403 ""}  } { { "../autito/output_files/comparador_2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/output_files/comparador_2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831493403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1hj " "Found entity 1: cmpr_1hj" {  } { { "db/cmpr_1hj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_1hj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1hj prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_1hj:auto_generated " "Elaborating entity \"cmpr_1hj\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|comparador_2:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_1hj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\"" {  } { { "../autito/output_files/contador_doblar.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { { 136 400 544 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../partekeko/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831493600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493600 ""}  } { { "../partekeko/lpm_counter0.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831493600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mti " "Found entity 1: cntr_mti" {  } { { "db/cntr_mti.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cntr_mti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mti prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated " "Elaborating entity \"cntr_mti\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll prueba1:inst\|contador_doblar:inst2\|pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\"" {  } { { "../autito/output_files/contador_doblar.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { { 104 112 360 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\"" {  } { { "../autito/pll.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\"" {  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493804 ""}  } { { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831493804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831493922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831493922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_1 prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2 " "Elaborating entity \"comparador_1\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\"" {  } { { "../autito/output_files/contador_doblar.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { { 144 736 896 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/comparador_1.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831493952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"prueba1:inst\|contador_doblar:inst2\|comparador_1:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493953 ""}  } { { "../autito/comparador_1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/comparador_1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831493953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decisionfinal decisionfinal:inst11 " "Elaborating entity \"decisionfinal\" for hierarchy \"decisionfinal:inst11\"" {  } { { "fin.bdf" "inst11" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 152 616 728 344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision decisionfinal:inst11\|decision:inst " "Elaborating entity \"decision\" for hierarchy \"decisionfinal:inst11\|decision:inst\"" {  } { { "../tomadecision2/decisionfinal.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/tomadecision2/decisionfinal.bdf" { { 304 792 944 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ubicacion ubicacion:inst22 " "Elaborating entity \"ubicacion\" for hierarchy \"ubicacion:inst22\"" {  } { { "fin.bdf" "inst22" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 448 488 584 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orientacion ubicacion:inst22\|orientacion:inst1 " "Elaborating entity \"orientacion\" for hierarchy \"ubicacion:inst22\|orientacion:inst1\"" {  } { { "../orientacion/ubicacion.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion/ubicacion.bdf" { { 104 400 528 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumaoResta ubicacion:inst22\|SumaoResta:inst " "Elaborating entity \"SumaoResta\" for hierarchy \"ubicacion:inst22\|SumaoResta:inst\"" {  } { { "../orientacion/ubicacion.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/orientacion/ubicacion.bdf" { { 104 808 936 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirreboteesquema Antirreboteesquema:inst21 " "Elaborating entity \"Antirreboteesquema\" for hierarchy \"Antirreboteesquema:inst21\"" {  } { { "fin.bdf" "inst21" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirrebote Antirreboteesquema:inst21\|Antirrebote:inst " "Elaborating entity \"Antirrebote\" for hierarchy \"Antirreboteesquema:inst21\|Antirrebote:inst\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 128 288 448 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10k Antirreboteesquema:inst21\|pll10k:inst6 " "Elaborating entity \"pll10k\" for hierarchy \"Antirreboteesquema:inst21\|pll10k:inst6\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst6" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831493992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\"" {  } { { "../partekeko/output_files/pll10k.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\"" {  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component " "Instantiated megafunction \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100000 " "Parameter \"clk0_divide_by\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll10k " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll10k\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494030 ""}  } { { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831494030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll10k_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll10k_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll10k_altpll " "Found entity 1: pll10k_altpll" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831494158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831494158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10k_altpll Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated " "Elaborating entity \"pll10k_altpll\" for hierarchy \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Antirreboteesquema:inst21\|comparador:inst2 " "Elaborating entity \"comparador\" for hierarchy \"Antirreboteesquema:inst21\|comparador:inst2\"" {  } { { "../partekeko/Antirreboteesquema.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 128 840 968 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../partekeko/comparador.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831494176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494176 ""}  } { { "../partekeko/comparador.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/comparador.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831494176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgj " "Found entity 1: cmpr_sgj" {  } { { "db/cmpr_sgj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_sgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831494286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831494286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sgj Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_sgj:auto_generated " "Elaborating entity \"cmpr_sgj\" for hierarchy \"Antirreboteesquema:inst21\|comparador:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_sgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlgeneralversion3_4 controlgeneralversion3_4:inst2 " "Elaborating entity \"controlgeneralversion3_4\" for hierarchy \"controlgeneralversion3_4:inst2\"" {  } { { "fin.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 184 248 504 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "actualizacion_paredes actualizacion_paredes:inst4 " "Elaborating entity \"actualizacion_paredes\" for hierarchy \"actualizacion_paredes:inst4\"" {  } { { "fin.bdf" "inst4" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 496 1168 1288 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control2 actualizacion_paredes:inst4\|control2:inst1 " "Elaborating entity \"control2\" for hierarchy \"actualizacion_paredes:inst4\|control2:inst1\"" {  } { { "../control/actualizacion_paredes.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/control/actualizacion_paredes.bdf" { { 104 304 456 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "derecho derecho:inst18 " "Elaborating entity \"derecho\" for hierarchy \"derecho:inst18\"" {  } { { "fin.bdf" "inst18" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esqumaticoADC derecho:inst18\|esqumaticoADC:inst " "Elaborating entity \"esqumaticoADC\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\"" {  } { { "../derecho/derecho.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 120 328 536 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc derecho:inst18\|esqumaticoADC:inst\|adc:inst " "Elaborating entity \"adc\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|adc:inst\"" {  } { { "../derecho/esqumaticoADC.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 88 552 760 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 derecho:inst18\|esqumaticoADC:inst\|adc:inst\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|adc:inst\|adc_adc_mega_0:adc_mega_0\"" {  } { { "../derecho/adc.vhd" "adc_mega_0" { Text "F:/Users/Administrador/Documents/GitHub/derecho/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc derecho:inst18\|esqumaticoADC:inst\|adc:inst\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|adc:inst\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "../autito/Bloque_ADC_controller/adc_adc_mega_0.v" "ADC_CTRL" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2 " "Elaborating entity \"pll1\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\"" {  } { { "../derecho/esqumaticoADC.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 80 32 296 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\"" {  } { { "../derecho/pll1.vhd" "altpll_component" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\"" {  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component " "Instantiated megafunction \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1250 " "Parameter \"clk1_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 75 " "Parameter \"clk1_duty_cycle\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494449 ""}  } { { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831494449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831494601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831494601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_adc derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1 " "Elaborating entity \"comparador_adc\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\"" {  } { { "../derecho/esqumaticoADC.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 168 944 1104 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../derecho/comparador_adc.vhd" "LPM_COMPARE_component" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831494624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494624 ""}  } { { "../derecho/comparador_adc.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/comparador_adc.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1732831494624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgj " "Found entity 1: cmpr_tgj" {  } { { "db/cmpr_tgj.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/cmpr_tgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732831494738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732831494738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tgj derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tgj:auto_generated " "Elaborating entity \"cmpr_tgj\" for hierarchy \"derecho:inst18\|esqumaticoADC:inst\|comparador_adc:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avanzar derecho:inst18\|avanzar:inst2 " "Elaborating entity \"avanzar\" for hierarchy \"derecho:inst18\|avanzar:inst2\"" {  } { { "../derecho/derecho.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 152 784 928 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorcuadriculas contadorcuadriculas:inst16 " "Elaborating entity \"contadorcuadriculas\" for hierarchy \"contadorcuadriculas:inst16\"" {  } { { "fin.bdf" "inst16" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 728 1312 1408 920 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_de_cuadriculas contadorcuadriculas:inst16\|contador_de_cuadriculas:inst " "Elaborating entity \"contador_de_cuadriculas\" for hierarchy \"contadorcuadriculas:inst16\|contador_de_cuadriculas:inst\"" {  } { { "../contadordecuadriculas2/contadorcuadriculas.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/contadordecuadriculas2/contadorcuadriculas.bdf" { { 144 368 504 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732831494810 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"prueba1:inst\|contador_doblar:inst2\|pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../autito/output_files/contador_doblar.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/contador_doblar.bdf" { { 104 112 360 256 "inst1" "" } } } } { "../autito/output_files/prueba1.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/autito/output_files/prueba1.bdf" { { 232 176 304 328 "inst2" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 320 896 1048 512 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831495123 "|fin|prueba1:inst|contador_doblar:inst2|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1732831495123 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1732831495123 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Antirreboteesquema:inst21\|Antirrebote:inst\|Mux1 " "Found clock multiplexer Antirreboteesquema:inst21\|Antirrebote:inst\|Mux1" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 71 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1732831495356 "|fin|Antirreboteesquema:inst21|Antirrebote:inst|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1732831495356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/Bloque_ADC_controller/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "../vecinos/controlgeneralversion3_4.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/vecinos/controlgeneralversion3_4.vhd" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732831496440 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732831496442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 VCC " "Pin \"pin_name3\" is stuck at VCC" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 64 1800 1976 80 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732831496966 "|fin|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 VCC " "Pin \"pin_name4\" is stuck at VCC" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 16 1776 1952 32 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732831496966 "|fin|pin_name4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732831496966 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831497156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732831497189 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831497406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732831498207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732831498775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831498775 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/esqumaticoADC.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/esqumaticoADC.bdf" { { 80 32 296 232 "inst2" "" } } } } { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 120 328 536 264 "inst" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1732831498860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s " "No output dependent on input pin \"s\"" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 640 -184 -16 656 "s" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732831498971 "|fin|s"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1732831498971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732831498973 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732831498973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732831498973 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1732831498973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732831498973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831499107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:04:59 2024 " "Processing ended: Thu Nov 28 19:04:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831499107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831499107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831499107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732831499107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732831500939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732831500939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:05:00 2024 " "Processing started: Thu Nov 28 19:05:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732831500939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732831500939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732831500947 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732831501140 ""}
{ "Info" "0" "" "Project  = fin" {  } {  } 0 0 "Project  = fin" 0 0 "Fitter" 0 0 1732831501143 ""}
{ "Info" "0" "" "Revision = fin" {  } {  } 0 0 "Revision = fin" 0 0 "Fitter" 0 0 1732831501143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732831501271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732831501289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831501404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831501413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732831501413 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831501556 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831501556 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831501556 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831501556 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831501556 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831501559 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831501559 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] 3 100000 0 0 " "Implementing clock multiplication of 3, clock division of 100000, and phase shift of 0 degrees (0 ps) for Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732831501562 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732831501562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732831501624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732831501649 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732831502205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732831502205 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831502205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732831502205 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732831502205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732831502214 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 20 " "No exact pin location assignment(s) for 4 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vi " "Pin Vi not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Vi } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 96 1256 1432 112 "Vi" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831503258 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vd " "Pin Vd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Vd } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 320 1328 1504 336 "Vd" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831503258 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1M " "Pin clk1M not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk1M } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 216 1800 1976 232 "clk1M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831503258 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk40K " "Pin clk40K not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk40K } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 232 1544 1720 248 "clk40K" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk40K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732831503258 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732831503258 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The parameters of the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503266 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0} { 0 { 0 ""} 0 412 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732831503266 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0} { 0 { 0 ""} 0 412 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831503276 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0} { 0 { 0 ""} 0 412 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831503276 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and PLL derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0} { 0 { 0 ""} 0 412 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831503278 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0} { 0 { 0 ""} 0 412 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831503278 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0} { 0 { 0 ""} 0 90 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831503279 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0} { 0 { 0 ""} 0 90 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831503279 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and PLL derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0} { 0 { 0 ""} 0 90 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0} { 0 { 0 ""} 0 90 9224 9983 0}  }  } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1732831503280 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 and the PLL Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732831503280 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0} { 0 { 0 ""} 0 434 9224 9983 0}  }  } } { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732831503280 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } } { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1732831503296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732831503805 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732831503805 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732831503811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732831503831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732831503832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732831503834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503922 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll10k:inst6|altpll:altpll_component|pll10k_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503930 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503930 ""}  } { { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node derecho:inst18\|esqumaticoADC:inst\|pll1:inst2\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503930 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|esqumaticoADC:inst|pll1:inst2|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503930 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503931 ""}  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { derecho:inst18|pll1:inst1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Antirreboteesquema:inst21\|Antirrebote:inst\|Z  " "Automatically promoted node Antirreboteesquema:inst21\|Antirrebote:inst\|Z " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732831503931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Antirreboteesquema:inst21\|Antirrebote:inst\|Selector2~0 " "Destination node Antirreboteesquema:inst21\|Antirrebote:inst\|Selector2~0" {  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|Antirrebote:inst|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732831503931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732831503931 ""}  } { { "../partekeko/Antirrebote.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/Antirrebote.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Antirreboteesquema:inst21|Antirrebote:inst|Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732831503931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732831504580 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732831504580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732831504580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732831504588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732831504591 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732831504591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732831504592 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732831504592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732831505214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732831505222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732831505222 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732831505224 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732831505224 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732831505224 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 5 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 14 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732831505224 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732831505224 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732831505224 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 312 688 952 480 "inst1" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1732831505246 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clk40K~output " "PLL \"derecho:inst18\|pll1:inst1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clk40K~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../derecho/pll1.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/derecho/pll1.vhd" 148 0 0 } } { "../derecho/derecho.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/derecho/derecho.bdf" { { 312 688 952 480 "inst1" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 88 872 1056 312 "inst18" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 232 1544 1720 248 "clk40K" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732831505247 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst21\|pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732831505261 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../autito/pll.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/autito/pll.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 40 288 424 120 "inst3" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732831505261 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 0 " "PLL \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1 driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl " "Input port INCLK\[0\] of node \"Antirreboteesquema:inst21\|pll10k:inst6\|altpll:altpll_component\|pll10k_altpll:auto_generated\|pll1\" is driven by clk50M~inputclkctrl which is OUTCLK output port of Clock control block type node clk50M~inputclkctrl" {  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { -320 536 552 -152 "clk50M" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1732831505268 ""}  } { { "db/pll10k_altpll.v" "" { Text "F:/Users/Administrador/Documents/GitHub/fin/db/pll10k_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../partekeko/output_files/pll10k.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/partekeko/output_files/pll10k.vhd" 135 0 0 } } { "../partekeko/Antirreboteesquema.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/partekeko/Antirreboteesquema.bdf" { { 144 -344 -88 296 "inst6" "" } } } } { "fin.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/fin/fin.bdf" { { 736 272 440 864 "inst21" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1732831505268 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pinledr " "Node \"pinledr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pinledr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732831505290 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732831505290 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831505290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732831508560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831509036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732831509055 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732831510928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831510929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732831511777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "F:/Users/Administrador/Documents/GitHub/fin/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732831514012 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732831514012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831517204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732831517212 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732831517212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732831517247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732831517368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732831517852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732831517935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732831518269 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732831519021 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732831519735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg " "Generated suppressed messages file F:/Users/Administrador/Documents/GitHub/fin/output_files/fin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732831520023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831520802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:05:20 2024 " "Processing ended: Thu Nov 28 19:05:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831520802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831520802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831520802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732831520802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732831522246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732831522246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:05:21 2024 " "Processing started: Thu Nov 28 19:05:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732831522246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732831522246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732831522247 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732831524017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732831524057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831524855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:05:24 2024 " "Processing ended: Thu Nov 28 19:05:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831524855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831524855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831524855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732831524855 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732831525568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732831526699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732831526700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:05:26 2024 " "Processing started: Thu Nov 28 19:05:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732831526700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732831526700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fin -c fin " "Command: quartus_sta fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732831526701 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732831526847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732831527163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732831527164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732831527227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732831527227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fin.sdc " "Synopsys Design Constraints File file not found: 'fin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732831527683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732831527684 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50M clk50M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1250 -duty_cycle 75.00 -name \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst18\|inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732831527688 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor sensor " "create_clock -period 1.000 -name sensor sensor" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527688 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527688 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732831527929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732831527931 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732831527935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732831527955 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831528005 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831528019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732831528019 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732831528019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.924 " "Worst-case setup slack is -5.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.924      -282.797 clk50M  " "   -5.924      -282.797 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409       -12.085 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.409       -12.085 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977       -45.344 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.977       -45.344 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071        -2.727 sensor  " "   -1.071        -2.727 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.834         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.834         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831528028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.353 " "Worst-case hold slack is -0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353        -1.092 sensor  " "   -0.353        -1.092 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.191 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.191        -0.191 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 clk50M  " "    0.343         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.534         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831528040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.444 " "Worst-case recovery slack is -2.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444       -38.528 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.444       -38.528 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.347         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.347         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.590         0.000 clk50M  " "   16.590         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831528057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.512 " "Worst-case removal slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.512         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676         0.000 clk50M  " "    0.676         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.465         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.465         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831528063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 sensor  " "   -3.000        -7.000 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.664         0.000 clk50M  " "    9.664         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.751         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.751         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.746         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.746         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.083         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.083         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831528068 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831528498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732831528516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732831528568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732831529416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529527 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831529551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732831529551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732831529551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.258 " "Worst-case setup slack is -5.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.258      -248.444 clk50M  " "   -5.258      -248.444 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042       -10.787 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.042       -10.787 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675       -40.806 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.675       -40.806 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851        -2.128 sensor  " "   -0.851        -2.128 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.510         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.510         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831529568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.325 " "Worst-case hold slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325        -0.999 sensor  " "   -0.325        -0.999 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.165 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.165        -0.165 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 clk50M  " "    0.298         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.481         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831529584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.207 " "Worst-case recovery slack is -2.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.207       -34.794 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.207       -34.794 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.974         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.974         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.952         0.000 clk50M  " "   16.952         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831529612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.463         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620         0.000 clk50M  " "    0.620         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.030         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.030         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831529625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 sensor  " "   -3.000        -7.000 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 clk50M  " "    9.688         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.747         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.747         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.744         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.744         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.078         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.078         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831529645 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831530137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732831530165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530434 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831530434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732831530434 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732831530434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.873 " "Worst-case setup slack is -2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873      -136.287 clk50M  " "   -2.873      -136.287 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994        -7.125 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.994        -7.125 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746       -26.580 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.746       -26.580 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166        -0.231 sensor  " "   -0.166        -0.231 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.284         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.284         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831530460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.254 " "Worst-case hold slack is -0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254        -0.821 sensor  " "   -0.254        -0.821 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179        -0.179 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.179        -0.179 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk50M  " "    0.179         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.188         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831530482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.439 " "Worst-case recovery slack is -1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439       -22.728 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.439       -22.728 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.573         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.573         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.938         0.000 clk50M  " "   17.938         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831530500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.192 " "Worst-case removal slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.192         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 clk50M  " "    0.365         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.536         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.536         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831530525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.248 sensor  " "   -3.000        -7.248 sensor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414         0.000 clk50M  " "    9.414         0.000 clk50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.783         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.783         0.000 inst18\|inst\|inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.781         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.781         0.000 inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "333333.116         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "333333.116         0.000 inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732831530562 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst21\|inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst21\|inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1732831531426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732831532135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732831532136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831532634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:05:32 2024 " "Processing ended: Thu Nov 28 19:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831532634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831532634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831532634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732831532634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732831534188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732831534188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:05:34 2024 " "Processing started: Thu Nov 28 19:05:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732831534188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732831534188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fin -c fin " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fin -c fin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732831534194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fin.vo F:/Users/Administrador/Documents/GitHub/fin/simulation/modelsim/ simulation " "Generated file fin.vo in folder \"F:/Users/Administrador/Documents/GitHub/fin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732831534923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4509 " "Peak virtual memory: 4509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732831535019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:05:35 2024 " "Processing ended: Thu Nov 28 19:05:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732831535019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732831535019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732831535019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732831535019 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732831535842 ""}
