Nevine AbouGhazaleh , Bruce Childers , Daniel Mosse , Rami Melhem , Matthew Craven, Energy management for real-time embedded applications with compiler support, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780771]
Nevine AbouGhazaleh , Daniel Mossé , Bruce Childers , Rami Melhem, Toward the placement of power management points in real-time applications, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
Nevine AbouGhazaleh , Daniel Mossé , Bruce Childers , Rami Melhem , Matthew Craven, Collaborative Operating System and Compiler Power Management for Real-Time Applications, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.133, May 27-30, 2003
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
AL-Yaqoubi, N. 1997. Reducing timing analysis complexity by partitioning control flow. M.S. thesis, Florida State University.
Aravindh Anantaraman , Kiran Seth , Kaustubh Patil , Eric Rotenberg , Frank Mueller, Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859659]
Aravindh Anantaraman , Kiran Seth , Eric Rotenberg , Frank Mueller, Enforcing Safety of Real-Time Schedules on Contemporary Processors Using a Virtual Simple Architecture (VISA), Proceedings of the 25th IEEE International Real-Time Systems Symposium, p.114-125, December 05-08, 2004[doi>10.1109/REAL.2004.19]
Arnold, R., Mueller, F., Whalley, D. B., and Harmon, M. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 172--181.
Hakan Aydi , Pedro Mejía-Alvarez , Daniel Mossé , Rami Melhem, Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems, Proceedings of the 22nd IEEE Real-Time Systems Symposium, p.95, December 03-06, 2001
Berg, C. 2006. Plru cache domino effects. In Proceedings of the 6th International Workshop on Worst-Case Execution Time Analysis. ACM, New York.
Bernat, G. and Burns, A. 2000. An approach to symbolic worst-case execution time analysis. In Proceedings of the 25th IFAC Workshop on Real-Time Programming.
Guillem Bernat , Antoine Colin , Stefan M. Petters, WCET Analysis of Probabilistic Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.279, December 03-05, 2002
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D., Austin, T., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar toolset. Tech. rep. CS-TR-96-1308, University of Wisconsin.
Susanna Byhlin , Andreas Ermedahl , Jan Gustafsson , Bjorn Lisper, Applying Static WCET Analysis to Automotive Communication Software, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.249-258, July 06-08, 2005[doi>10.1109/ECRTS.2005.7]
C-LAB. Wcet benchmarks. http://www.c-lab.de/home/en/download.html.
Roderick Chapman , Alan Burns , Andy Wellings, Combining static worst-case timing analysis and program proof, Real-Time Systems, v.11 n.2, p.145-171, Sept. 1996[doi>10.1007/BF00365316]
Kaiyu Chen , Sharad Malik , David I. August, Retargetable static timing analysis for embedded software, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500011]
Antoine Colin , Isabelle Puaut, Worst Case Execution Time Analysis  for a Processor withBranch Prediction, Real-Time Systems, v.18 n.2/3, p.249-274, May 2000[doi>10.1023/A:1008149332687]
Engblom, J. 2002. Processor pipelines and static worst-case execution time analysis. Ph.D. thesis, Dept. of Information Technology, Uppsala University.
Engblom, J., Ermedahl, A., Sjdin, M., Gustafsson, J., and Hansson, H. 2001. Execution-time analysis for embedded real-time systems. Int. J. Softw. Tools Technol. Trans.
Christian Ferdinand , Reinhard Wilhelm, Efficient and Precise Cache Behavior Prediction for Real-TimeSystems, Real-Time Systems, v.17 n.2-3, p.131-181, Nov. 1999[doi>10.1023/A:1008186323068]
Stefan Valentin Gheorghita , Sander Stuijk , Twan Basten , Henk Corporaal, Automatic scenario detection for improved WCET estimation, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065610]
Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, USA[doi>10.1145/215530.215546]
Flavius Gruian, Hard real-time scheduling for low-energy using stochastic data and DVS processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.46-51, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383092]
Dirk Grunwald , Charles B. Morrey, III , Philip Levis , Michael Neufeld , Keith I. Farkas, Policies for dynamic clock scheduling, Proceedings of the 4th conference on Symposium on Operating System Design & Implementation, p.6-6, October 22-25, 2000, San Diego, California
Harmon, M., Baker, T. P., and Whalley, D. B. 1992. A retargetable technique for predicting execution time. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 68--77.
Christopher Healy , Mikael Sjödin , Viresh Rustagi , David Whalley , Robert Van Engelen, Supporting Timing Analysis by Automatic Bounding of LoopIterations, Real-Time Systems, v.18 n.2/3, p.129-156, May 2000[doi>10.1023/A:1008189014032]
Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999[doi>10.1109/12.743411]
M. Sjödin C. Heal , D. Whalley, Bounding Loop Iterations for Timing Analysis, Proceedings of the Fourth IEEE Real-Time Technology and Applications Symposium, p.12, June 03-05, 1998
C. A. Healy , D. B. Whalley , M. G. Harmon, Integrating the timing analysis of pipelining and instruction caching, Proceedings of the 16th IEEE Real-Time Systems Symposium, p.288, December 05-07, 1995
A. Hergenhan , W. Rosenstiel, Static timing analysis of embedded software on advanced processor architectures, Proceedings of the conference on Design, automation and test in Europe, p.552-559, March 27-30, 2000, Paris, France[doi>10.1145/343647.343846]
Ravindra Jejurikar , Rajesh Gupta, Dynamic slack reclamation with procrastination scheduling in real-time embedded systems, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065612]
Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996650]
Dong- In Kang , Stephen P. Crago , Jinwoo Suh, A Fast Resource Synthesis Technique for Energy-Efficient Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.225, December 03-05, 2002
Chang-Gun Lee , J. Hahn , Sang Lyul Min , R. Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of cache-related preemption delay in fixed-priority preemptive scheduling, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.264, December 04-06, 1996
Lee, C.-H. and Shin, K. G. 2004. On-line dynamic voltage scaling for hard real-time systems using the edf algorithm. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.
Yann-Hang Lee , C. M. Krishna, Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems, Real-Time Systems, v.24 n.3, p.303-317, May 2003[doi>10.1023/A:1022864617640]
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. 1994. An accurate worst case timing analysis for RISC processors. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 97--108.
Lisper, B. 2003. Fully automatic, parametric worst-case execution time analysis. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. 99--102.
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Yanbin Liu , Aloysius K. Mok, An Integrated Approach for Applying Dynamic Voltage Scaling to Hard Real-Time Systems, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.116, May 27-30, 2003
Kristina Lundqvist , Göran Wall, Using Object-Oriented Methods in Ada 95 to Implement Linda, Proceedings of the 1996 Ada-Europe International Conference on Reliable Software Technologies, p.211-222, June 10-14, 1996
Sharad Malik , Margaret Martonosi , Yau-Tsun Steven Li, Static timing analysis of embedded software, Proceedings of the 34th annual Design Automation Conference, p.147-152, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266052]
Mitra, T. and Roychoudhury, A. 2002. A framework to model branch prediction for wcet analysis. In Proceedings of the 2nd Workshop on Worst-Case Execution Time Analysis.
Sibin Mohan , Frank Mueller , William Hawkins , Michael Root , Christopher Healy , David Whalley, ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.233-242, December 05-08, 2005[doi>10.1109/RTSS.2005.33]
Mosse, D., Aydin, H., Childers, B., and Melhem, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power. ACM, New York.
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Chang Yun Park, Predicting program execution times by analyzing static and dynamic program paths, Real-Time Systems, v.5 n.1, p.31-62, March 1993[doi>10.1007/BF01088696]
Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280790]
Padmanabhan Pillai , Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502044]
P. Puschner , Ch. Koza, Calculating the maximum, execution time of real-time programs, Real-Time Systems, v.1 n.2, p.159-176, Sep. 1989[doi>10.1007/BF00571421]
Harini Ramaprasad , Frank Mueller, Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.71-80, April 04-07, 2006[doi>10.1109/RTAS.2006.14]
Saowanee Saewong , Ragunathan (Raj) Rajkumar, Practical Voltage-Scaling for Fixed-Priority RT-Systems, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.106, May 27-30, 2003
Jörn Schneider, Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems, Proceedings of the 21st IEEE conference on Real-time systems symposium, November 27-30, 2000, Orlando, Florida
Kiran Seth , Aravindh Anantaraman , Frank Mueller , Eric Rotenberg, FAST: Frequency-Aware Static Timing Analysis, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.40, December 03-05, 2003
Shin, D., Kim, J., and Lee, S. 2001. Intra-task voltage scheduling for low-energy hard real-time applications. In Proceedings of the Design and Test of Computers. IEEE, Los Alamitos, CA.
Youngsoo Shin , Kiyoung Choi , Takayasu Sakurai, Power optimization of real-time embedded systems on variable speed processors, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Thesing, S., Souyris, J., Heckmann, R., and M. Langenbach, F. R.,Wilhelm, R., and Ferdinand, C. 2003. An abstract interpretation-based timing validation of hard real-time avionics. In Proceedings of the International Performance and Dependability Symposium. IEEE, Los Alamitos, CA.
Sebastian Unger , Frank Mueller, Handling irreducible loops: optimized node splitting versus DJ-graphs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.4, p.299-333, July 2002[doi>10.1145/567097.567098]
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Emilio Vivancos , Christopher Healy , Frank Mueller , David Whalley, Parametric Timing Analysis, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.88-93, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384230]
Joachim Wegener , Frank Mueller, A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints, Real-Time Systems, v.21 n.3, p.241-268, November 2001[doi>10.1023/A:1011132221066]
Mark Weiser , Brent Welch , Alan Demers , Scott Shenker, Scheduling for reduced CPU energy, Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation, p.2-es, November 14-17, 1994, Monterey, California
Randall T. White , Christopher A. Healy , David B. Whalley , Frank Mueller , Marion G. Harmon, Timing Analysis for Data Caches and Set-Associative Caches, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.192, June 09-11, 1997
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
Fan Zhang , Samuel T. Chanson, Processor Voltage Scheduling for Real-Time Tasks with Non-Preemptible Sections, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.235, December 03-05, 2002
Xiliang Zhong , Cheng-Zhong Xu, Energy-Aware Modeling and Scheduling of Real-Time Tasks for Dynamic Voltage Scaling, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.366-375, December 05-08, 2005[doi>10.1109/RTSS.2005.17]
Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling, Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium, p.84, May 25-28, 2004
Yifan Zhu , Frank Mueller, Feedback EDF scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling, Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 15-17, 2005, Chicago, Illinois, USA[doi>10.1145/1065910.1065939]
